|inst_device
key[0] => letni_processor:sys.system_reset
key[0] => letni_processor:sys.io_reset
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
clock_50 => clock_divider:cd.clockin
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
GPIO_0[0] <= letni_processor:sys.gpio_header[0]
GPIO_0[1] <= letni_processor:sys.gpio_header[1]
GPIO_0[2] <= letni_processor:sys.gpio_header[2]
GPIO_0[3] <= letni_processor:sys.gpio_header[3]
GPIO_0[4] <= letni_processor:sys.gpio_header[4]
GPIO_0[5] <= letni_processor:sys.gpio_header[5]
GPIO_0[6] <= letni_processor:sys.gpio_header[6]
GPIO_0[7] <= letni_processor:sys.gpio_header[7]
GPIO_0[8] <= letni_processor:sys.gpio_header[8]
GPIO_0[9] <= letni_processor:sys.gpio_header[9]
GPIO_0[10] <= letni_processor:sys.gpio_header[10]
GPIO_0[11] <= letni_processor:sys.gpio_header[11]
GPIO_0[12] <= letni_processor:sys.gpio_header[12]
GPIO_0[13] <= letni_processor:sys.gpio_header[13]
GPIO_0[14] <= letni_processor:sys.gpio_header[14]
GPIO_0[15] <= letni_processor:sys.gpio_header[15]
GPIO_0[16] <= letni_processor:sys.gpio_header[16]
GPIO_0[17] <= letni_processor:sys.gpio_header[17]
GPIO_0[18] <= letni_processor:sys.gpio_header[18]
GPIO_0[19] <= letni_processor:sys.gpio_header[19]
GPIO_0[20] <= letni_processor:sys.gpio_header[20]
GPIO_0[21] <= letni_processor:sys.gpio_header[21]
GPIO_0[22] <= letni_processor:sys.gpio_header[22]
GPIO_0[23] <= letni_processor:sys.gpio_header[23]
GPIO_0[24] <= letni_processor:sys.gpio_header[24]
GPIO_0[25] <= letni_processor:sys.gpio_header[25]
GPIO_0[26] <= letni_processor:sys.gpio_header[26]
GPIO_0[27] <= letni_processor:sys.gpio_header[27]
GPIO_0[28] <= letni_processor:sys.gpio_header[28]
GPIO_0[29] <= letni_processor:sys.gpio_header[29]
GPIO_0[30] <= letni_processor:sys.gpio_header[30]
GPIO_0[31] <= letni_processor:sys.gpio_header[31]
GPIO_0[32] <= letni_processor:sys.gpio_header[32]
GPIO_0[33] <= letni_processor:sys.gpio_header[33]
GPIO_0[34] <= letni_processor:sys.gpio_header[34]
GPIO_0[35] <= letni_processor:sys.gpio_header[35]
ledg[0] <= letni_processor:sys.control_unit_state_out[0]
ledg[1] <= letni_processor:sys.control_unit_state_out[1]
ledg[2] <= letni_processor:sys.control_unit_state_out[2]
ledg[3] <= letni_processor:sys.control_unit_state_out[3]
ledg[4] <= letni_processor:sys.control_unit_state_out[4]
ledg[5] <= letni_processor:sys.control_unit_state_out[5]
ledg[6] <= letni_processor:sys.control_unit_state_out[6]
ledg[7] <= letni_processor:sys.control_unit_state_out[7]
ledr[0] <= clock_divider:cd.clockout
ledr[1] <= <GND>
ledr[2] <= <GND>
ledr[3] <= <GND>
ledr[4] <= <GND>
ledr[5] <= <GND>
ledr[6] <= <GND>
ledr[7] <= <GND>
ledr[8] <= <GND>
ledr[9] <= <GND>
hex0[0] <= binary_to_7Seg:bs1.sevenSeg[0]
hex0[1] <= binary_to_7Seg:bs1.sevenSeg[1]
hex0[2] <= binary_to_7Seg:bs1.sevenSeg[2]
hex0[3] <= binary_to_7Seg:bs1.sevenSeg[3]
hex0[4] <= binary_to_7Seg:bs1.sevenSeg[4]
hex0[5] <= binary_to_7Seg:bs1.sevenSeg[5]
hex0[6] <= binary_to_7Seg:bs1.sevenSeg[6]
hex1[0] <= binary_to_7Seg:bs2.sevenSeg[0]
hex1[1] <= binary_to_7Seg:bs2.sevenSeg[1]
hex1[2] <= binary_to_7Seg:bs2.sevenSeg[2]
hex1[3] <= binary_to_7Seg:bs2.sevenSeg[3]
hex1[4] <= binary_to_7Seg:bs2.sevenSeg[4]
hex1[5] <= binary_to_7Seg:bs2.sevenSeg[5]
hex1[6] <= binary_to_7Seg:bs2.sevenSeg[6]
hex2[0] <= binary_to_7Seg:bs3.sevenSeg[0]
hex2[1] <= binary_to_7Seg:bs3.sevenSeg[1]
hex2[2] <= binary_to_7Seg:bs3.sevenSeg[2]
hex2[3] <= binary_to_7Seg:bs3.sevenSeg[3]
hex2[4] <= binary_to_7Seg:bs3.sevenSeg[4]
hex2[5] <= binary_to_7Seg:bs3.sevenSeg[5]
hex2[6] <= binary_to_7Seg:bs3.sevenSeg[6]
hex3[0] <= binary_to_7Seg:bs4.sevenSeg[0]
hex3[1] <= binary_to_7Seg:bs4.sevenSeg[1]
hex3[2] <= binary_to_7Seg:bs4.sevenSeg[2]
hex3[3] <= binary_to_7Seg:bs4.sevenSeg[3]
hex3[4] <= binary_to_7Seg:bs4.sevenSeg[4]
hex3[5] <= binary_to_7Seg:bs4.sevenSeg[5]
hex3[6] <= binary_to_7Seg:bs4.sevenSeg[6]


|inst_device|clock_divider:cd
clockin => CLK_DIV[0].CLK
clockin => CLK_DIV[1].CLK
clockin => CLK_DIV[2].CLK
clockin => CLK_DIV[3].CLK
clockin => CLK_DIV[4].CLK
clockin => CLK_DIV[5].CLK
clockin => CLK_DIV[6].CLK
clockin => CLK_DIV[7].CLK
clockin => CLK_DIV[8].CLK
clockin => CLK_DIV[9].CLK
clockin => CLK_DIV[10].CLK
clockin => CLK_DIV[11].CLK
clockin => CLK_DIV[12].CLK
clockin => CLK_DIV[13].CLK
clockin => CLK_DIV[14].CLK
clockin => CLK_DIV[15].CLK
clockin => CLK_DIV[16].CLK
clockin => CLK_DIV[17].CLK
clockin => CLK_DIV[18].CLK
clockin => CLK_DIV[19].CLK
clockin => CLK_DIV[20].CLK
clockin => CLK_DIV[21].CLK
clockin => CLK_DIV[22].CLK
clockin => CLK_DIV[23].CLK
clockin => CLK_DIV[24].CLK
clockin => CLK_DIV[25].CLK
clockin => CLK_DIV[26].CLK
clockin => CLK_DIV[27].CLK
clockin => CLK_DIV[28].CLK
clockin => CLK_DIV[29].CLK
clockin => CLK_DIV[30].CLK
clockin => CLK_DIV[31].CLK
clockin => CLK_DIV[32].CLK
clockout <= CLK_DIV[10].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys
system_clk => datapath:sys_datapath.clk
system_clk => control_unit:sys_control_unit.clk
system_reset => datapath:sys_datapath.reset
system_reset => control_unit:sys_control_unit.reset
control_unit_state_out[0] <= control_unit:sys_control_unit.state_out[0]
control_unit_state_out[1] <= control_unit:sys_control_unit.state_out[1]
control_unit_state_out[2] <= control_unit:sys_control_unit.state_out[2]
control_unit_state_out[3] <= control_unit:sys_control_unit.state_out[3]
control_unit_state_out[4] <= control_unit:sys_control_unit.state_out[4]
control_unit_state_out[5] <= control_unit:sys_control_unit.state_out[5]
control_unit_state_out[6] <= control_unit:sys_control_unit.state_out[6]
control_unit_state_out[7] <= control_unit:sys_control_unit.state_out[7]
inst_fetcher_state_out[0] <= control_unit:sys_control_unit.inst_fetcher_state_out[0]
inst_fetcher_state_out[1] <= control_unit:sys_control_unit.inst_fetcher_state_out[1]
inst_fetcher_state_out[2] <= control_unit:sys_control_unit.inst_fetcher_state_out[2]
instruction_reg_out[0] <= control_unit:sys_control_unit.instruction_reg_out[0]
instruction_reg_out[1] <= control_unit:sys_control_unit.instruction_reg_out[1]
instruction_reg_out[2] <= control_unit:sys_control_unit.instruction_reg_out[2]
instruction_reg_out[3] <= control_unit:sys_control_unit.instruction_reg_out[3]
instruction_reg_out[4] <= control_unit:sys_control_unit.instruction_reg_out[4]
instruction_reg_out[5] <= control_unit:sys_control_unit.instruction_reg_out[5]
instruction_reg_out[6] <= control_unit:sys_control_unit.instruction_reg_out[6]
instruction_reg_out[7] <= control_unit:sys_control_unit.instruction_reg_out[7]
instruction_reg_out[8] <= control_unit:sys_control_unit.instruction_reg_out[8]
instruction_reg_out[9] <= control_unit:sys_control_unit.instruction_reg_out[9]
instruction_reg_out[10] <= control_unit:sys_control_unit.instruction_reg_out[10]
instruction_reg_out[11] <= control_unit:sys_control_unit.instruction_reg_out[11]
instruction_reg_out[12] <= control_unit:sys_control_unit.instruction_reg_out[12]
instruction_reg_out[13] <= control_unit:sys_control_unit.instruction_reg_out[13]
instruction_reg_out[14] <= control_unit:sys_control_unit.instruction_reg_out[14]
instruction_reg_out[15] <= control_unit:sys_control_unit.instruction_reg_out[15]
instruction_reg_out[16] <= control_unit:sys_control_unit.instruction_reg_out[16]
instruction_reg_out[17] <= control_unit:sys_control_unit.instruction_reg_out[17]
instruction_reg_out[18] <= control_unit:sys_control_unit.instruction_reg_out[18]
instruction_reg_out[19] <= control_unit:sys_control_unit.instruction_reg_out[19]
instruction_reg_out[20] <= control_unit:sys_control_unit.instruction_reg_out[20]
instruction_reg_out[21] <= control_unit:sys_control_unit.instruction_reg_out[21]
instruction_reg_out[22] <= control_unit:sys_control_unit.instruction_reg_out[22]
instruction_reg_out[23] <= control_unit:sys_control_unit.instruction_reg_out[23]
instruction_reg_out[24] <= control_unit:sys_control_unit.instruction_reg_out[24]
instruction_reg_out[25] <= control_unit:sys_control_unit.instruction_reg_out[25]
instruction_reg_out[26] <= control_unit:sys_control_unit.instruction_reg_out[26]
instruction_reg_out[27] <= control_unit:sys_control_unit.instruction_reg_out[27]
instruction_reg_out[28] <= control_unit:sys_control_unit.instruction_reg_out[28]
instruction_reg_out[29] <= control_unit:sys_control_unit.instruction_reg_out[29]
instruction_reg_out[30] <= control_unit:sys_control_unit.instruction_reg_out[30]
instruction_reg_out[31] <= control_unit:sys_control_unit.instruction_reg_out[31]
io_clock => control_unit:sys_control_unit.io_clock
io_reset => control_unit:sys_control_unit.io_reset
gpio_header[0] <= control_unit:sys_control_unit.gpio_header[0]
gpio_header[1] <= control_unit:sys_control_unit.gpio_header[1]
gpio_header[2] <= control_unit:sys_control_unit.gpio_header[2]
gpio_header[3] <= control_unit:sys_control_unit.gpio_header[3]
gpio_header[4] <= control_unit:sys_control_unit.gpio_header[4]
gpio_header[5] <= control_unit:sys_control_unit.gpio_header[5]
gpio_header[6] <= control_unit:sys_control_unit.gpio_header[6]
gpio_header[7] <= control_unit:sys_control_unit.gpio_header[7]
gpio_header[8] <= control_unit:sys_control_unit.gpio_header[8]
gpio_header[9] <= control_unit:sys_control_unit.gpio_header[9]
gpio_header[10] <= control_unit:sys_control_unit.gpio_header[10]
gpio_header[11] <= control_unit:sys_control_unit.gpio_header[11]
gpio_header[12] <= control_unit:sys_control_unit.gpio_header[12]
gpio_header[13] <= control_unit:sys_control_unit.gpio_header[13]
gpio_header[14] <= control_unit:sys_control_unit.gpio_header[14]
gpio_header[15] <= control_unit:sys_control_unit.gpio_header[15]
gpio_header[16] <= control_unit:sys_control_unit.gpio_header[16]
gpio_header[17] <= control_unit:sys_control_unit.gpio_header[17]
gpio_header[18] <= control_unit:sys_control_unit.gpio_header[18]
gpio_header[19] <= control_unit:sys_control_unit.gpio_header[19]
gpio_header[20] <= control_unit:sys_control_unit.gpio_header[20]
gpio_header[21] <= control_unit:sys_control_unit.gpio_header[21]
gpio_header[22] <= control_unit:sys_control_unit.gpio_header[22]
gpio_header[23] <= control_unit:sys_control_unit.gpio_header[23]
gpio_header[24] <= control_unit:sys_control_unit.gpio_header[24]
gpio_header[25] <= control_unit:sys_control_unit.gpio_header[25]
gpio_header[26] <= control_unit:sys_control_unit.gpio_header[26]
gpio_header[27] <= control_unit:sys_control_unit.gpio_header[27]
gpio_header[28] <= control_unit:sys_control_unit.gpio_header[28]
gpio_header[29] <= control_unit:sys_control_unit.gpio_header[29]
gpio_header[30] <= control_unit:sys_control_unit.gpio_header[30]
gpio_header[31] <= control_unit:sys_control_unit.gpio_header[31]
gpio_header[32] <= control_unit:sys_control_unit.gpio_header[32]
gpio_header[33] <= control_unit:sys_control_unit.gpio_header[33]
gpio_header[34] <= control_unit:sys_control_unit.gpio_header[34]
gpio_header[35] <= control_unit:sys_control_unit.gpio_header[35]


|inst_device|letni_processor:sys|datapath:sys_datapath
clk => register_file:system_regs.clk
clk => reg_16bit:ALU_buffer.clk
clk => buffered_reg_16bit:accumulate.clk
reset => register_file:system_regs.reset
reset => reg_16bit:ALU_buffer.reset
reset => buffered_reg_16bit:accumulate.reset
system_bus_in[0] <> system_bus_in[0]
system_bus_in[1] <> system_bus_in[1]
system_bus_in[2] <> system_bus_in[2]
system_bus_in[3] <> system_bus_in[3]
system_bus_in[4] <> system_bus_in[4]
system_bus_in[5] <> system_bus_in[5]
system_bus_in[6] <> system_bus_in[6]
system_bus_in[7] <> system_bus_in[7]
system_bus_in[8] <> system_bus_in[8]
system_bus_in[9] <> system_bus_in[9]
system_bus_in[10] <> system_bus_in[10]
system_bus_in[11] <> system_bus_in[11]
system_bus_in[12] <> system_bus_in[12]
system_bus_in[13] <> system_bus_in[13]
system_bus_in[14] <> system_bus_in[14]
system_bus_in[15] <> system_bus_in[15]
system_bus_in_enabled => tri_state_buffer_16bit:sys_bus_in_buf.enable
system_bus_in_enabled => tri_state_buffer_16bit:sys_bus_out_buf.enable
reg_addr[0] => register_file:system_regs.addr[0]
reg_addr[1] => register_file:system_regs.addr[1]
reg_addr[2] => register_file:system_regs.addr[2]
reg_addr[3] => register_file:system_regs.addr[3]
reg_re => register_file:system_regs.read_enabled
reg_we => register_file:system_regs.write_enabled
accm_re => buffered_reg_16bit:accumulate.read_enabled
accm_we => buffered_reg_16bit:accumulate.write_enabled
ALU_ctrl_sig[0] => ALU:core_ALU.op_ctrl[0]
ALU_ctrl_sig[1] => ALU:core_ALU.op_ctrl[1]
ALU_ctrl_sig[2] => ALU:core_ALU.op_ctrl[2]
ALU_ctrl_sig[3] => ALU:core_ALU.op_ctrl[3]
ALU_buf_we => reg_16bit:ALU_buffer.write_enabled
ALU_carry <= ALU:core_ALU.flag_carry
ALU_zero <= ALU:core_ALU.flag_zero


|inst_device|letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_in_buf
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[0] <> data[0]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[1] <> data[1]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[2] <> data[2]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[3] <> data[3]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[4] <> data[4]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[5] <> data[5]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[6] <> data[6]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[7] <> data[7]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[8] <> data[8]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[9] <> data[9]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[10] <> data[10]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[11] <> data[11]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[12] <> data[12]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[13] <> data[13]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[14] <> data[14]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
data[15] <> data[15]
addr[0] => onehot_4bit:addr_decoder.four_bit[0]
addr[1] => onehot_4bit:addr_decoder.four_bit[1]
addr[2] => onehot_4bit:addr_decoder.four_bit[2]
addr[3] => onehot_4bit:addr_decoder.four_bit[3]
reset => buffered_reg_16bit:regs:15:general_regs.reset
reset => buffered_reg_16bit:regs:14:general_regs.reset
reset => buffered_reg_16bit:regs:13:general_regs.reset
reset => buffered_reg_16bit:regs:12:general_regs.reset
reset => buffered_reg_16bit:regs:11:general_regs.reset
reset => buffered_reg_16bit:regs:10:general_regs.reset
reset => buffered_reg_16bit:regs:9:general_regs.reset
reset => buffered_reg_16bit:regs:8:general_regs.reset
reset => buffered_reg_16bit:regs:7:general_regs.reset
reset => buffered_reg_16bit:regs:6:general_regs.reset
reset => buffered_reg_16bit:regs:5:general_regs.reset
reset => buffered_reg_16bit:regs:4:general_regs.reset
reset => buffered_reg_16bit:regs:3:general_regs.reset
reset => buffered_reg_16bit:regs:2:general_regs.reset
reset => buffered_reg_16bit:regs:1:general_regs.reset
reset => buffered_reg_16bit:regs:0:general_regs.reset
clk => buffered_reg_16bit:regs:15:general_regs.clk
clk => buffered_reg_16bit:regs:14:general_regs.clk
clk => buffered_reg_16bit:regs:13:general_regs.clk
clk => buffered_reg_16bit:regs:12:general_regs.clk
clk => buffered_reg_16bit:regs:11:general_regs.clk
clk => buffered_reg_16bit:regs:10:general_regs.clk
clk => buffered_reg_16bit:regs:9:general_regs.clk
clk => buffered_reg_16bit:regs:8:general_regs.clk
clk => buffered_reg_16bit:regs:7:general_regs.clk
clk => buffered_reg_16bit:regs:6:general_regs.clk
clk => buffered_reg_16bit:regs:5:general_regs.clk
clk => buffered_reg_16bit:regs:4:general_regs.clk
clk => buffered_reg_16bit:regs:3:general_regs.clk
clk => buffered_reg_16bit:regs:2:general_regs.clk
clk => buffered_reg_16bit:regs:1:general_regs.clk
clk => buffered_reg_16bit:regs:0:general_regs.clk
read_enabled => re_all[0].IN1
read_enabled => re_all[1].IN1
read_enabled => re_all[2].IN1
read_enabled => re_all[3].IN1
read_enabled => re_all[4].IN1
read_enabled => re_all[5].IN1
read_enabled => re_all[6].IN1
read_enabled => re_all[7].IN1
read_enabled => re_all[8].IN1
read_enabled => re_all[9].IN1
read_enabled => re_all[10].IN1
read_enabled => re_all[11].IN1
read_enabled => re_all[12].IN1
read_enabled => re_all[13].IN1
read_enabled => re_all[14].IN1
read_enabled => re_all[15].IN1
write_enabled => we_all[0].IN1
write_enabled => we_all[1].IN1
write_enabled => we_all[2].IN1
write_enabled => we_all[3].IN1
write_enabled => we_all[4].IN1
write_enabled => we_all[5].IN1
write_enabled => we_all[6].IN1
write_enabled => we_all[7].IN1
write_enabled => we_all[8].IN1
write_enabled => we_all[9].IN1
write_enabled => we_all[10].IN1
write_enabled => we_all[11].IN1
write_enabled => we_all[12].IN1
write_enabled => we_all[13].IN1
write_enabled => we_all[14].IN1
write_enabled => we_all[15].IN1


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|onehot_4bit:addr_decoder
four_bit[0] => Mux0.IN19
four_bit[0] => Mux1.IN19
four_bit[0] => Mux2.IN10
four_bit[0] => Mux3.IN19
four_bit[0] => Mux4.IN19
four_bit[0] => Mux5.IN19
four_bit[0] => Mux6.IN19
four_bit[0] => Mux7.IN19
four_bit[0] => Mux8.IN19
four_bit[0] => Mux9.IN19
four_bit[0] => Mux10.IN19
four_bit[0] => Mux11.IN19
four_bit[0] => Mux12.IN19
four_bit[0] => Mux13.IN19
four_bit[0] => Mux14.IN19
four_bit[1] => Mux0.IN18
four_bit[1] => Mux1.IN18
four_bit[1] => Mux3.IN18
four_bit[1] => Mux4.IN18
four_bit[1] => Mux5.IN18
four_bit[1] => Mux6.IN18
four_bit[1] => Mux7.IN18
four_bit[1] => Mux8.IN18
four_bit[1] => Mux9.IN18
four_bit[1] => Mux10.IN18
four_bit[1] => Mux11.IN18
four_bit[1] => Mux12.IN18
four_bit[1] => Mux13.IN18
four_bit[1] => Mux14.IN18
four_bit[2] => Mux0.IN17
four_bit[2] => Mux1.IN17
four_bit[2] => Mux2.IN9
four_bit[2] => Mux3.IN17
four_bit[2] => Mux4.IN17
four_bit[2] => Mux5.IN17
four_bit[2] => Mux6.IN17
four_bit[2] => Mux7.IN17
four_bit[2] => Mux8.IN17
four_bit[2] => Mux9.IN17
four_bit[2] => Mux10.IN17
four_bit[2] => Mux11.IN17
four_bit[2] => Mux12.IN17
four_bit[2] => Mux13.IN17
four_bit[2] => Mux14.IN17
four_bit[3] => Mux0.IN16
four_bit[3] => Mux1.IN16
four_bit[3] => Mux2.IN8
four_bit[3] => Mux3.IN16
four_bit[3] => Mux4.IN16
four_bit[3] => Mux5.IN16
four_bit[3] => Mux6.IN16
four_bit[3] => Mux7.IN16
four_bit[3] => Mux8.IN16
four_bit[3] => Mux9.IN16
four_bit[3] => Mux10.IN16
four_bit[3] => Mux11.IN16
four_bit[3] => Mux12.IN16
four_bit[3] => Mux13.IN16
four_bit[3] => Mux14.IN16
onehot[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
onehot[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
onehot[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
onehot[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
onehot[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
onehot[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
onehot[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
onehot[14] <= <GND>
onehot[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:13:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:13:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:13:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:11:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:11:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:11:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:10:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:10:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:10:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:8:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:8:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:8:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:7:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:7:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:7:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:6:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:6:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:6:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:5:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:5:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:5:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:4:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:4:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:4:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:3:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:3:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:3:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:2:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:2:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:2:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:1:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:1:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:1:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:0:general_regs
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:0:general_regs|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:0:general_regs|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|reg_16bit:ALU_buffer
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU
input_a[0] => result.IN0
input_a[0] => result.IN0
input_a[0] => result.IN0
input_a[0] => Mux15.IN9
input_a[0] => ALU_add:adder.arg1[0]
input_a[0] => ALU_sub:subber.arg2[0]
input_a[0] => ALU_mul:mulper.arg1[0]
input_a[0] => ALU_div:divder.arg2[0]
input_a[1] => result.IN0
input_a[1] => result.IN0
input_a[1] => result.IN0
input_a[1] => Mux14.IN9
input_a[1] => ALU_add:adder.arg1[1]
input_a[1] => ALU_sub:subber.arg2[1]
input_a[1] => ALU_mul:mulper.arg1[1]
input_a[1] => ALU_div:divder.arg2[1]
input_a[2] => result.IN0
input_a[2] => result.IN0
input_a[2] => result.IN0
input_a[2] => Mux13.IN9
input_a[2] => ALU_add:adder.arg1[2]
input_a[2] => ALU_sub:subber.arg2[2]
input_a[2] => ALU_mul:mulper.arg1[2]
input_a[2] => ALU_div:divder.arg2[2]
input_a[3] => result.IN0
input_a[3] => result.IN0
input_a[3] => result.IN0
input_a[3] => Mux12.IN9
input_a[3] => ALU_add:adder.arg1[3]
input_a[3] => ALU_sub:subber.arg2[3]
input_a[3] => ALU_mul:mulper.arg1[3]
input_a[3] => ALU_div:divder.arg2[3]
input_a[4] => result.IN0
input_a[4] => result.IN0
input_a[4] => result.IN0
input_a[4] => Mux11.IN9
input_a[4] => ALU_add:adder.arg1[4]
input_a[4] => ALU_sub:subber.arg2[4]
input_a[4] => ALU_mul:mulper.arg1[4]
input_a[4] => ALU_div:divder.arg2[4]
input_a[5] => result.IN0
input_a[5] => result.IN0
input_a[5] => result.IN0
input_a[5] => Mux10.IN9
input_a[5] => ALU_add:adder.arg1[5]
input_a[5] => ALU_sub:subber.arg2[5]
input_a[5] => ALU_mul:mulper.arg1[5]
input_a[5] => ALU_div:divder.arg2[5]
input_a[6] => result.IN0
input_a[6] => result.IN0
input_a[6] => result.IN0
input_a[6] => Mux9.IN9
input_a[6] => ALU_add:adder.arg1[6]
input_a[6] => ALU_sub:subber.arg2[6]
input_a[6] => ALU_mul:mulper.arg1[6]
input_a[6] => ALU_div:divder.arg2[6]
input_a[7] => result.IN0
input_a[7] => result.IN0
input_a[7] => result.IN0
input_a[7] => Mux8.IN9
input_a[7] => ALU_add:adder.arg1[7]
input_a[7] => ALU_sub:subber.arg2[7]
input_a[7] => ALU_mul:mulper.arg1[7]
input_a[7] => ALU_div:divder.arg2[7]
input_a[8] => result.IN0
input_a[8] => result.IN0
input_a[8] => result.IN0
input_a[8] => Mux7.IN9
input_a[8] => ALU_add:adder.arg1[8]
input_a[8] => ALU_sub:subber.arg2[8]
input_a[8] => ALU_mul:mulper.arg1[8]
input_a[8] => ALU_div:divder.arg2[8]
input_a[9] => result.IN0
input_a[9] => result.IN0
input_a[9] => result.IN0
input_a[9] => Mux6.IN9
input_a[9] => ALU_add:adder.arg1[9]
input_a[9] => ALU_sub:subber.arg2[9]
input_a[9] => ALU_mul:mulper.arg1[9]
input_a[9] => ALU_div:divder.arg2[9]
input_a[10] => result.IN0
input_a[10] => result.IN0
input_a[10] => result.IN0
input_a[10] => Mux5.IN9
input_a[10] => ALU_add:adder.arg1[10]
input_a[10] => ALU_sub:subber.arg2[10]
input_a[10] => ALU_mul:mulper.arg1[10]
input_a[10] => ALU_div:divder.arg2[10]
input_a[11] => result.IN0
input_a[11] => result.IN0
input_a[11] => result.IN0
input_a[11] => Mux4.IN9
input_a[11] => ALU_add:adder.arg1[11]
input_a[11] => ALU_sub:subber.arg2[11]
input_a[11] => ALU_mul:mulper.arg1[11]
input_a[11] => ALU_div:divder.arg2[11]
input_a[12] => result.IN0
input_a[12] => result.IN0
input_a[12] => result.IN0
input_a[12] => Mux3.IN9
input_a[12] => ALU_add:adder.arg1[12]
input_a[12] => ALU_sub:subber.arg2[12]
input_a[12] => ALU_mul:mulper.arg1[12]
input_a[12] => ALU_div:divder.arg2[12]
input_a[13] => result.IN0
input_a[13] => result.IN0
input_a[13] => result.IN0
input_a[13] => Mux2.IN9
input_a[13] => ALU_add:adder.arg1[13]
input_a[13] => ALU_sub:subber.arg2[13]
input_a[13] => ALU_mul:mulper.arg1[13]
input_a[13] => ALU_div:divder.arg2[13]
input_a[14] => result.IN0
input_a[14] => result.IN0
input_a[14] => result.IN0
input_a[14] => Mux1.IN9
input_a[14] => ALU_add:adder.arg1[14]
input_a[14] => ALU_sub:subber.arg2[14]
input_a[14] => ALU_mul:mulper.arg1[14]
input_a[14] => ALU_div:divder.arg2[14]
input_a[15] => result.IN0
input_a[15] => result.IN0
input_a[15] => result.IN0
input_a[15] => Mux0.IN9
input_a[15] => ALU_add:adder.arg1[15]
input_a[15] => ALU_sub:subber.arg2[15]
input_a[15] => ALU_mul:mulper.arg1[15]
input_a[15] => ALU_div:divder.arg2[15]
input_b[0] => result.IN1
input_b[0] => result.IN1
input_b[0] => result.IN1
input_b[0] => Mux15.IN10
input_b[0] => ALU_add:adder.arg2[0]
input_b[0] => ALU_sub:subber.arg1[0]
input_b[0] => ALU_mul:mulper.arg2[0]
input_b[0] => ALU_div:divder.arg1[0]
input_b[1] => result.IN1
input_b[1] => result.IN1
input_b[1] => result.IN1
input_b[1] => Mux14.IN10
input_b[1] => ALU_add:adder.arg2[1]
input_b[1] => ALU_sub:subber.arg1[1]
input_b[1] => ALU_mul:mulper.arg2[1]
input_b[1] => ALU_div:divder.arg1[1]
input_b[2] => result.IN1
input_b[2] => result.IN1
input_b[2] => result.IN1
input_b[2] => Mux13.IN10
input_b[2] => ALU_add:adder.arg2[2]
input_b[2] => ALU_sub:subber.arg1[2]
input_b[2] => ALU_mul:mulper.arg2[2]
input_b[2] => ALU_div:divder.arg1[2]
input_b[3] => result.IN1
input_b[3] => result.IN1
input_b[3] => result.IN1
input_b[3] => Mux12.IN10
input_b[3] => ALU_add:adder.arg2[3]
input_b[3] => ALU_sub:subber.arg1[3]
input_b[3] => ALU_mul:mulper.arg2[3]
input_b[3] => ALU_div:divder.arg1[3]
input_b[4] => result.IN1
input_b[4] => result.IN1
input_b[4] => result.IN1
input_b[4] => Mux11.IN10
input_b[4] => ALU_add:adder.arg2[4]
input_b[4] => ALU_sub:subber.arg1[4]
input_b[4] => ALU_mul:mulper.arg2[4]
input_b[4] => ALU_div:divder.arg1[4]
input_b[5] => result.IN1
input_b[5] => result.IN1
input_b[5] => result.IN1
input_b[5] => Mux10.IN10
input_b[5] => ALU_add:adder.arg2[5]
input_b[5] => ALU_sub:subber.arg1[5]
input_b[5] => ALU_mul:mulper.arg2[5]
input_b[5] => ALU_div:divder.arg1[5]
input_b[6] => result.IN1
input_b[6] => result.IN1
input_b[6] => result.IN1
input_b[6] => Mux9.IN10
input_b[6] => ALU_add:adder.arg2[6]
input_b[6] => ALU_sub:subber.arg1[6]
input_b[6] => ALU_mul:mulper.arg2[6]
input_b[6] => ALU_div:divder.arg1[6]
input_b[7] => result.IN1
input_b[7] => result.IN1
input_b[7] => result.IN1
input_b[7] => Mux8.IN10
input_b[7] => ALU_add:adder.arg2[7]
input_b[7] => ALU_sub:subber.arg1[7]
input_b[7] => ALU_mul:mulper.arg2[7]
input_b[7] => ALU_div:divder.arg1[7]
input_b[8] => result.IN1
input_b[8] => result.IN1
input_b[8] => result.IN1
input_b[8] => Mux7.IN10
input_b[8] => ALU_add:adder.arg2[8]
input_b[8] => ALU_sub:subber.arg1[8]
input_b[8] => ALU_mul:mulper.arg2[8]
input_b[8] => ALU_div:divder.arg1[8]
input_b[9] => result.IN1
input_b[9] => result.IN1
input_b[9] => result.IN1
input_b[9] => Mux6.IN10
input_b[9] => ALU_add:adder.arg2[9]
input_b[9] => ALU_sub:subber.arg1[9]
input_b[9] => ALU_mul:mulper.arg2[9]
input_b[9] => ALU_div:divder.arg1[9]
input_b[10] => result.IN1
input_b[10] => result.IN1
input_b[10] => result.IN1
input_b[10] => Mux5.IN10
input_b[10] => ALU_add:adder.arg2[10]
input_b[10] => ALU_sub:subber.arg1[10]
input_b[10] => ALU_mul:mulper.arg2[10]
input_b[10] => ALU_div:divder.arg1[10]
input_b[11] => result.IN1
input_b[11] => result.IN1
input_b[11] => result.IN1
input_b[11] => Mux4.IN10
input_b[11] => ALU_add:adder.arg2[11]
input_b[11] => ALU_sub:subber.arg1[11]
input_b[11] => ALU_mul:mulper.arg2[11]
input_b[11] => ALU_div:divder.arg1[11]
input_b[12] => result.IN1
input_b[12] => result.IN1
input_b[12] => result.IN1
input_b[12] => Mux3.IN10
input_b[12] => ALU_add:adder.arg2[12]
input_b[12] => ALU_sub:subber.arg1[12]
input_b[12] => ALU_mul:mulper.arg2[12]
input_b[12] => ALU_div:divder.arg1[12]
input_b[13] => result.IN1
input_b[13] => result.IN1
input_b[13] => result.IN1
input_b[13] => Mux2.IN10
input_b[13] => ALU_add:adder.arg2[13]
input_b[13] => ALU_sub:subber.arg1[13]
input_b[13] => ALU_mul:mulper.arg2[13]
input_b[13] => ALU_div:divder.arg1[13]
input_b[14] => result.IN1
input_b[14] => result.IN1
input_b[14] => result.IN1
input_b[14] => Mux1.IN10
input_b[14] => ALU_add:adder.arg2[14]
input_b[14] => ALU_sub:subber.arg1[14]
input_b[14] => ALU_mul:mulper.arg2[14]
input_b[14] => ALU_div:divder.arg1[14]
input_b[15] => result.IN1
input_b[15] => result.IN1
input_b[15] => result.IN1
input_b[15] => Mux0.IN10
input_b[15] => ALU_add:adder.arg2[15]
input_b[15] => ALU_sub:subber.arg1[15]
input_b[15] => ALU_mul:mulper.arg2[15]
input_b[15] => ALU_div:divder.arg1[15]
op_ctrl[0] => Mux0.IN14
op_ctrl[0] => Mux1.IN14
op_ctrl[0] => Mux2.IN14
op_ctrl[0] => Mux3.IN14
op_ctrl[0] => Mux4.IN14
op_ctrl[0] => Mux5.IN14
op_ctrl[0] => Mux6.IN14
op_ctrl[0] => Mux7.IN14
op_ctrl[0] => Mux8.IN14
op_ctrl[0] => Mux9.IN14
op_ctrl[0] => Mux10.IN14
op_ctrl[0] => Mux11.IN14
op_ctrl[0] => Mux12.IN14
op_ctrl[0] => Mux13.IN14
op_ctrl[0] => Mux14.IN14
op_ctrl[0] => Mux15.IN14
op_ctrl[0] => Mux16.IN14
op_ctrl[0] => Mux17.IN14
op_ctrl[1] => Mux0.IN13
op_ctrl[1] => Mux1.IN13
op_ctrl[1] => Mux2.IN13
op_ctrl[1] => Mux3.IN13
op_ctrl[1] => Mux4.IN13
op_ctrl[1] => Mux5.IN13
op_ctrl[1] => Mux6.IN13
op_ctrl[1] => Mux7.IN13
op_ctrl[1] => Mux8.IN13
op_ctrl[1] => Mux9.IN13
op_ctrl[1] => Mux10.IN13
op_ctrl[1] => Mux11.IN13
op_ctrl[1] => Mux12.IN13
op_ctrl[1] => Mux13.IN13
op_ctrl[1] => Mux14.IN13
op_ctrl[1] => Mux15.IN13
op_ctrl[1] => Mux16.IN13
op_ctrl[1] => Mux17.IN13
op_ctrl[2] => Mux0.IN12
op_ctrl[2] => Mux1.IN12
op_ctrl[2] => Mux2.IN12
op_ctrl[2] => Mux3.IN12
op_ctrl[2] => Mux4.IN12
op_ctrl[2] => Mux5.IN12
op_ctrl[2] => Mux6.IN12
op_ctrl[2] => Mux7.IN12
op_ctrl[2] => Mux8.IN12
op_ctrl[2] => Mux9.IN12
op_ctrl[2] => Mux10.IN12
op_ctrl[2] => Mux11.IN12
op_ctrl[2] => Mux12.IN12
op_ctrl[2] => Mux13.IN12
op_ctrl[2] => Mux14.IN12
op_ctrl[2] => Mux15.IN12
op_ctrl[2] => Mux16.IN12
op_ctrl[2] => Mux17.IN12
op_ctrl[3] => Mux0.IN11
op_ctrl[3] => Mux1.IN11
op_ctrl[3] => Mux2.IN11
op_ctrl[3] => Mux3.IN11
op_ctrl[3] => Mux4.IN11
op_ctrl[3] => Mux5.IN11
op_ctrl[3] => Mux6.IN11
op_ctrl[3] => Mux7.IN11
op_ctrl[3] => Mux8.IN11
op_ctrl[3] => Mux9.IN11
op_ctrl[3] => Mux10.IN11
op_ctrl[3] => Mux11.IN11
op_ctrl[3] => Mux12.IN11
op_ctrl[3] => Mux13.IN11
op_ctrl[3] => Mux14.IN11
op_ctrl[3] => Mux15.IN11
op_ctrl[3] => Mux16.IN11
op_ctrl[3] => Mux17.IN11
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
flag_carry <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
flag_zero <= Mux17.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_add:adder
arg1[0] => Add0.IN16
arg1[1] => Add0.IN15
arg1[2] => Add0.IN14
arg1[3] => Add0.IN13
arg1[4] => Add0.IN12
arg1[5] => Add0.IN11
arg1[6] => Add0.IN10
arg1[7] => Add0.IN9
arg1[8] => Add0.IN8
arg1[9] => Add0.IN7
arg1[10] => Add0.IN6
arg1[11] => Add0.IN5
arg1[12] => Add0.IN4
arg1[13] => Add0.IN3
arg1[14] => Add0.IN2
arg1[15] => Add0.IN1
arg2[0] => Add0.IN32
arg2[1] => Add0.IN31
arg2[2] => Add0.IN30
arg2[3] => Add0.IN29
arg2[4] => Add0.IN28
arg2[5] => Add0.IN27
arg2[6] => Add0.IN26
arg2[7] => Add0.IN25
arg2[8] => Add0.IN24
arg2[9] => Add0.IN23
arg2[10] => Add0.IN22
arg2[11] => Add0.IN21
arg2[12] => Add0.IN20
arg2[13] => Add0.IN19
arg2[14] => Add0.IN18
arg2[15] => Add0.IN17
out_acc[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= Add0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_sub:subber
arg1[0] => Add0.IN32
arg1[1] => Add0.IN31
arg1[2] => Add0.IN30
arg1[3] => Add0.IN29
arg1[4] => Add0.IN28
arg1[5] => Add0.IN27
arg1[6] => Add0.IN26
arg1[7] => Add0.IN25
arg1[8] => Add0.IN24
arg1[9] => Add0.IN23
arg1[10] => Add0.IN22
arg1[11] => Add0.IN21
arg1[12] => Add0.IN20
arg1[13] => Add0.IN19
arg1[14] => Add0.IN18
arg1[15] => Add0.IN17
arg2[0] => Add0.IN16
arg2[1] => Add0.IN15
arg2[2] => Add0.IN14
arg2[3] => Add0.IN13
arg2[4] => Add0.IN12
arg2[5] => Add0.IN11
arg2[6] => Add0.IN10
arg2[7] => Add0.IN9
arg2[8] => Add0.IN8
arg2[9] => Add0.IN7
arg2[10] => Add0.IN6
arg2[11] => Add0.IN5
arg2[12] => Add0.IN4
arg2[13] => Add0.IN3
arg2[14] => Add0.IN2
arg2[15] => Add0.IN1
out_acc[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= Add0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper
arg1[0] => Mult0.IN15
arg1[1] => Mult0.IN14
arg1[2] => Mult0.IN13
arg1[3] => Mult0.IN12
arg1[4] => Mult0.IN11
arg1[5] => Mult0.IN10
arg1[6] => Mult0.IN9
arg1[7] => Mult0.IN8
arg1[8] => Mult0.IN7
arg1[9] => Mult0.IN6
arg1[10] => Mult0.IN5
arg1[11] => Mult0.IN4
arg1[12] => Mult0.IN3
arg1[13] => Mult0.IN2
arg1[14] => Mult0.IN1
arg1[15] => Mult0.IN0
arg2[0] => Mult0.IN31
arg2[1] => Mult0.IN30
arg2[2] => Mult0.IN29
arg2[3] => Mult0.IN28
arg2[4] => Mult0.IN27
arg2[5] => Mult0.IN26
arg2[6] => Mult0.IN25
arg2[7] => Mult0.IN24
arg2[8] => Mult0.IN23
arg2[9] => Mult0.IN22
arg2[10] => Mult0.IN21
arg2[11] => Mult0.IN20
arg2[12] => Mult0.IN19
arg2[13] => Mult0.IN18
arg2[14] => Mult0.IN17
arg2[15] => Mult0.IN16
out_acc[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out_acc[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder
arg1[0] => Div0.IN15
arg1[0] => Mod0.IN15
arg1[1] => Div0.IN14
arg1[1] => Mod0.IN14
arg1[2] => Div0.IN13
arg1[2] => Mod0.IN13
arg1[3] => Div0.IN12
arg1[3] => Mod0.IN12
arg1[4] => Div0.IN11
arg1[4] => Mod0.IN11
arg1[5] => Div0.IN10
arg1[5] => Mod0.IN10
arg1[6] => Div0.IN9
arg1[6] => Mod0.IN9
arg1[7] => Div0.IN8
arg1[7] => Mod0.IN8
arg1[8] => Div0.IN7
arg1[8] => Mod0.IN7
arg1[9] => Div0.IN6
arg1[9] => Mod0.IN6
arg1[10] => Div0.IN5
arg1[10] => Mod0.IN5
arg1[11] => Div0.IN4
arg1[11] => Mod0.IN4
arg1[12] => Div0.IN3
arg1[12] => Mod0.IN3
arg1[13] => Div0.IN2
arg1[13] => Mod0.IN2
arg1[14] => Div0.IN1
arg1[14] => Mod0.IN1
arg1[15] => Div0.IN0
arg1[15] => Mod0.IN0
arg2[0] => Div0.IN31
arg2[0] => Mod0.IN31
arg2[1] => Div0.IN30
arg2[1] => Mod0.IN30
arg2[2] => Div0.IN29
arg2[2] => Mod0.IN29
arg2[3] => Div0.IN28
arg2[3] => Mod0.IN28
arg2[4] => Div0.IN27
arg2[4] => Mod0.IN27
arg2[5] => Div0.IN26
arg2[5] => Mod0.IN26
arg2[6] => Div0.IN25
arg2[6] => Mod0.IN25
arg2[7] => Div0.IN24
arg2[7] => Mod0.IN24
arg2[8] => Div0.IN23
arg2[8] => Mod0.IN23
arg2[9] => Div0.IN22
arg2[9] => Mod0.IN22
arg2[10] => Div0.IN21
arg2[10] => Mod0.IN21
arg2[11] => Div0.IN20
arg2[11] => Mod0.IN20
arg2[12] => Div0.IN19
arg2[12] => Mod0.IN19
arg2[13] => Div0.IN18
arg2[13] => Mod0.IN18
arg2[14] => Div0.IN17
arg2[14] => Mod0.IN17
arg2[15] => Div0.IN16
arg2[15] => Mod0.IN16
out_quotient[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_quotient[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[8] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[9] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[10] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[11] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[12] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[13] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[14] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
out_remainder[15] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= <GND>
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit
reset => buffered_reg_16bit:mem_addr_reg_buf.reset
reset => ctrl_state[0].ACLR
reset => ctrl_state[1].ACLR
reset => ctrl_state[2].ACLR
reset => ctrl_state[3].ACLR
reset => ctrl_state[4].ACLR
reset => ctrl_state[5].ACLR
reset => ctrl_state[6].ACLR
reset => ctrl_state[7].ACLR
reset => insf_buffered_instruction[0].ACLR
reset => insf_buffered_instruction[1].ACLR
reset => insf_buffered_instruction[2].ACLR
reset => insf_buffered_instruction[3].ACLR
reset => insf_buffered_instruction[4].ACLR
reset => insf_buffered_instruction[5].ACLR
reset => insf_buffered_instruction[6].ACLR
reset => insf_buffered_instruction[7].ACLR
reset => insf_buffered_instruction[8].ACLR
reset => insf_buffered_instruction[9].ACLR
reset => insf_buffered_instruction[10].ACLR
reset => insf_buffered_instruction[11].ACLR
reset => insf_buffered_instruction[12].ACLR
reset => insf_buffered_instruction[13].ACLR
reset => insf_buffered_instruction[14].ACLR
reset => insf_buffered_instruction[15].ACLR
reset => insf_buffered_instruction[16].ACLR
reset => insf_buffered_instruction[17].ACLR
reset => insf_buffered_instruction[18].ACLR
reset => insf_buffered_instruction[19].ACLR
reset => insf_buffered_instruction[20].ACLR
reset => insf_buffered_instruction[21].ACLR
reset => insf_buffered_instruction[22].ACLR
reset => insf_buffered_instruction[23].ACLR
reset => insf_buffered_instruction[24].ACLR
reset => insf_buffered_instruction[25].ACLR
reset => insf_buffered_instruction[26].ACLR
reset => insf_buffered_instruction[27].ACLR
reset => insf_buffered_instruction[28].ACLR
reset => insf_buffered_instruction[29].ACLR
reset => insf_buffered_instruction[30].ACLR
reset => insf_buffered_instruction[31].ACLR
reset => reg_16bit:pc.reset
reset => reg_16bit:flag_reg.reset
reset => memory_controller:mem_ctrl.reset
reset => instruction_fetcher:ins_fetcher.reset
clk => buffered_reg_16bit:mem_addr_reg_buf.clk
clk => ctrl_state[0].CLK
clk => ctrl_state[1].CLK
clk => ctrl_state[2].CLK
clk => ctrl_state[3].CLK
clk => ctrl_state[4].CLK
clk => ctrl_state[5].CLK
clk => ctrl_state[6].CLK
clk => ctrl_state[7].CLK
clk => insf_buffered_instruction[0].CLK
clk => insf_buffered_instruction[1].CLK
clk => insf_buffered_instruction[2].CLK
clk => insf_buffered_instruction[3].CLK
clk => insf_buffered_instruction[4].CLK
clk => insf_buffered_instruction[5].CLK
clk => insf_buffered_instruction[6].CLK
clk => insf_buffered_instruction[7].CLK
clk => insf_buffered_instruction[8].CLK
clk => insf_buffered_instruction[9].CLK
clk => insf_buffered_instruction[10].CLK
clk => insf_buffered_instruction[11].CLK
clk => insf_buffered_instruction[12].CLK
clk => insf_buffered_instruction[13].CLK
clk => insf_buffered_instruction[14].CLK
clk => insf_buffered_instruction[15].CLK
clk => insf_buffered_instruction[16].CLK
clk => insf_buffered_instruction[17].CLK
clk => insf_buffered_instruction[18].CLK
clk => insf_buffered_instruction[19].CLK
clk => insf_buffered_instruction[20].CLK
clk => insf_buffered_instruction[21].CLK
clk => insf_buffered_instruction[22].CLK
clk => insf_buffered_instruction[23].CLK
clk => insf_buffered_instruction[24].CLK
clk => insf_buffered_instruction[25].CLK
clk => insf_buffered_instruction[26].CLK
clk => insf_buffered_instruction[27].CLK
clk => insf_buffered_instruction[28].CLK
clk => insf_buffered_instruction[29].CLK
clk => insf_buffered_instruction[30].CLK
clk => insf_buffered_instruction[31].CLK
clk => reg_16bit:pc.clk
clk => reg_16bit:flag_reg.clk
clk => memory_controller:mem_ctrl.clk
clk => instruction_fetcher:ins_fetcher.clk
flagreg_in_carry => reg_16bit:flag_reg.input[1]
flagreg_in_zero => reg_16bit:flag_reg.input[0]
system_bus[0] <> system_bus[0]
system_bus[1] <> system_bus[1]
system_bus[2] <> system_bus[2]
system_bus[3] <> system_bus[3]
system_bus[4] <> system_bus[4]
system_bus[5] <> system_bus[5]
system_bus[6] <> system_bus[6]
system_bus[7] <> system_bus[7]
system_bus[8] <> system_bus[8]
system_bus[9] <> system_bus[9]
system_bus[10] <> system_bus[10]
system_bus[11] <> system_bus[11]
system_bus[12] <> system_bus[12]
system_bus[13] <> system_bus[13]
system_bus[14] <> system_bus[14]
system_bus[15] <> system_bus[15]
system_bus_out_enabled <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ALU_buf_we <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ALU_ctrl_sig[0] <= instruction_decoder:decoder.ALU_ctrl_sig[0]
ALU_ctrl_sig[1] <= instruction_decoder:decoder.ALU_ctrl_sig[1]
ALU_ctrl_sig[2] <= instruction_decoder:decoder.ALU_ctrl_sig[2]
ALU_ctrl_sig[3] <= instruction_decoder:decoder.ALU_ctrl_sig[3]
accm_we <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
accm_re <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
regfile_addr[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
regfile_addr[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
regfile_addr[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
regfile_addr[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
regfile_we <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
regfile_re <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
io_clock => memory_controller:mem_ctrl.io_clock
io_reset => memory_controller:mem_ctrl.io_reset
gpio_header[0] <= memory_controller:mem_ctrl.gpio_header[0]
gpio_header[1] <= memory_controller:mem_ctrl.gpio_header[1]
gpio_header[2] <= memory_controller:mem_ctrl.gpio_header[2]
gpio_header[3] <= memory_controller:mem_ctrl.gpio_header[3]
gpio_header[4] <= memory_controller:mem_ctrl.gpio_header[4]
gpio_header[5] <= memory_controller:mem_ctrl.gpio_header[5]
gpio_header[6] <= memory_controller:mem_ctrl.gpio_header[6]
gpio_header[7] <= memory_controller:mem_ctrl.gpio_header[7]
gpio_header[8] <= memory_controller:mem_ctrl.gpio_header[8]
gpio_header[9] <= memory_controller:mem_ctrl.gpio_header[9]
gpio_header[10] <= memory_controller:mem_ctrl.gpio_header[10]
gpio_header[11] <= memory_controller:mem_ctrl.gpio_header[11]
gpio_header[12] <= memory_controller:mem_ctrl.gpio_header[12]
gpio_header[13] <= memory_controller:mem_ctrl.gpio_header[13]
gpio_header[14] <= memory_controller:mem_ctrl.gpio_header[14]
gpio_header[15] <= memory_controller:mem_ctrl.gpio_header[15]
gpio_header[16] <= memory_controller:mem_ctrl.gpio_header[16]
gpio_header[17] <= memory_controller:mem_ctrl.gpio_header[17]
gpio_header[18] <= memory_controller:mem_ctrl.gpio_header[18]
gpio_header[19] <= memory_controller:mem_ctrl.gpio_header[19]
gpio_header[20] <= memory_controller:mem_ctrl.gpio_header[20]
gpio_header[21] <= memory_controller:mem_ctrl.gpio_header[21]
gpio_header[22] <= memory_controller:mem_ctrl.gpio_header[22]
gpio_header[23] <= memory_controller:mem_ctrl.gpio_header[23]
gpio_header[24] <= memory_controller:mem_ctrl.gpio_header[24]
gpio_header[25] <= memory_controller:mem_ctrl.gpio_header[25]
gpio_header[26] <= memory_controller:mem_ctrl.gpio_header[26]
gpio_header[27] <= memory_controller:mem_ctrl.gpio_header[27]
gpio_header[28] <= memory_controller:mem_ctrl.gpio_header[28]
gpio_header[29] <= memory_controller:mem_ctrl.gpio_header[29]
gpio_header[30] <= memory_controller:mem_ctrl.gpio_header[30]
gpio_header[31] <= memory_controller:mem_ctrl.gpio_header[31]
gpio_header[32] <= memory_controller:mem_ctrl.gpio_header[32]
gpio_header[33] <= memory_controller:mem_ctrl.gpio_header[33]
gpio_header[34] <= memory_controller:mem_ctrl.gpio_header[34]
gpio_header[35] <= memory_controller:mem_ctrl.gpio_header[35]
state_out[0] <= ctrl_state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= ctrl_state[1].DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= ctrl_state[2].DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= ctrl_state[3].DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= ctrl_state[4].DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= ctrl_state[5].DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= ctrl_state[6].DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= ctrl_state[7].DB_MAX_OUTPUT_PORT_TYPE
inst_fetcher_state_out[0] <= instruction_fetcher:ins_fetcher.state_out[0]
inst_fetcher_state_out[1] <= instruction_fetcher:ins_fetcher.state_out[1]
inst_fetcher_state_out[2] <= instruction_fetcher:ins_fetcher.state_out[2]
instruction_reg_out[0] <= insf_buffered_instruction[0].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[1] <= insf_buffered_instruction[1].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[2] <= insf_buffered_instruction[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[3] <= insf_buffered_instruction[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[4] <= insf_buffered_instruction[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[5] <= insf_buffered_instruction[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[6] <= insf_buffered_instruction[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[7] <= insf_buffered_instruction[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[8] <= insf_buffered_instruction[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[9] <= insf_buffered_instruction[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[10] <= insf_buffered_instruction[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[11] <= insf_buffered_instruction[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[12] <= insf_buffered_instruction[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[13] <= insf_buffered_instruction[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[14] <= insf_buffered_instruction[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[15] <= insf_buffered_instruction[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[16] <= insf_buffered_instruction[16].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[17] <= insf_buffered_instruction[17].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[18] <= insf_buffered_instruction[18].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[19] <= insf_buffered_instruction[19].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[20] <= insf_buffered_instruction[20].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[21] <= insf_buffered_instruction[21].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[22] <= insf_buffered_instruction[22].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[23] <= insf_buffered_instruction[23].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[24] <= insf_buffered_instruction[24].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[25] <= insf_buffered_instruction[25].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[26] <= insf_buffered_instruction[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[27] <= insf_buffered_instruction[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[28] <= insf_buffered_instruction[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[29] <= insf_buffered_instruction[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[30] <= insf_buffered_instruction[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_reg_out[31] <= insf_buffered_instruction[31].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf
input[0] => reg_16bit:reg.input[0]
input[1] => reg_16bit:reg.input[1]
input[2] => reg_16bit:reg.input[2]
input[3] => reg_16bit:reg.input[3]
input[4] => reg_16bit:reg.input[4]
input[5] => reg_16bit:reg.input[5]
input[6] => reg_16bit:reg.input[6]
input[7] => reg_16bit:reg.input[7]
input[8] => reg_16bit:reg.input[8]
input[9] => reg_16bit:reg.input[9]
input[10] => reg_16bit:reg.input[10]
input[11] => reg_16bit:reg.input[11]
input[12] => reg_16bit:reg.input[12]
input[13] => reg_16bit:reg.input[13]
input[14] => reg_16bit:reg.input[14]
input[15] => reg_16bit:reg.input[15]
reset => reg_16bit:reg.reset
clk => reg_16bit:reg.clk
read_enabled => tri_state_buffer_16bit:buff.enable
write_enabled => reg_16bit:reg.write_enabled
output[0] <= tri_state_buffer_16bit:buff.output[0]
output[1] <= tri_state_buffer_16bit:buff.output[1]
output[2] <= tri_state_buffer_16bit:buff.output[2]
output[3] <= tri_state_buffer_16bit:buff.output[3]
output[4] <= tri_state_buffer_16bit:buff.output[4]
output[5] <= tri_state_buffer_16bit:buff.output[5]
output[6] <= tri_state_buffer_16bit:buff.output[6]
output[7] <= tri_state_buffer_16bit:buff.output[7]
output[8] <= tri_state_buffer_16bit:buff.output[8]
output[9] <= tri_state_buffer_16bit:buff.output[9]
output[10] <= tri_state_buffer_16bit:buff.output[10]
output[11] <= tri_state_buffer_16bit:buff.output[11]
output[12] <= tri_state_buffer_16bit:buff.output[12]
output[13] <= tri_state_buffer_16bit:buff.output[13]
output[14] <= tri_state_buffer_16bit:buff.output[14]
output[15] <= tri_state_buffer_16bit:buff.output[15]


|inst_device|letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|tri_state_buffer_16bit:buff
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_addrimmd_buf
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|reg_16bit:flag_reg
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
addr[0] => LessThan0.IN32
addr[0] => ram_main:ram.address[0]
addr[0] => vram:vram_d.wraddress[0]
addr[1] => LessThan0.IN31
addr[1] => ram_main:ram.address[1]
addr[1] => vram:vram_d.wraddress[1]
addr[2] => LessThan0.IN30
addr[2] => ram_main:ram.address[2]
addr[2] => vram:vram_d.wraddress[2]
addr[3] => LessThan0.IN29
addr[3] => ram_main:ram.address[3]
addr[3] => vram:vram_d.wraddress[3]
addr[4] => LessThan0.IN28
addr[4] => ram_main:ram.address[4]
addr[4] => vram:vram_d.wraddress[4]
addr[5] => LessThan0.IN27
addr[5] => ram_main:ram.address[5]
addr[5] => vram:vram_d.wraddress[5]
addr[6] => LessThan0.IN26
addr[6] => ram_main:ram.address[6]
addr[6] => vram:vram_d.wraddress[6]
addr[7] => LessThan0.IN25
addr[7] => ram_main:ram.address[7]
addr[7] => vram:vram_d.wraddress[7]
addr[8] => LessThan0.IN24
addr[8] => ram_main:ram.address[8]
addr[8] => vram:vram_d.wraddress[8]
addr[9] => LessThan0.IN23
addr[9] => ram_main:ram.address[9]
addr[9] => vram:vram_d.wraddress[9]
addr[10] => LessThan0.IN22
addr[10] => ram_main:ram.address[10]
addr[11] => LessThan0.IN21
addr[11] => ram_main:ram.address[11]
addr[12] => LessThan0.IN20
addr[12] => ram_main:ram.address[12]
addr[13] => LessThan0.IN19
addr[14] => LessThan0.IN18
addr[15] => LessThan0.IN17
reset => ~NO_FANOUT~
clk => ram_main:ram.clock
clk => vram:vram_d.rdclock
clk => vram:vram_d.wrclock
read_enabled => tri_state_buffer_16bit:buff_ram_out.enable
write_enabled => we_ram.DATAB
write_enabled => we_vram.DATAA
io_clock => spi_oled_control:oled.clk_in
io_reset => spi_oled_control:oled.reset_in
gpio_header[0] <= spi_oled_control:oled.spi_clk
gpio_header[1] <= <GND>
gpio_header[2] <= spi_oled_control:oled.spi_mosi
gpio_header[3] <= <GND>
gpio_header[4] <= spi_oled_control:oled.spi_reset
gpio_header[5] <= <GND>
gpio_header[6] <= spi_oled_control:oled.spi_data_or_command
gpio_header[7] <= <GND>
gpio_header[8] <= <GND>
gpio_header[9] <= <GND>
gpio_header[10] <= <GND>
gpio_header[11] <= <GND>
gpio_header[12] <= <GND>
gpio_header[13] <= <GND>
gpio_header[14] <= <GND>
gpio_header[15] <= <GND>
gpio_header[16] <= <GND>
gpio_header[17] <= <GND>
gpio_header[18] <= <GND>
gpio_header[19] <= <GND>
gpio_header[20] <= <GND>
gpio_header[21] <= <GND>
gpio_header[22] <= <GND>
gpio_header[23] <= <GND>
gpio_header[24] <= <GND>
gpio_header[25] <= <GND>
gpio_header[26] <= <GND>
gpio_header[27] <= <GND>
gpio_header[28] <= <GND>
gpio_header[29] <= <GND>
gpio_header[30] <= <GND>
gpio_header[31] <= <GND>
gpio_header[32] <= <GND>
gpio_header[33] <= <GND>
gpio_header[34] <= <GND>
gpio_header[35] <= <GND>


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component
wren_a => altsyncram_48e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_48e1:auto_generated.data_a[0]
data_a[1] => altsyncram_48e1:auto_generated.data_a[1]
data_a[2] => altsyncram_48e1:auto_generated.data_a[2]
data_a[3] => altsyncram_48e1:auto_generated.data_a[3]
data_a[4] => altsyncram_48e1:auto_generated.data_a[4]
data_a[5] => altsyncram_48e1:auto_generated.data_a[5]
data_a[6] => altsyncram_48e1:auto_generated.data_a[6]
data_a[7] => altsyncram_48e1:auto_generated.data_a[7]
data_a[8] => altsyncram_48e1:auto_generated.data_a[8]
data_a[9] => altsyncram_48e1:auto_generated.data_a[9]
data_a[10] => altsyncram_48e1:auto_generated.data_a[10]
data_a[11] => altsyncram_48e1:auto_generated.data_a[11]
data_a[12] => altsyncram_48e1:auto_generated.data_a[12]
data_a[13] => altsyncram_48e1:auto_generated.data_a[13]
data_a[14] => altsyncram_48e1:auto_generated.data_a[14]
data_a[15] => altsyncram_48e1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_48e1:auto_generated.address_a[0]
address_a[1] => altsyncram_48e1:auto_generated.address_a[1]
address_a[2] => altsyncram_48e1:auto_generated.address_a[2]
address_a[3] => altsyncram_48e1:auto_generated.address_a[3]
address_a[4] => altsyncram_48e1:auto_generated.address_a[4]
address_a[5] => altsyncram_48e1:auto_generated.address_a[5]
address_a[6] => altsyncram_48e1:auto_generated.address_a[6]
address_a[7] => altsyncram_48e1:auto_generated.address_a[7]
address_a[8] => altsyncram_48e1:auto_generated.address_a[8]
address_a[9] => altsyncram_48e1:auto_generated.address_a[9]
address_a[10] => altsyncram_48e1:auto_generated.address_a[10]
address_a[11] => altsyncram_48e1:auto_generated.address_a[11]
address_a[12] => altsyncram_48e1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_48e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_48e1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_48e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_48e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_48e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_48e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_48e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_48e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_48e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_48e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_48e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_48e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_48e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_48e1:auto_generated.q_a[11]
q_a[12] <= altsyncram_48e1:auto_generated.q_a[12]
q_a[13] <= altsyncram_48e1:auto_generated.q_a[13]
q_a[14] <= altsyncram_48e1:auto_generated.q_a[14]
q_a[15] <= altsyncram_48e1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_0kb:mux2.result[0]
q_a[1] <= mux_0kb:mux2.result[1]
q_a[2] <= mux_0kb:mux2.result[2]
q_a[3] <= mux_0kb:mux2.result[3]
q_a[4] <= mux_0kb:mux2.result[4]
q_a[5] <= mux_0kb:mux2.result[5]
q_a[6] <= mux_0kb:mux2.result[6]
q_a[7] <= mux_0kb:mux2.result[7]
q_a[8] <= mux_0kb:mux2.result[8]
q_a[9] <= mux_0kb:mux2.result[9]
q_a[10] <= mux_0kb:mux2.result[10]
q_a[11] <= mux_0kb:mux2.result[11]
q_a[12] <= mux_0kb:mux2.result[12]
q_a[13] <= mux_0kb:mux2.result[13]
q_a[14] <= mux_0kb:mux2.result[14]
q_a[15] <= mux_0kb:mux2.result[15]
wren_a => decode_1oa:decode3.enable


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|mux_0kb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component
wren_a => altsyncram_uek1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uek1:auto_generated.data_a[0]
data_a[1] => altsyncram_uek1:auto_generated.data_a[1]
data_a[2] => altsyncram_uek1:auto_generated.data_a[2]
data_a[3] => altsyncram_uek1:auto_generated.data_a[3]
data_a[4] => altsyncram_uek1:auto_generated.data_a[4]
data_a[5] => altsyncram_uek1:auto_generated.data_a[5]
data_a[6] => altsyncram_uek1:auto_generated.data_a[6]
data_a[7] => altsyncram_uek1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_uek1:auto_generated.address_a[0]
address_a[1] => altsyncram_uek1:auto_generated.address_a[1]
address_a[2] => altsyncram_uek1:auto_generated.address_a[2]
address_a[3] => altsyncram_uek1:auto_generated.address_a[3]
address_a[4] => altsyncram_uek1:auto_generated.address_a[4]
address_a[5] => altsyncram_uek1:auto_generated.address_a[5]
address_a[6] => altsyncram_uek1:auto_generated.address_a[6]
address_a[7] => altsyncram_uek1:auto_generated.address_a[7]
address_a[8] => altsyncram_uek1:auto_generated.address_a[8]
address_a[9] => altsyncram_uek1:auto_generated.address_a[9]
address_b[0] => altsyncram_uek1:auto_generated.address_b[0]
address_b[1] => altsyncram_uek1:auto_generated.address_b[1]
address_b[2] => altsyncram_uek1:auto_generated.address_b[2]
address_b[3] => altsyncram_uek1:auto_generated.address_b[3]
address_b[4] => altsyncram_uek1:auto_generated.address_b[4]
address_b[5] => altsyncram_uek1:auto_generated.address_b[5]
address_b[6] => altsyncram_uek1:auto_generated.address_b[6]
address_b[7] => altsyncram_uek1:auto_generated.address_b[7]
address_b[8] => altsyncram_uek1:auto_generated.address_b[8]
address_b[9] => altsyncram_uek1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uek1:auto_generated.clock0
clock1 => altsyncram_uek1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_uek1:auto_generated.q_b[0]
q_b[1] <= altsyncram_uek1:auto_generated.q_b[1]
q_b[2] <= altsyncram_uek1:auto_generated.q_b[2]
q_b[3] <= altsyncram_uek1:auto_generated.q_b[3]
q_b[4] <= altsyncram_uek1:auto_generated.q_b[4]
q_b[5] <= altsyncram_uek1:auto_generated.q_b[5]
q_b[6] <= altsyncram_uek1:auto_generated.q_b[6]
q_b[7] <= altsyncram_uek1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated
address_a[0] => altsyncram_9as1:altsyncram1.address_b[0]
address_a[1] => altsyncram_9as1:altsyncram1.address_b[1]
address_a[2] => altsyncram_9as1:altsyncram1.address_b[2]
address_a[3] => altsyncram_9as1:altsyncram1.address_b[3]
address_a[4] => altsyncram_9as1:altsyncram1.address_b[4]
address_a[5] => altsyncram_9as1:altsyncram1.address_b[5]
address_a[6] => altsyncram_9as1:altsyncram1.address_b[6]
address_a[7] => altsyncram_9as1:altsyncram1.address_b[7]
address_a[8] => altsyncram_9as1:altsyncram1.address_b[8]
address_a[9] => altsyncram_9as1:altsyncram1.address_b[9]
address_b[0] => altsyncram_9as1:altsyncram1.address_a[0]
address_b[1] => altsyncram_9as1:altsyncram1.address_a[1]
address_b[2] => altsyncram_9as1:altsyncram1.address_a[2]
address_b[3] => altsyncram_9as1:altsyncram1.address_a[3]
address_b[4] => altsyncram_9as1:altsyncram1.address_a[4]
address_b[5] => altsyncram_9as1:altsyncram1.address_a[5]
address_b[6] => altsyncram_9as1:altsyncram1.address_a[6]
address_b[7] => altsyncram_9as1:altsyncram1.address_a[7]
address_b[8] => altsyncram_9as1:altsyncram1.address_a[8]
address_b[9] => altsyncram_9as1:altsyncram1.address_a[9]
clock0 => altsyncram_9as1:altsyncram1.clock1
clock1 => altsyncram_9as1:altsyncram1.clock0
data_a[0] => altsyncram_9as1:altsyncram1.data_b[0]
data_a[1] => altsyncram_9as1:altsyncram1.data_b[1]
data_a[2] => altsyncram_9as1:altsyncram1.data_b[2]
data_a[3] => altsyncram_9as1:altsyncram1.data_b[3]
data_a[4] => altsyncram_9as1:altsyncram1.data_b[4]
data_a[5] => altsyncram_9as1:altsyncram1.data_b[5]
data_a[6] => altsyncram_9as1:altsyncram1.data_b[6]
data_a[7] => altsyncram_9as1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_9as1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_9as1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_9as1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_9as1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_9as1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_9as1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_9as1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_9as1:altsyncram1.q_a[7]
wren_a => altsyncram_9as1:altsyncram1.clocken1
wren_a => altsyncram_9as1:altsyncram1.wren_b


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|tri_state_buffer_16bit:buff_ram_out
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[0].OE
enable => output[1].OE
enable => output[2].OE
enable => output[3].OE
enable => output[4].OE
enable => output[5].OE
enable => output[6].OE
enable => output[7].OE
enable => output[8].OE
enable => output[9].OE
enable => output[10].OE
enable => output[11].OE
enable => output[12].OE
enable => output[13].OE
enable => output[14].OE
enable => output[15].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled
clk_in => shifter_data[0].CLK
clk_in => shifter_data[1].CLK
clk_in => shifter_data[2].CLK
clk_in => shifter_data[3].CLK
clk_in => shifter_data[4].CLK
clk_in => shifter_data[5].CLK
clk_in => shifter_data[6].CLK
clk_in => shifter_data[7].CLK
clk_in => shifter_reset.CLK
clk_in => spi_data_or_command~reg0.CLK
clk_in => spi_reset~reg0.CLK
clk_in => vram_addr[0].CLK
clk_in => vram_addr[1].CLK
clk_in => vram_addr[2].CLK
clk_in => vram_addr[3].CLK
clk_in => vram_addr[4].CLK
clk_in => vram_addr[5].CLK
clk_in => vram_addr[6].CLK
clk_in => vram_addr[7].CLK
clk_in => vram_addr[8].CLK
clk_in => vram_addr[9].CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => spi_mosi~reg0.CLK
clk_in => spi_clk~reg0.CLK
clk_in => shifter_data_s[0].CLK
clk_in => shifter_data_s[1].CLK
clk_in => shifter_data_s[2].CLK
clk_in => shifter_data_s[3].CLK
clk_in => shifter_data_s[4].CLK
clk_in => shifter_data_s[5].CLK
clk_in => shifter_data_s[6].CLK
clk_in => shifter_data_s[7].CLK
clk_in => shifter_counter[0].CLK
clk_in => shifter_counter[1].CLK
clk_in => shifter_counter[2].CLK
clk_in => shifter_counter[3].CLK
clk_in => shifter_ready.CLK
clk_in => shifter_state[0].CLK
clk_in => shifter_state[1].CLK
clk_in => shifter_state[2].CLK
clk_in => shifter_state[3].CLK
clk_in => state~14.DATAIN
reset_in => shifter_reset.PRESET
reset_in => spi_data_or_command~reg0.ACLR
reset_in => spi_reset~reg0.ACLR
reset_in => vram_addr[0].ACLR
reset_in => vram_addr[1].ACLR
reset_in => vram_addr[2].ACLR
reset_in => vram_addr[3].ACLR
reset_in => vram_addr[4].ACLR
reset_in => vram_addr[5].ACLR
reset_in => vram_addr[6].ACLR
reset_in => vram_addr[7].ACLR
reset_in => vram_addr[8].ACLR
reset_in => vram_addr[9].ACLR
reset_in => count[0].ACLR
reset_in => count[1].ACLR
reset_in => count[2].ACLR
reset_in => count[3].ACLR
reset_in => count[4].ACLR
reset_in => count[5].ACLR
reset_in => count[6].ACLR
reset_in => count[7].ACLR
reset_in => count[8].ACLR
reset_in => count[9].ACLR
reset_in => count[10].ACLR
reset_in => count[11].ACLR
reset_in => count[12].ACLR
reset_in => state~16.DATAIN
reset_in => shifter_data[0].ENA
reset_in => shifter_data[7].ENA
reset_in => shifter_data[6].ENA
reset_in => shifter_data[5].ENA
reset_in => shifter_data[4].ENA
reset_in => shifter_data[3].ENA
reset_in => shifter_data[2].ENA
reset_in => shifter_data[1].ENA
data_address[0] <= vram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
data_address[1] <= vram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
data_address[2] <= vram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_address[3] <= vram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_address[4] <= vram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_address[5] <= vram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_address[6] <= vram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_address[7] <= vram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_address[8] <= vram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
data_address[9] <= vram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector9.IN4
data_in[1] => Selector8.IN4
data_in[2] => Selector7.IN4
data_in[3] => Selector6.IN4
data_in[4] => Selector5.IN5
data_in[5] => Selector4.IN5
data_in[6] => Selector3.IN3
data_in[7] => Selector2.IN5
spi_data_or_command <= spi_data_or_command~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= spi_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_reset <= spi_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher
PC_in[0] => Add0.IN32
PC_in[0] => ram_address[0].DATAB
PC_in[1] => Add0.IN31
PC_in[1] => ram_address[1].DATAB
PC_in[2] => Add0.IN30
PC_in[2] => ram_address[2].DATAB
PC_in[3] => Add0.IN29
PC_in[3] => ram_address[3].DATAB
PC_in[4] => Add0.IN28
PC_in[4] => ram_address[4].DATAB
PC_in[5] => Add0.IN27
PC_in[5] => ram_address[5].DATAB
PC_in[6] => Add0.IN26
PC_in[6] => ram_address[6].DATAB
PC_in[7] => Add0.IN25
PC_in[7] => ram_address[7].DATAB
PC_in[8] => Add0.IN24
PC_in[8] => ram_address[8].DATAB
PC_in[9] => Add0.IN23
PC_in[9] => ram_address[9].DATAB
PC_in[10] => Add0.IN22
PC_in[10] => ram_address[10].DATAB
PC_in[11] => Add0.IN21
PC_in[11] => ram_address[11].DATAB
PC_in[12] => Add0.IN20
PC_in[12] => ram_address[12].DATAB
PC_in[13] => Add0.IN19
PC_in[13] => ram_address[13].DATAB
PC_in[14] => Add0.IN18
PC_in[14] => ram_address[14].DATAB
PC_in[15] => Add0.IN17
PC_in[15] => ram_address[15].DATAB
ram_address[0] <= ram_address[0].DB_MAX_OUTPUT_PORT_TYPE
ram_address[1] <= ram_address[1].DB_MAX_OUTPUT_PORT_TYPE
ram_address[2] <= ram_address[2].DB_MAX_OUTPUT_PORT_TYPE
ram_address[3] <= ram_address[3].DB_MAX_OUTPUT_PORT_TYPE
ram_address[4] <= ram_address[4].DB_MAX_OUTPUT_PORT_TYPE
ram_address[5] <= ram_address[5].DB_MAX_OUTPUT_PORT_TYPE
ram_address[6] <= ram_address[6].DB_MAX_OUTPUT_PORT_TYPE
ram_address[7] <= ram_address[7].DB_MAX_OUTPUT_PORT_TYPE
ram_address[8] <= ram_address[8].DB_MAX_OUTPUT_PORT_TYPE
ram_address[9] <= ram_address[9].DB_MAX_OUTPUT_PORT_TYPE
ram_address[10] <= ram_address[10].DB_MAX_OUTPUT_PORT_TYPE
ram_address[11] <= ram_address[11].DB_MAX_OUTPUT_PORT_TYPE
ram_address[12] <= ram_address[12].DB_MAX_OUTPUT_PORT_TYPE
ram_address[13] <= ram_address[13].DB_MAX_OUTPUT_PORT_TYPE
ram_address[14] <= ram_address[14].DB_MAX_OUTPUT_PORT_TYPE
ram_address[15] <= ram_address[15].DB_MAX_OUTPUT_PORT_TYPE
ram_output[0] => reg_16bit:inst_reg_1.input[0]
ram_output[0] => reg_16bit:inst_reg_2.input[0]
ram_output[1] => reg_16bit:inst_reg_1.input[1]
ram_output[1] => reg_16bit:inst_reg_2.input[1]
ram_output[2] => reg_16bit:inst_reg_1.input[2]
ram_output[2] => reg_16bit:inst_reg_2.input[2]
ram_output[3] => reg_16bit:inst_reg_1.input[3]
ram_output[3] => reg_16bit:inst_reg_2.input[3]
ram_output[4] => reg_16bit:inst_reg_1.input[4]
ram_output[4] => reg_16bit:inst_reg_2.input[4]
ram_output[5] => reg_16bit:inst_reg_1.input[5]
ram_output[5] => reg_16bit:inst_reg_2.input[5]
ram_output[6] => reg_16bit:inst_reg_1.input[6]
ram_output[6] => reg_16bit:inst_reg_2.input[6]
ram_output[7] => reg_16bit:inst_reg_1.input[7]
ram_output[7] => reg_16bit:inst_reg_2.input[7]
ram_output[8] => reg_16bit:inst_reg_1.input[8]
ram_output[8] => reg_16bit:inst_reg_2.input[8]
ram_output[9] => reg_16bit:inst_reg_1.input[9]
ram_output[9] => reg_16bit:inst_reg_2.input[9]
ram_output[10] => reg_16bit:inst_reg_1.input[10]
ram_output[10] => reg_16bit:inst_reg_2.input[10]
ram_output[11] => reg_16bit:inst_reg_1.input[11]
ram_output[11] => reg_16bit:inst_reg_2.input[11]
ram_output[12] => reg_16bit:inst_reg_1.input[12]
ram_output[12] => reg_16bit:inst_reg_2.input[12]
ram_output[13] => reg_16bit:inst_reg_1.input[13]
ram_output[13] => reg_16bit:inst_reg_2.input[13]
ram_output[14] => reg_16bit:inst_reg_1.input[14]
ram_output[14] => reg_16bit:inst_reg_2.input[14]
ram_output[15] => reg_16bit:inst_reg_1.input[15]
ram_output[15] => reg_16bit:inst_reg_2.input[15]
reset_state => state.OUTPUTSELECT
reset_state => state.OUTPUTSELECT
reset_state => state.OUTPUTSELECT
reset_state => new_struction.OUTPUTSELECT
reset_state => inst_reg_1_enable.OUTPUTSELECT
reset_state => inst_reg_2_enable.OUTPUTSELECT
reset_state => ram_address[0].IN1
reset_state => ram_address[0].IN1
reset => reg_16bit:inst_reg_1.reset
reset => ram_address[0]~en.ACLR
reset => ram_address[1]~en.ACLR
reset => ram_address[2]~en.ACLR
reset => ram_address[3]~en.ACLR
reset => ram_address[4]~en.ACLR
reset => ram_address[5]~en.ACLR
reset => ram_address[6]~en.ACLR
reset => ram_address[7]~en.ACLR
reset => ram_address[8]~en.ACLR
reset => ram_address[9]~en.ACLR
reset => ram_address[10]~en.ACLR
reset => ram_address[11]~en.ACLR
reset => ram_address[12]~en.ACLR
reset => ram_address[13]~en.ACLR
reset => ram_address[14]~en.ACLR
reset => ram_address[15]~en.ACLR
reset => inst_reg_2_enable.ACLR
reset => inst_reg_1_enable.ACLR
reset => new_struction~reg0.ACLR
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => reg_16bit:inst_reg_2.reset
clk => reg_16bit:inst_reg_1.clk
clk => ram_address[0]~reg0.CLK
clk => ram_address[0]~en.CLK
clk => ram_address[1]~reg0.CLK
clk => ram_address[1]~en.CLK
clk => ram_address[2]~reg0.CLK
clk => ram_address[2]~en.CLK
clk => ram_address[3]~reg0.CLK
clk => ram_address[3]~en.CLK
clk => ram_address[4]~reg0.CLK
clk => ram_address[4]~en.CLK
clk => ram_address[5]~reg0.CLK
clk => ram_address[5]~en.CLK
clk => ram_address[6]~reg0.CLK
clk => ram_address[6]~en.CLK
clk => ram_address[7]~reg0.CLK
clk => ram_address[7]~en.CLK
clk => ram_address[8]~reg0.CLK
clk => ram_address[8]~en.CLK
clk => ram_address[9]~reg0.CLK
clk => ram_address[9]~en.CLK
clk => ram_address[10]~reg0.CLK
clk => ram_address[10]~en.CLK
clk => ram_address[11]~reg0.CLK
clk => ram_address[11]~en.CLK
clk => ram_address[12]~reg0.CLK
clk => ram_address[12]~en.CLK
clk => ram_address[13]~reg0.CLK
clk => ram_address[13]~en.CLK
clk => ram_address[14]~reg0.CLK
clk => ram_address[14]~en.CLK
clk => ram_address[15]~reg0.CLK
clk => ram_address[15]~en.CLK
clk => inst_reg_2_enable.CLK
clk => inst_reg_1_enable.CLK
clk => new_struction~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => reg_16bit:inst_reg_2.clk
instruction[0] <= reg_16bit:inst_reg_1.output[0]
instruction[1] <= reg_16bit:inst_reg_1.output[1]
instruction[2] <= reg_16bit:inst_reg_1.output[2]
instruction[3] <= reg_16bit:inst_reg_1.output[3]
instruction[4] <= reg_16bit:inst_reg_1.output[4]
instruction[5] <= reg_16bit:inst_reg_1.output[5]
instruction[6] <= reg_16bit:inst_reg_1.output[6]
instruction[7] <= reg_16bit:inst_reg_1.output[7]
instruction[8] <= reg_16bit:inst_reg_1.output[8]
instruction[9] <= reg_16bit:inst_reg_1.output[9]
instruction[10] <= reg_16bit:inst_reg_1.output[10]
instruction[11] <= reg_16bit:inst_reg_1.output[11]
instruction[12] <= reg_16bit:inst_reg_1.output[12]
instruction[13] <= reg_16bit:inst_reg_1.output[13]
instruction[14] <= reg_16bit:inst_reg_1.output[14]
instruction[15] <= reg_16bit:inst_reg_1.output[15]
instruction[16] <= reg_16bit:inst_reg_2.output[0]
instruction[17] <= reg_16bit:inst_reg_2.output[1]
instruction[18] <= reg_16bit:inst_reg_2.output[2]
instruction[19] <= reg_16bit:inst_reg_2.output[3]
instruction[20] <= reg_16bit:inst_reg_2.output[4]
instruction[21] <= reg_16bit:inst_reg_2.output[5]
instruction[22] <= reg_16bit:inst_reg_2.output[6]
instruction[23] <= reg_16bit:inst_reg_2.output[7]
instruction[24] <= reg_16bit:inst_reg_2.output[8]
instruction[25] <= reg_16bit:inst_reg_2.output[9]
instruction[26] <= reg_16bit:inst_reg_2.output[10]
instruction[27] <= reg_16bit:inst_reg_2.output[11]
instruction[28] <= reg_16bit:inst_reg_2.output[12]
instruction[29] <= reg_16bit:inst_reg_2.output[13]
instruction[30] <= reg_16bit:inst_reg_2.output[14]
instruction[31] <= reg_16bit:inst_reg_2.output[15]
new_struction <= new_struction~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2
input[0] => storage[0].DATAIN
input[1] => storage[1].DATAIN
input[2] => storage[2].DATAIN
input[3] => storage[3].DATAIN
input[4] => storage[4].DATAIN
input[5] => storage[5].DATAIN
input[6] => storage[6].DATAIN
input[7] => storage[7].DATAIN
input[8] => storage[8].DATAIN
input[9] => storage[9].DATAIN
input[10] => storage[10].DATAIN
input[11] => storage[11].DATAIN
input[12] => storage[12].DATAIN
input[13] => storage[13].DATAIN
input[14] => storage[14].DATAIN
input[15] => storage[15].DATAIN
clk => storage[0].CLK
clk => storage[1].CLK
clk => storage[2].CLK
clk => storage[3].CLK
clk => storage[4].CLK
clk => storage[5].CLK
clk => storage[6].CLK
clk => storage[7].CLK
clk => storage[8].CLK
clk => storage[9].CLK
clk => storage[10].CLK
clk => storage[11].CLK
clk => storage[12].CLK
clk => storage[13].CLK
clk => storage[14].CLK
clk => storage[15].CLK
write_enabled => storage[15].ENA
write_enabled => storage[14].ENA
write_enabled => storage[13].ENA
write_enabled => storage[12].ENA
write_enabled => storage[11].ENA
write_enabled => storage[10].ENA
write_enabled => storage[9].ENA
write_enabled => storage[8].ENA
write_enabled => storage[7].ENA
write_enabled => storage[6].ENA
write_enabled => storage[5].ENA
write_enabled => storage[4].ENA
write_enabled => storage[3].ENA
write_enabled => storage[2].ENA
write_enabled => storage[1].ENA
write_enabled => storage[0].ENA
reset => storage[0].ACLR
reset => storage[1].ACLR
reset => storage[2].ACLR
reset => storage[3].ACLR
reset => storage[4].ACLR
reset => storage[5].ACLR
reset => storage[6].ACLR
reset => storage[7].ACLR
reset => storage[8].ACLR
reset => storage[9].ACLR
reset => storage[10].ACLR
reset => storage[11].ACLR
reset => storage[12].ACLR
reset => storage[13].ACLR
reset => storage[14].ACLR
reset => storage[15].ACLR
output[0] <= storage[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= storage[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= storage[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= storage[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= storage[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= storage[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= storage[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= storage[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= storage[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= storage[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= storage[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= storage[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= storage[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= storage[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= storage[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= storage[15].DB_MAX_OUTPUT_PORT_TYPE


|inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_decoder:decoder
inst[0] => op_mode[0].DATAIN
inst[0] => op_p.DATAIN
inst[1] => op_mode[1].DATAIN
inst[1] => op_m.DATAIN
inst[2] => op_mode[2].DATAIN
inst[2] => op_i.DATAIN
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => immd_num.OUTPUTSELECT
inst[3] => op_d.DATAIN
inst[3] => op_mode[3].DATAIN
inst[3] => mem_addr[15].OE
inst[3] => mem_addr[14].OE
inst[3] => mem_addr[13].OE
inst[3] => mem_addr[12].OE
inst[3] => mem_addr[11].OE
inst[3] => mem_addr[10].OE
inst[3] => mem_addr[9].OE
inst[3] => mem_addr[8].OE
inst[3] => mem_addr[7].OE
inst[3] => mem_addr[6].OE
inst[3] => mem_addr[5].OE
inst[3] => mem_addr[4].OE
inst[3] => mem_addr[3].OE
inst[3] => mem_addr[2].OE
inst[3] => mem_addr[1].OE
inst[3] => mem_addr[0].OE
inst[4] => Equal0.IN7
inst[4] => ALU_ctrl_sig.DATAB
inst[4] => op_mode_code[0].DATAIN
inst[5] => Equal0.IN6
inst[5] => ALU_ctrl_sig.DATAB
inst[5] => op_mode_code[1].DATAIN
inst[6] => Equal0.IN5
inst[6] => ALU_ctrl_sig.DATAB
inst[6] => op_mode_code[2].DATAIN
inst[7] => Equal0.IN4
inst[7] => ALU_ctrl_sig.DATAB
inst[7] => op_mode_code[3].DATAIN
inst[8] => reg_addr_src[0].DATAIN
inst[9] => reg_addr_src[1].DATAIN
inst[10] => reg_addr_src[2].DATAIN
inst[11] => reg_addr_src[3].DATAIN
inst[12] => reg_addr_dst[0].DATAIN
inst[13] => reg_addr_dst[1].DATAIN
inst[14] => reg_addr_dst[2].DATAIN
inst[15] => reg_addr_dst[3].DATAIN
inst[16] => immd_num.DATAB
inst[16] => mem_addr[0].DATAIN
inst[17] => immd_num.DATAB
inst[17] => mem_addr[1].DATAIN
inst[18] => immd_num.DATAB
inst[18] => mem_addr[2].DATAIN
inst[19] => immd_num.DATAB
inst[19] => mem_addr[3].DATAIN
inst[20] => immd_num.DATAB
inst[20] => mem_addr[4].DATAIN
inst[21] => immd_num.DATAB
inst[21] => mem_addr[5].DATAIN
inst[22] => immd_num.DATAB
inst[22] => mem_addr[6].DATAIN
inst[23] => immd_num.DATAB
inst[23] => mem_addr[7].DATAIN
inst[24] => immd_num.DATAB
inst[24] => mem_addr[8].DATAIN
inst[25] => immd_num.DATAB
inst[25] => mem_addr[9].DATAIN
inst[26] => immd_num.DATAB
inst[26] => mem_addr[10].DATAIN
inst[27] => immd_num.DATAB
inst[27] => mem_addr[11].DATAIN
inst[28] => immd_num.DATAB
inst[28] => mem_addr[12].DATAIN
inst[29] => immd_num.DATAB
inst[29] => mem_addr[13].DATAIN
inst[30] => immd_num.DATAB
inst[30] => mem_addr[14].DATAIN
inst[31] => immd_num.DATAB
inst[31] => mem_addr[15].DATAIN
state_using_ALU => flag_ctrl.IN1
state_using_ALU => ALU_ctrl_sig.OUTPUTSELECT
state_using_ALU => ALU_ctrl_sig.OUTPUTSELECT
state_using_ALU => ALU_ctrl_sig.OUTPUTSELECT
state_using_ALU => ALU_ctrl_sig.OUTPUTSELECT
op_p <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
op_m <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
op_i <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
op_d <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
op_mode[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
op_mode[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
op_mode[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
op_mode[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
op_mode_code[0] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
op_mode_code[1] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
op_mode_code[2] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
op_mode_code[3] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_src[0] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_src[1] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_src[2] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_src[3] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_dst[0] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_dst[1] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_dst[2] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_dst[3] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
immd_num[0] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[1] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[2] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[3] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[4] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[5] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[6] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[7] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[8] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[9] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[10] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[11] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[12] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[13] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[14] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
immd_num[15] <= immd_num.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_ctrl_sig[0] <= ALU_ctrl_sig.DB_MAX_OUTPUT_PORT_TYPE
ALU_ctrl_sig[1] <= ALU_ctrl_sig.DB_MAX_OUTPUT_PORT_TYPE
ALU_ctrl_sig[2] <= ALU_ctrl_sig.DB_MAX_OUTPUT_PORT_TYPE
ALU_ctrl_sig[3] <= ALU_ctrl_sig.DB_MAX_OUTPUT_PORT_TYPE
flag_reg_we <= flag_ctrl.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|binary_to_7Seg:bs1
binary_value[0] => Mux0.IN19
binary_value[0] => Mux1.IN19
binary_value[0] => Mux2.IN19
binary_value[0] => Mux3.IN19
binary_value[0] => Mux4.IN19
binary_value[0] => Mux5.IN19
binary_value[0] => Mux6.IN19
binary_value[1] => Mux0.IN18
binary_value[1] => Mux1.IN18
binary_value[1] => Mux2.IN18
binary_value[1] => Mux3.IN18
binary_value[1] => Mux4.IN18
binary_value[1] => Mux5.IN18
binary_value[1] => Mux6.IN18
binary_value[2] => Mux0.IN17
binary_value[2] => Mux1.IN17
binary_value[2] => Mux2.IN17
binary_value[2] => Mux3.IN17
binary_value[2] => Mux4.IN17
binary_value[2] => Mux5.IN17
binary_value[2] => Mux6.IN17
binary_value[3] => Mux0.IN16
binary_value[3] => Mux1.IN16
binary_value[3] => Mux2.IN16
binary_value[3] => Mux3.IN16
binary_value[3] => Mux4.IN16
binary_value[3] => Mux5.IN16
binary_value[3] => Mux6.IN16
sevenSeg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|binary_to_7Seg:bs2
binary_value[0] => Mux0.IN19
binary_value[0] => Mux1.IN19
binary_value[0] => Mux2.IN19
binary_value[0] => Mux3.IN19
binary_value[0] => Mux4.IN19
binary_value[0] => Mux5.IN19
binary_value[0] => Mux6.IN19
binary_value[1] => Mux0.IN18
binary_value[1] => Mux1.IN18
binary_value[1] => Mux2.IN18
binary_value[1] => Mux3.IN18
binary_value[1] => Mux4.IN18
binary_value[1] => Mux5.IN18
binary_value[1] => Mux6.IN18
binary_value[2] => Mux0.IN17
binary_value[2] => Mux1.IN17
binary_value[2] => Mux2.IN17
binary_value[2] => Mux3.IN17
binary_value[2] => Mux4.IN17
binary_value[2] => Mux5.IN17
binary_value[2] => Mux6.IN17
binary_value[3] => Mux0.IN16
binary_value[3] => Mux1.IN16
binary_value[3] => Mux2.IN16
binary_value[3] => Mux3.IN16
binary_value[3] => Mux4.IN16
binary_value[3] => Mux5.IN16
binary_value[3] => Mux6.IN16
sevenSeg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|binary_to_7Seg:bs3
binary_value[0] => Mux0.IN19
binary_value[0] => Mux1.IN19
binary_value[0] => Mux2.IN19
binary_value[0] => Mux3.IN19
binary_value[0] => Mux4.IN19
binary_value[0] => Mux5.IN19
binary_value[0] => Mux6.IN19
binary_value[1] => Mux0.IN18
binary_value[1] => Mux1.IN18
binary_value[1] => Mux2.IN18
binary_value[1] => Mux3.IN18
binary_value[1] => Mux4.IN18
binary_value[1] => Mux5.IN18
binary_value[1] => Mux6.IN18
binary_value[2] => Mux0.IN17
binary_value[2] => Mux1.IN17
binary_value[2] => Mux2.IN17
binary_value[2] => Mux3.IN17
binary_value[2] => Mux4.IN17
binary_value[2] => Mux5.IN17
binary_value[2] => Mux6.IN17
binary_value[3] => Mux0.IN16
binary_value[3] => Mux1.IN16
binary_value[3] => Mux2.IN16
binary_value[3] => Mux3.IN16
binary_value[3] => Mux4.IN16
binary_value[3] => Mux5.IN16
binary_value[3] => Mux6.IN16
sevenSeg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|inst_device|binary_to_7Seg:bs4
binary_value[0] => Mux0.IN19
binary_value[0] => Mux1.IN19
binary_value[0] => Mux2.IN19
binary_value[0] => Mux3.IN19
binary_value[0] => Mux4.IN19
binary_value[0] => Mux5.IN19
binary_value[0] => Mux6.IN19
binary_value[1] => Mux0.IN18
binary_value[1] => Mux1.IN18
binary_value[1] => Mux2.IN18
binary_value[1] => Mux3.IN18
binary_value[1] => Mux4.IN18
binary_value[1] => Mux5.IN18
binary_value[1] => Mux6.IN18
binary_value[2] => Mux0.IN17
binary_value[2] => Mux1.IN17
binary_value[2] => Mux2.IN17
binary_value[2] => Mux3.IN17
binary_value[2] => Mux4.IN17
binary_value[2] => Mux5.IN17
binary_value[2] => Mux6.IN17
binary_value[3] => Mux0.IN16
binary_value[3] => Mux1.IN16
binary_value[3] => Mux2.IN16
binary_value[3] => Mux3.IN16
binary_value[3] => Mux4.IN16
binary_value[3] => Mux5.IN16
binary_value[3] => Mux6.IN16
sevenSeg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevenSeg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


