cocci_test_suite() {
	struct hisi_phase_clock cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 91 */[];
	struct hisi_mux_clock cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 74 */[];
	u32 cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 68 */[];
	const char *const cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 66 */[];
	const struct hisi_fixed_rate_clock cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 44 */[];
	void __exit cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 394 */;
	int __init cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 388 */;
	struct platform_driver cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 379 */;
	const struct of_device_id cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 335 */[];
	const struct hisi_crg_funcs cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 271 */;
	struct hisi_crg_dev *cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 256 */;
	void cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 254 */;
	int cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 200 */;
	struct platform_device *cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 197 */;
	struct hisi_clock_data *cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 196 */;
	const struct hisi_gate_clock cocci_id/* drivers/clk/hisilicon/crg-hi3798cv200.c 100 */[];
}
