

================================================================
== Vivado HLS Report for 'getVoltages'
================================================================
* Date:           Thu Jan  9 23:44:21 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  5001|    3|  5001|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  5000|         2|          -|          -| 1 ~ 2500 |    no    |
        +----------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_22_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: V_SIZE_read (7)  [1/1] 0.00ns
entry:0  %V_SIZE_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %V_SIZE)

ST_1: StgValue_5 (8)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (9)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (10)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (11)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (12)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str993, i32 0, i32 0, [5 x i8]* @p_str1094, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str286) nounwind

ST_1: StgValue_10 (13)  [1/1] 1.57ns  loc: modules/blockControl/blockControl.cpp:17
entry:6  br label %.preheader.i


 <State 2>: 2.52ns
ST_2: p_i (15)  [1/1] 0.00ns
.preheader.i:0  %p_i = phi i27 [ %i_V, %0 ], [ 0, %entry ]

ST_2: tmp_i (16)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:17
.preheader.i:1  %tmp_i = sext i27 %p_i to i32

ST_2: tmp_22_i (17)  [1/1] 2.52ns  loc: modules/blockControl/blockControl.cpp:17
.preheader.i:2  %tmp_22_i = icmp slt i32 %tmp_i, %V_SIZE_read

ST_2: StgValue_14 (18)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:17
.preheader.i:3  br i1 %tmp_22_i, label %0, label %"getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>.exit"

ST_2: tmp_data (22)  [1/1] 0.00ns
:2  %tmp_data = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)

ST_2: tmp (23)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:19
:3  %tmp = trunc i64 %tmp_data to i32

ST_2: tmp_4_i (25)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:19
:5  %tmp_4_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data, i32 32, i32 63)

ST_2: i_V (34)  [1/1] 2.32ns  loc: modules/blockControl/blockControl.cpp:17
:14  %i_V = add i27 4, %p_i

ST_2: StgValue_19 (37)  [1/1] 0.00ns
getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>.exit:0  ret void


 <State 3>: 3.00ns
ST_3: tmp_i_20 (20)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:17
:0  %tmp_i_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_3: StgValue_21 (21)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:18
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 0, [1 x i8]* @p_str49) nounwind

ST_3: tmp_data_0 (24)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:19
:4  %tmp_data_0 = bitcast i32 %tmp to float

ST_3: tmp_data_1 (26)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:19
:6  %tmp_data_1 = bitcast i32 %tmp_4_i to float

ST_3: tmp_data_4 (27)  [1/1] 0.00ns
:7  %tmp_data_4 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)

ST_3: tmp_1 (28)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:23
:8  %tmp_1 = trunc i64 %tmp_data_4 to i32

ST_3: tmp_data_2 (29)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:23
:9  %tmp_data_2 = bitcast i32 %tmp_1 to float

ST_3: tmp_8_i (30)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:23
:10  %tmp_8_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_4, i32 32, i32 63)

ST_3: tmp_data_3 (31)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:23
:11  %tmp_data_3 = bitcast i32 %tmp_8_i to float

ST_3: StgValue_29 (32)  [1/1] 3.00ns  loc: modules/blockControl/blockControl.cpp:27
:12  call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_data_V_data_0, float* @V_data_V_data_1, float* @V_data_V_data_2, float* @V_data_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)

ST_3: empty (33)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:28
:13  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i_20)

ST_3: StgValue_31 (35)  [1/1] 0.00ns  loc: modules/blockControl/blockControl.cpp:17
:15  br label %.preheader.i



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', modules/blockControl/blockControl.cpp:17) [15]  (1.57 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', modules/blockControl/blockControl.cpp:17) [15]  (0 ns)
	'icmp' operation ('tmp_22_i', modules/blockControl/blockControl.cpp:17) [17]  (2.52 ns)

 <State 3>: 3ns
The critical path consists of the following:
	fifo write on port 'V_data_V_data_0' (modules/blockControl/blockControl.cpp:27) [32]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
