Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/HK2_2025/SoC/Lab7_1/Lab7/ --output-directory=C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/ --report-file=bsf:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.qsys
Progress: Loading Lab7/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_ON [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_ON
Progress: Adding LCD_EN [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RW
Progress: Adding LCD_DATA [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/HK2_2025/SoC/Lab7_1/Lab7/ --output-directory=C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.html --report-file=sopcinfo:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.sopcinfo --report-file=cmp:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.cmp --report-file=qip:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/nios_sys.qip --report-file=svd --report-file=regmap:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/nios_sys.regmap --report-file=debuginfo:C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/nios_sys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys.qsys --language=VERILOG
Progress: Loading Lab7/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_ON [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_ON
Progress: Adding LCD_EN [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RW
Progress: Adding LCD_DATA [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_sys: Generating nios_sys "nios_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 10 modules, 35 connections
Info: merlin_translator_transform: After transform: 21 modules, 74 connections
Info: merlin_domain_transform: After transform: 42 modules, 199 connections
Info: merlin_router_transform: After transform: 53 modules, 238 connections
Info: merlin_network_to_switch_transform: After transform: 74 modules, 292 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 77 modules, 368 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 38 connections
Info: merlin_mm_transform: After transform: 11 modules, 38 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 42 connections
Info: reset_adaptation_transform: After transform: 15 modules, 46 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_sys_nios2_qsys_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0025_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0025_nios2_qsys_0_gen//nios_sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2025.03.16 10:01:46 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.03.16 10:01:46 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.03.16 10:01:47 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.03.16 10:01:48 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.03.16 10:01:48 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2025.03.16 10:01:49 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0: "nios_sys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_memory2_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0026_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0026_onchip_memory2_0_gen//nios_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0: "nios_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0027_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0027_jtag_uart_0_gen//nios_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0: "nios_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: LCD_ON: Starting RTL generation for module 'nios_sys_LCD_ON'
Info: LCD_ON:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_LCD_ON --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0028_LCD_ON_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0028_LCD_ON_gen//nios_sys_LCD_ON_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_ON: Done RTL generation for module 'nios_sys_LCD_ON'
Info: LCD_ON: "nios_sys" instantiated altera_avalon_pio "LCD_ON"
Info: LCD_DATA: Starting RTL generation for module 'nios_sys_LCD_DATA'
Info: LCD_DATA:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_LCD_DATA --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0029_LCD_DATA_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0029_LCD_DATA_gen//nios_sys_LCD_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_DATA: Done RTL generation for module 'nios_sys_LCD_DATA'
Info: LCD_DATA: "nios_sys" instantiated altera_avalon_pio "LCD_DATA"
Info: switch: Starting RTL generation for module 'nios_sys_switch'
Info: switch:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_switch --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0030_switch_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0163_4182777660620459697.dir/0030_switch_gen//nios_sys_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_sys_switch'
Info: switch: "nios_sys" instantiated altera_avalon_pio "switch"
Info: pipeline_bridge_swap_transform: After transform: 67 modules, 227 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 67 modules, 227 connections
Info: mm_interconnect_0: "nios_sys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_sys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_004: "mm_interconnect_0" instantiated altera_merlin_router "id_router_004"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_004"
Info: Reusing file C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/HK2_2025/SoC/Lab7_1/Lab7/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_sys: Done "nios_sys" with 27 modules, 41 files, 3071374 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
