

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_LabelSelect_hls_0'
================================================================
* Date:           Wed Mar 26 22:47:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_LabelSelect_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.159 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.300 us|  0.300 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43  |StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3  |       11|       11|  0.220 us|  0.220 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      18|    125|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43  |StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3  |        0|   0|  18|  125|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                               |                                                                          |        0|   0|  18|  125|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |in0_V_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_V_TDATA_blk_n          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  49|         10|    3|         10|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  5|   0|    5|          0|
    |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43_ap_start_reg  |  1|   0|    1|          0|
    |select_ln509_loc_fu_32                                                                           |  8|   0|    8|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            | 14|   0|   14|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |                  Source Object                 |    C Type    |
+--------------+-----+-----+--------------+------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_LabelSelect_hls_0|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_LabelSelect_hls_0|  return value|
|in0_V_TDATA   |   in|    8|          axis|                                           in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|                                           in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|                                           in0_V|       pointer|
|out_V_TDATA   |  out|    8|          axis|                                           out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|                                           out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|                                           out_V|       pointer|
+--------------+-----+-----+--------------+------------------------------------------------+--------------+

