digraph "CFG for '_Z17simple_vbo_kernelP15HIP_vector_typeIfLj4EEjjf' function" {
	label="CFG for '_Z17simple_vbo_kernelP15HIP_vector_typeIfLj4EEjjf' function";

	Node0x595bcb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = uitofp i32 %13 to float\l  %23 = uitofp i32 %1 to float\l  %24 = fdiv contract float %22, %23\l  %25 = uitofp i32 %21 to float\l  %26 = uitofp i32 %2 to float\l  %27 = fdiv contract float %25, %26\l  %28 = fmul contract float %24, 2.000000e+00\l  %29 = fadd contract float %28, -1.000000e+00\l  %30 = fmul contract float %27, 2.000000e+00\l  %31 = fadd contract float %30, -1.000000e+00\l  %32 = insertelement \<4 x float\> \<float poison, float 0xBFE19999A0000000,\l... float poison, float 1.000000e+00\>, float %29, i64 0\l  %33 = insertelement \<4 x float\> %32, float %31, i64 2\l  %34 = mul i32 %21, %1\l  %35 = add i32 %34, %13\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %36, i32 0, i32 0, i32 0\l  store \<4 x float\> %33, \<4 x float\> addrspace(1)* %37, align 16\l  ret void\l}"];
}
