
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191351                       # Simulator instruction rate (inst/s)
host_op_rate                                   242146                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273562                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376684                       # Number of bytes of host memory used
host_seconds                                 45239.37                       # Real time elapsed on the host
sim_insts                                  8656617008                       # Number of instructions simulated
sim_ops                                   10954530977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       187648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       184960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       337536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       340480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1976192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       673792                       # Number of bytes written to this memory
system.physmem.bytes_written::total            673792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1466                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2637                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2660                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5264                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5264                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       393025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14779826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15162509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33024481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     14945310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27273898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27511782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159682108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       393025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2947691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54444369                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54444369                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54444369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       393025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14779826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15162509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33024481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     14945310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27273898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27511782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214126477                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182511                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459631                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434596                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405661                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562810                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575702                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521891                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399901                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043380     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425780      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420376      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60275      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032002      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910654                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738686                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2242                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851251                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935422                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         450330                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       212352                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737062                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77434                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831035                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10577                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100800                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642322                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642322                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180682                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3313                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870721                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168868     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753592      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912556      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102158      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561080      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140079      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164493      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3930      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810051                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21088     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8580     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078996     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296484     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870721                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36859                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596704                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267075                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907580                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515147                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         362544                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760867                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264117                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162424                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659053                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428204                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544375                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541468                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596441                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448470                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422583                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524907                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412604                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237745     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633126      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555509      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105897      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412604                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810030                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920503                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2868100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102252                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319133                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745342                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2342072                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1920218                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       231858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       956571                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          911358                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          239727                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10288                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22375067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13323001                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2342072                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1151085                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2928467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         660084                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1208740                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1380865                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       230358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26936740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24008273     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317485      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          365919      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          200994      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231408      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127165      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87473      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          227341      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1370682      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26936740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078916                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448916                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22193291                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1394257                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2903896                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        422113                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380376                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2353                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16266337                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12150                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        422113                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22228827                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         366823                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       929614                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2892674                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96685                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16256153                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22815                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        45919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22595094                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75693199                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75693199                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19252502                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3342592                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4216                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264656                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1553289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21959                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188700                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16228947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15325337                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21467                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2053099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4756114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26936740                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20483805     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2591471      9.62%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1395041      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       967978      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       844008      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431286      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105190      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67440      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26936740                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3765     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14700     44.05%     55.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14904     44.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12829524     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       239479      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1875      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1416024      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838435      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15325337                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516384                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33369                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57642250                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18286444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15067059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15358706                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37990                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       278004                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19584                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        422113                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         314130                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14894                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16233198                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1553289                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844396                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       264433                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15096003                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329136                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229334                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2167312                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2112145                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            838176                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508657                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15067344                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15067059                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8954919                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23469318                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507682                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381559                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11304694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13869639                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2363707                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3783                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       233020                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26514627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20848843     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2627081      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1102302      4.16%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660109      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458245      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       295872      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154239      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123635      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244301      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26514627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11304694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13869639                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2100097                       # Number of memory references committed
system.switch_cpus1.commit.loads              1275285                       # Number of loads committed
system.switch_cpus1.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1985288                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12503711                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244301                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42503594                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32888828                       # The number of ROB writes
system.switch_cpus1.timesIdled                 344628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2741411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11304694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13869639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11304694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625295                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380910                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380910                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68087943                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20916199                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15175101                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3778                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2343676                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1921985                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       232575                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       958335                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          912620                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          240262                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10324                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22418426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13325378                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2343676                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1152882                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2930261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         659094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1133855                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1383036                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       230830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26905349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23975088     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          316613      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          368172      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          202084      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          230448      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          128025      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           87292      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          227483      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1370144      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26905349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078970                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448996                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22236441                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1319594                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2905660                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23190                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        420460                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       380194                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2348                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16269667                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11881                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        420460                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22271517                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         427775                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       792807                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2894926                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        97860                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16259922                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24085                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        46014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     22608247                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     75704601                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     75704601                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19287777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3320452                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4177                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2290                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           266078                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1552744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       844280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22290                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       186754                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16234675                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15342999                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        20890                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2029759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4692257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26905349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570258                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261258                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20442873     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2598020      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1395509      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       969113      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       845235      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       430958      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       105242      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67752      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        50647      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26905349                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3993     12.06%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14294     43.17%     55.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14827     44.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12845856     83.72%     83.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       239741      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1878      0.01%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1417442      9.24%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       838082      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15342999                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516980                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              33114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     57645346                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18268785                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15085582                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15376113                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        38434                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       275059                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        17933                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        420460                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         372448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        15873                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16238880                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1552744                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       844280                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2284                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          178                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       130800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       265107                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15113117                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1330697                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       229877                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2168547                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2115328                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            837850                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.509234                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15085856                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15085582                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8966827                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23486148                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.508306                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11325454                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13895218                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2343829                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       233706                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26484889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20807548     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2633787      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1103225      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       661200      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       459676      1.74%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       296800      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       154443      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       123661      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       244549      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26484889                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11325454                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13895218                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2104031                       # Number of memory references committed
system.switch_cpus2.commit.loads              1277684                       # Number of loads committed
system.switch_cpus2.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1988976                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12526779                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       282697                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       244549                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            42479309                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32898595                       # The number of ROB writes
system.switch_cpus2.timesIdled                 345758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2772802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11325454                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13895218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11325454                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.620482                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.620482                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381609                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381609                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68167995                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20945293                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       15179594                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2206866                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1990795                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       117320                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       831145                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          786421                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          121776                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5242                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23364361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13869847                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2206866                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       908197                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2742421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         368804                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1554780                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1342474                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       117689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27910135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.583077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.901290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        25167714     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           97400      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          200620      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           84381      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          455312      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          405680      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           77920      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          164070      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1257038      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27910135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074360                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467342                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23203648                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1717282                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2732192                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         8683                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        248325                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       194052                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16263419                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1506                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        248325                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23230142                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1507265                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       125686                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2716514                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        82198                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16253103                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         36941                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        29318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          550                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19089188                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     76541579                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     76541579                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16905824                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2183348                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1898                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          966                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           202997                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3832925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1937570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17699                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        94090                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16218666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15584933                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8996                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1264142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3039871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27910135                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558397                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353450                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     22349249     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1676778      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1371429      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       592231      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       745219      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       716004      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       406951      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        32190      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        20084      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27910135                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39453     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        303829     86.29%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8816      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9779678     62.75%     62.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       136095      0.87%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3735489     23.97%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1932739     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15584933                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525132                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             352098                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022592                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59441095                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     17485132                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15450771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15937031                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        27762                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       151074                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12606                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        248325                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1455717                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        23671                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16220587                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3832925                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1937570                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          965                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         15695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        67143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        69991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       137134                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15475063                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3722818                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       109870                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5655325                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2028542                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1932507                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521429                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15451312                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15450771                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8346279                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16454608                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520611                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507230                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12547966                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14745643                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1476863                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       119677                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27661810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533069                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355092                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     22305967     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1961172      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       917210      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       905380      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       247800      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1045590      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        78700      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        57367      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       142624      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27661810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12547966                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14745643                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5606807                       # Number of memory references committed
system.switch_cpus3.commit.loads              3681848                       # Number of loads committed
system.switch_cpus3.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1947661                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13112038                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       142624                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43741653                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32693385                       # The number of ROB writes
system.switch_cpus3.timesIdled                 509180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1768016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12547966                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14745643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12547966                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.365176                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.365176                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422801                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422801                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        76496530                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17948563                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19358907                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2342969                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1920854                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       232082                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       955225                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          911133                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          240055                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10314                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     22387312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13325767                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2342969                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1151188                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2929321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         659829                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1185282                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1381573                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       230507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26925971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23996650     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          317761      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          366649      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          200961      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          230395      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          127418      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           87034      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          227853      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1371250      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26925971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078946                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.449009                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22205113                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1371236                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2904645                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        23265                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        421708                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       380625                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2348                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16270829                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11999                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        421708                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22240684                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         374737                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       898349                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2893537                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        96952                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16260908                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         23141                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        45966                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22605857                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     75712982                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     75712982                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19264554                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3341297                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         4224                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2346                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           265152                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1553590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       844592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        22202                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       187683                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16234156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         4235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15334950                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21561                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2048964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4739897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26925971                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569523                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260556                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20467871     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2593767      9.63%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1396983      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       968982      3.60%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       843282      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       431871      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       105214      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        67504      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        50497      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26925971                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3802     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         14766     44.15%     55.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        14880     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12837217     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       239706      1.56%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1876      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1417433      9.24%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       838718      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15334950                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516708                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              33448                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002181                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     57650880                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18287527                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15074206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15368398                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        38195                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       277496                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        19271                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked          100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        421708                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         321750                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        15158                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16238422                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1553590                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       844592                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2345                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10823                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          177                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       133722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       131304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       265026                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15103415                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1329731                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       231535                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   31                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2168211                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2113933                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            838480                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508907                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15074500                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15074206                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8960712                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23478166                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507923                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381661                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11311720                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13878363                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2360255                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       233216                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26504263                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523628                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341863                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20834554     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2629410      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1103170      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       660363      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       457963      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       296090      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       154563      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       123356      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       244794      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26504263                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11311720                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13878363                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2101411                       # Number of memory references committed
system.switch_cpus4.commit.loads              1276090                       # Number of loads committed
system.switch_cpus4.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1986561                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12511560                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       282345                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       244794                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42498009                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32898968                       # The number of ROB writes
system.switch_cpus4.timesIdled                 345315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2752180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11311720                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13878363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11311720                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.623664                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.623664                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.381146                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.381146                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        68116951                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20929425                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15178270                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3780                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2296237                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1877900                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       226967                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       972389                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          907205                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          235819                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10109                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22314050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13022515                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2296237                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1143024                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2729376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         655765                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        643891                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1373742                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       228315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26111185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23381809     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          147244      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          233824      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          370240      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          155152      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          174516      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          183969      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          121288      0.46%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1343143      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26111185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077371                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438791                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22112893                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       847125                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2720648                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6948                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        423569                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       376224                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15903980                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        423569                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22144703                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         220135                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       534232                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2696057                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        92487                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15892720                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2254                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26971                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        34878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3452                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22059974                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     73926548                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     73926548                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18837027                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3222896                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4062                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2238                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           284423                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1518092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       814918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24296                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       185371                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15870028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15024939                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19171                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2000540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4459853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26111185                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575422                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267590                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19771899     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2547036      9.75%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1390930      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       948333      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       885353      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       256253      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       197402      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        67877      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        46102      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26111185                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3477     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10636     38.41%     50.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13579     49.04%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12586485     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       236943      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1820      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1389938      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       809753      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15024939                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506263                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              27692                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001843                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56207925                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17874845                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14782606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15052631                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        44907                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       274775                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        24697                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          964                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        423569                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         144948                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13484                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15874138                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1518092                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       814918                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2241                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       132782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       129078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       261860                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14811208                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1307777                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       213730                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   33                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2117144                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2084674                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            809367                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499061                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14782852                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14782606                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8643779                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22579047                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498097                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382823                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11064667                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13562484                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2311681                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       231500                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25687616                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527978                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380480                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20178545     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2669166     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1039317      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       559049      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       418987      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       233916      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       144073      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       128933      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       315630      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25687616                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11064667                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13562484                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2033538                       # Number of memory references committed
system.switch_cpus5.commit.loads              1243317                       # Number of loads committed
system.switch_cpus5.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1946772                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12220878                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       275513                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       315630                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41246073                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32171966                       # The number of ROB writes
system.switch_cpus5.timesIdled                 362022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3566966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11064667                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13562484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11064667                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.682245                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.682245                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372822                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372822                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66791715                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20492449                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14832999                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3672                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2655507                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      2211239                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       242781                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1016355                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          970559                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          284930                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        11335                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     23097571                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              14567502                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2655507                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1255489                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              3035954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         675096                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1191768                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles         2550                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1435281                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231959                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     27757987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        24722033     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          186126      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          236420      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          374281      1.35%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          155222      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          200289      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          234199      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          106652      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1542765      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     27757987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089477                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490849                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22964026                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1341245                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          3021316                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1556                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        429839                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       403737                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      17799616                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        429839                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22988026                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          74951                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1200538                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2998854                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65769                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      17689240                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9467                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        45599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     24714215                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     82256564                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     82256564                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     20670694                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         4043521                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4301                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2250                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           234147                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1653968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       865515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        10027                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       194814                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          17269432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         16564273                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16668                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2098675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4275041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     27757987                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596739                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318891                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20738781     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      3202379     11.54%     86.25% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1307953      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       734217      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       993920      3.58%     97.19% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       304763      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       300905      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       162140      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12929      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     27757987                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         114790     79.34%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         15083     10.42%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14809     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     13955788     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       226312      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         2050      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1517596      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       862527      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      16564273                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.558130                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             144682                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008735                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     61047883                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     19372527                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     16133830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      16708955                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        12353                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       310456                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11761                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        429839                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          57152                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         7299                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     17273749                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        13216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1653968                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       865515                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2251                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          6428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       143004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       136434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       279438                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     16276222                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1493319                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       288051                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2355751                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2301740                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            862432                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548424                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              16133940                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             16133830                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          9667808                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         25962643                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543627                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372374                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     12025400                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     14818195                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2455643                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         4132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       244670                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     27328148                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542232                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362166                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     21056787     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      3178548     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1152452      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       575698      2.11%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       526122      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       221426      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       218467      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       103955      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       294693      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     27328148                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     12025400                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      14818195                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2197266                       # Number of memory references committed
system.switch_cpus6.commit.loads              1343512                       # Number of loads committed
system.switch_cpus6.commit.membars               2062                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           2147892                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         13341173                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       305976                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       294693                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            44307215                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           34977530                       # The number of ROB writes
system.switch_cpus6.timesIdled                 351713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1920164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           12025400                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             14818195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     12025400                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.467955                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.467955                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.405194                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.405194                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        73238805                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       22549149                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       16466770                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          4128                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2297303                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1878818                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       226903                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       970898                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          906411                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          235826                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10061                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22312603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13026223                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2297303                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1142237                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2729633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         656198                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        639366                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1373539                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       228310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26105945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.609815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23376312     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          147299      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          233565      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          370627      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          154905      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          174987      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          183089      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          120891      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1344270      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26105945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077407                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438916                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22110155                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       843842                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2721038                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6860                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        424048                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       376364                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15907522                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        424048                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22142313                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         222715                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       524718                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2696081                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        96068                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15896749                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         3916                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         27165                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        35263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         6220                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     22065366                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     73942633                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     73942633                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18839242                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3226109                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4104                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2280                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           286968                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1517892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       815121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        24365                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       186074                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15874933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15029737                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18965                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2001536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4455428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26105945                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575721                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268034                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19766214     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2546128      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1391783      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       947735      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       885654      3.39%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       256412      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       197983      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        68024      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        46012      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26105945                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3459     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10582     38.34%     50.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13560     49.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12591564     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       236983      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1389460      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       809909      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15029737                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506424                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              27601                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001836                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     56211985                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17880792                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14787182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15057338                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        45763                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       274475                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        24811                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          958                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        424048                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         150462                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13393                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15879080                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1517892                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       815121                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2283                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       132170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       129517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       261687                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14815738                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1307931                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       213999                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2117463                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2085240                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            809532                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499214                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14787410                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14787182                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8647109                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22587148                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498251                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382833                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11065962                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13563975                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2315143                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       231461                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     25681897                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.528153                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380878                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20172661     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2669443     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1039262      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       559035      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       419166      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       233193      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       143998      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       128826      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       316313      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     25681897                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11065962                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13563975                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2033723                       # Number of memory references committed
system.switch_cpus7.commit.loads              1243413                       # Number of loads committed
system.switch_cpus7.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1946949                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12222234                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       275532                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       316313                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            41244624                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32182332                       # The number of ROB writes
system.switch_cpus7.timesIdled                 362272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3572206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11065962                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13563975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11065962                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.681931                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.681931                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372866                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372866                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        66812574                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20498750                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14837049                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3670                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747175                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.498593                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.072557                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200317                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780779                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19029026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703624286                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722653312                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19029026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703624286                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722653312                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19029026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703624286                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722653312                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455125.670116                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457665.175427                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455125.670116                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457665.175427                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455125.670116                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457665.175427                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592545590                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609204680                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592545590                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609204680                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592545590                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609204680                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383276.578266                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385816.770108                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383276.578266                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385816.770108                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383276.578266                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385816.770108                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1468                       # number of replacements
system.l21.tagsinuse                      4095.491764                       # Cycle average of tags in use
system.l21.total_refs                          371018                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5561                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.717857                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          146.638366                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.120497                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   698.824251                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3219.908651                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035800                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007354                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170611                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786111                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4649                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4650                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2637                       # number of Writeback hits
system.l21.Writeback_hits::total                 2637                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4666                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4667                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4666                       # number of overall hits
system.l21.overall_hits::total                   4667                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1467                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1429                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1467                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1429                       # number of overall misses
system.l21.overall_misses::total                 1467                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35075244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    749865694                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      784940938                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35075244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    749865694                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       784940938                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35075244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    749865694                       # number of overall miss cycles
system.l21.overall_miss_latency::total      784940938                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6078                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6117                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2637                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2637                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6095                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6134                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6095                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6134                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.235110                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239823                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.234454                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.239159                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.234454                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.239159                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 524748.561232                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 535065.397410                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 524748.561232                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 535065.397410                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 923032.736842                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 524748.561232                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 535065.397410                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 929                       # number of writebacks
system.l21.writebacks::total                      929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1467                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1429                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1467                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1429                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1467                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    647178627                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    679523658                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    647178627                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    679523658                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32345031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    647178627                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    679523658                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235110                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239823                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.239159                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.239159                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 452889.172148                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 463206.310838                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 452889.172148                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 463206.310838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 851185.026316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 452889.172148                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 463206.310838                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1503                       # number of replacements
system.l22.tagsinuse                      4095.446946                       # Cycle average of tags in use
system.l22.total_refs                          371077                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5596                       # Sample count of references to valid blocks.
system.l22.avg_refs                         66.311115                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          146.802407                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.979476                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   697.837258                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3220.827805                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.035840                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007319                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.170370                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.786335                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4694                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4695                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2651                       # number of Writeback hits
system.l22.Writeback_hits::total                 2651                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4712                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4713                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4712                       # number of overall hits
system.l22.overall_hits::total                   4713                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1467                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1503                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1467                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1503                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1467                       # number of overall misses
system.l22.overall_misses::total                 1503                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36471768                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    728684008                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      765155776                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36471768                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    728684008                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       765155776                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36471768                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    728684008                       # number of overall miss cycles
system.l22.overall_miss_latency::total      765155776                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6161                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6198                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2651                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2651                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6179                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6216                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6179                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6216                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238111                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242498                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.237417                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241795                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.237417                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241795                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1013104.666667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 496717.115201                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 509085.679308                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1013104.666667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 496717.115201                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 509085.679308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1013104.666667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 496717.115201                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 509085.679308                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 952                       # number of writebacks
system.l22.writebacks::total                      952                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1467                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1503                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1467                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1503                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1467                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1503                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33886330                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    623377203                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    657263533                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33886330                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    623377203                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    657263533                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33886330                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    623377203                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    657263533                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238111                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242498                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.237417                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241795                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.237417                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241795                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 941286.944444                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 424933.335378                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 437301.086494                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 941286.944444                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 424933.335378                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 437301.086494                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 941286.944444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 424933.335378                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 437301.086494                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3229                       # number of replacements
system.l23.tagsinuse                      4095.902632                       # Cycle average of tags in use
system.l23.total_refs                          353948                       # Total number of references to valid blocks.
system.l23.sampled_refs                          7325                       # Sample count of references to valid blocks.
system.l23.avg_refs                         48.320546                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           13.868767                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.670832                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1526.756435                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2528.606597                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006511                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.372743                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.617336                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5835                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5836                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2431                       # number of Writeback hits
system.l23.Writeback_hits::total                 2431                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5844                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5845                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5844                       # number of overall hits
system.l23.overall_hits::total                   5845                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3193                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3229                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3193                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3229                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3193                       # number of overall misses
system.l23.overall_misses::total                 3229                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38295986                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1704178352                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1742474338                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38295986                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1704178352                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1742474338                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38295986                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1704178352                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1742474338                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         9028                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               9065                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2431                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2431                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         9037                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                9074                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         9037                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               9074                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.353677                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.356205                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.353325                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.355852                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.353325                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.355852                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1063777.388889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 533723.254619                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 539632.808300                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1063777.388889                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 533723.254619                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 539632.808300                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1063777.388889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 533723.254619                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 539632.808300                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 718                       # number of writebacks
system.l23.writebacks::total                      718                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3193                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3229                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3193                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3229                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3193                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3229                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35710623                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1474779916                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1510490539                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35710623                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1474779916                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1510490539                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35710623                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1474779916                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1510490539                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.353677                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.356205                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.353325                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.355852                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.353325                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.355852                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 991961.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 461879.084247                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 467788.956024                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 991961.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 461879.084247                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 467788.956024                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 991961.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 461879.084247                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 467788.956024                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1482                       # number of replacements
system.l24.tagsinuse                      4095.450133                       # Cycle average of tags in use
system.l24.total_refs                          371043                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5575                       # Sample count of references to valid blocks.
system.l24.avg_refs                         66.554798                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          146.495797                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    29.302293                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   698.754639                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3220.897404                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.035766                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007154                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.170594                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.786352                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4667                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4668                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2644                       # number of Writeback hits
system.l24.Writeback_hits::total                 2644                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4685                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4686                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4685                       # number of overall hits
system.l24.overall_hits::total                   4686                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1445                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1481                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1445                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1481                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1445                       # number of overall misses
system.l24.overall_misses::total                 1481                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30605472                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    748897627                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      779503099                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30605472                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    748897627                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       779503099                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30605472                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    748897627                       # number of overall miss cycles
system.l24.overall_miss_latency::total      779503099                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6112                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6149                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2644                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2644                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6130                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6167                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6130                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6167                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.236420                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.240852                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.235726                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.240149                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.235726                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.240149                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       850152                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 518268.253979                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 526335.650912                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       850152                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 518268.253979                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 526335.650912                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       850152                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 518268.253979                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 526335.650912                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 943                       # number of writebacks
system.l24.writebacks::total                      943                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1445                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1481                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1445                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1481                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1445                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1481                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28019125                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    645085956                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    673105081                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28019125                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    645085956                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    673105081                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28019125                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    645085956                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    673105081                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.236420                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.240852                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.235726                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.240149                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.235726                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.240149                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 778309.027778                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 446426.267128                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 454493.640108                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 778309.027778                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 446426.267128                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 454493.640108                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 778309.027778                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 446426.267128                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 454493.640108                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2674                       # number of replacements
system.l25.tagsinuse                      4095.533431                       # Cycle average of tags in use
system.l25.total_refs                          317812                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6770                       # Sample count of references to valid blocks.
system.l25.avg_refs                         46.944165                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.895628                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    26.818262                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   966.172330                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3065.647211                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009008                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006547                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.235882                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.748449                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5395                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5396                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l25.Writeback_hits::total                 1571                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5413                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5414                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5413                       # number of overall hits
system.l25.overall_hits::total                   5414                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2637                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2673                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2637                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2673                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2637                       # number of overall misses
system.l25.overall_misses::total                 2673                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28163327                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1355236808                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1383400135                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28163327                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1355236808                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1383400135                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28163327                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1355236808                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1383400135                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         8032                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               8069                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         8050                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                8087                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         8050                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               8087                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.328312                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331268                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.327578                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330530                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.327578                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330530                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 782314.638889                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513931.288586                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 517545.879162                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 782314.638889                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513931.288586                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517545.879162                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 782314.638889                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513931.288586                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517545.879162                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 512                       # number of writebacks
system.l25.writebacks::total                      512                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2637                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2673                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2637                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2673                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2637                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2673                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25577595                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1165821268                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1191398863                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25577595                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1165821268                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1191398863                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25577595                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1165821268                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1191398863                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.328312                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331268                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.327578                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330530                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.327578                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330530                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 710488.750000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442101.353053                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 445715.998129                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 710488.750000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442101.353053                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 445715.998129                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 710488.750000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442101.353053                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 445715.998129                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           813                       # number of replacements
system.l26.tagsinuse                      4095.413688                       # Cycle average of tags in use
system.l26.total_refs                          275752                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l26.avg_refs                         56.172744                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          120.924577                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.907979                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   393.659657                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3550.921476                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007302                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.096108                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.866924                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3516                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3518                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l26.Writeback_hits::total                 1143                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3534                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3534                       # number of overall hits
system.l26.overall_hits::total                   3536                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          778                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          778                       # number of demand (read+write) misses
system.l26.demand_misses::total                   813                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          778                       # number of overall misses
system.l26.overall_misses::total                  813                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     57352708                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    370069807                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      427422515                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     57352708                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    370069807                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       427422515                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     57352708                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    370069807                       # number of overall miss cycles
system.l26.overall_miss_latency::total      427422515                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4294                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4312                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4349                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4312                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4349                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.181183                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.187716                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.180427                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.186940                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.180427                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.186940                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1638648.800000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 475668.132391                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 525734.950800                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1638648.800000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 475668.132391                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525734.950800                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1638648.800000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 475668.132391                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525734.950800                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 462                       # number of writebacks
system.l26.writebacks::total                      462                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          778                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          778                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          778                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     54838542                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    314155832                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    368994374                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     54838542                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    314155832                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    368994374                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     54838542                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    314155832                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    368994374                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.181183                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.187716                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.180427                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.186940                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.180427                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.186940                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1566815.485714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 403799.269923                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 453867.618696                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1566815.485714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 403799.269923                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 453867.618696                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1566815.485714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 403799.269923                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 453867.618696                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2696                       # number of replacements
system.l27.tagsinuse                      4095.518721                       # Cycle average of tags in use
system.l27.total_refs                          317817                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6792                       # Sample count of references to valid blocks.
system.l27.avg_refs                         46.792845                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           36.879566                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.650523                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   982.942778                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3050.045854                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009004                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006262                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.239976                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.744640                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5400                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5401                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l27.Writeback_hits::total                 1571                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5418                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5419                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5418                       # number of overall hits
system.l27.overall_hits::total                   5419                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2660                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2695                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2660                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2695                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2660                       # number of overall misses
system.l27.overall_misses::total                 2695                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     22742884                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1366378270                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1389121154                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     22742884                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1366378270                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1389121154                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     22742884                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1366378270                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1389121154                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         8060                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               8096                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         8078                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                8114                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         8078                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               8114                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.330025                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332880                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.329289                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332142                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.329289                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332142                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 649796.685714                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 513676.041353                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515443.841929                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 649796.685714                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 513676.041353                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515443.841929                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 649796.685714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 513676.041353                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515443.841929                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 519                       # number of writebacks
system.l27.writebacks::total                      519                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2660                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2695                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2660                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2695                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2660                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2695                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     20229220                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1175341625                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1195570845                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     20229220                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1175341625                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1195570845                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     20229220                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1175341625                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1195570845                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.330025                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332880                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.329289                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332142                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.329289                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332142                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 577977.714286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 441857.753759                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443625.545455                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 577977.714286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 441857.753759                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443625.545455                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 577977.714286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 441857.753759                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443625.545455                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486065                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432124                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs                   1785084                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399855                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399855                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399855                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24578021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24578021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399901                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205484                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462414                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537586                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073219                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073219                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459645                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459645                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4661723627                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4661723627                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4665471408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4665471408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4665471408                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4665471408                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480069                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480069                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480069                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480069                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228751.343393                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228751.343393                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228430.836663                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228430.836663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228430.836663                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228430.836663                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009333007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009333007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009915108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009915108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009915108                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009915108                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167635.443780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167635.443780                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167481.775788                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167481.775788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167481.775788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167481.775788                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.986300                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076048640                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065352.476008                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.986300                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049658                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822093                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1380813                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1380813                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1380813                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1380813                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1380813                       # number of overall hits
system.cpu1.icache.overall_hits::total        1380813                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48195737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48195737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48195737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48195737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48195737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48195737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1380865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1380865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1380865                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1380865                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1380865                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1380865                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 926841.096154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 926841.096154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 926841.096154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 926841.096154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35487592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35487592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35487592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35487592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 909938.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 909938.256410                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6095                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170148796                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6351                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26790.866950                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.566321                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.433679                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971404                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971404                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       820321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        820321                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1889                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1889                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791725                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791725                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791725                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20946                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21387                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4906130355                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4906130355                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    118636260                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    118636260                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5024766615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5024766615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5024766615                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5024766615                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       820762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       820762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1813112                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1813112                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1813112                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1813112                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234227.554426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234227.554426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 269016.462585                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 269016.462585                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 234944.901810                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 234944.901810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 234944.901810                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 234944.901810                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1595234                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 227890.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2637                       # number of writebacks
system.cpu1.dcache.writebacks::total             2637                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6095                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1066942519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1066942519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1068047610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1068047610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1068047610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1068047610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175541.710925                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175541.710925                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175233.406071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175233.406071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175233.406071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175233.406071                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.844975                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1076050811                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2073315.628131                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.844975                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1382984                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1382984                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1382984                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1382984                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1382984                       # number of overall hits
system.cpu2.icache.overall_hits::total        1382984                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     48245818                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48245818                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     48245818                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48245818                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     48245818                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48245818                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1383036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1383036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1383036                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1383036                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1383036                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1383036                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 927804.192308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 927804.192308                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 927804.192308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 927804.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 927804.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 927804.192308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36836533                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36836533                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36836533                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36836533                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36836533                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36836533                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 995581.972973                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 995581.972973                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 995581.972973                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 995581.972973                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 995581.972973                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 995581.972973                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6178                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170150740                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6434                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              26445.561082                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.562718                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.437282                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888917                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111083                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       971837                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         971837                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       821812                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        821812                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1940                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1940                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1893                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1793649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1793649                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1793649                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1793649                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        21085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21085                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          478                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          478                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        21563                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         21563                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        21563                       # number of overall misses
system.cpu2.dcache.overall_misses::total        21563                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4763605574                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4763605574                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    134302705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    134302705                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4897908279                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4897908279                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4897908279                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4897908279                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       992922                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       992922                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       822290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       822290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1815212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1815212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1815212                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1815212                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021235                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021235                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000581                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000581                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 225923.906758                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 225923.906758                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 280968.002092                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 280968.002092                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227144.102351                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227144.102351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227144.102351                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227144.102351                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1467786                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 183473.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2651                       # number of writebacks
system.cpu2.dcache.writebacks::total             2651                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14924                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          460                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          460                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        15384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        15384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        15384                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        15384                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6161                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6161                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6179                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6179                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1049057895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1049057895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1163322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1163322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1050221217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1050221217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1050221217                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1050221217                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003404                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003404                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 170273.964454                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 170273.964454                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64629                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64629                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 169966.210876                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 169966.210876                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 169966.210876                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 169966.210876                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               572.161723                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1108869734                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1911844.368966                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.221923                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.939799                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048433                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868493                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.916926                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1342416                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1342416                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1342416                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1342416                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1342416                       # number of overall hits
system.cpu3.icache.overall_hits::total        1342416                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54982347                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54982347                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54982347                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54982347                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54982347                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54982347                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1342474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1342474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1342474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1342474                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1342474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1342474                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 947971.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 947971.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 947971.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 947971.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 947971.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 947971.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38690848                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38690848                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38690848                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38690848                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38690848                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38690848                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1045698.594595                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1045698.594595                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1045698.594595                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1045698.594595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1045698.594595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1045698.594595                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  9037                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               440643365                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  9293                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              47416.696976                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.117209                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.882791                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434052                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565948                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3513048                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3513048                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1923030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1923030                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          943                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          938                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      5436078                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5436078                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      5436078                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5436078                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        32562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        32562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        32592                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         32592                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        32592                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32592                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8247720482                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8247720482                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2311519                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2311519                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8250032001                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8250032001                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8250032001                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8250032001                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3545610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3545610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1923060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1923060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      5468670                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5468670                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      5468670                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5468670                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009184                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005960                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005960                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005960                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005960                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 253292.810085                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 253292.810085                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77050.633333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77050.633333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 253130.584223                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 253130.584223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 253130.584223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 253130.584223                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2431                       # number of writebacks
system.cpu3.dcache.writebacks::total             2431                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        23534                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        23534                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        23555                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        23555                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        23555                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        23555                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         9028                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9028                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         9037                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9037                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         9037                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9037                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2130616908                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2130616908                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       581372                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       581372                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2131198280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2131198280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2131198280                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2131198280                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 236000.986708                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 236000.986708                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64596.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64596.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 235830.284386                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 235830.284386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 235830.284386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 235830.284386                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.168178                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1076049350                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2073312.813102                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.168178                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048346                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.820782                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1381523                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1381523                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1381523                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1381523                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1381523                       # number of overall hits
system.cpu4.icache.overall_hits::total        1381523                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     41410455                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     41410455                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     41410455                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     41410455                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     41410455                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     41410455                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1381573                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1381573                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1381573                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1381573                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1381573                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1381573                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 828209.100000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 828209.100000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 828209.100000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 828209.100000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 828209.100000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 828209.100000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30978515                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30978515                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30978515                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30978515                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30978515                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30978515                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 837257.162162                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 837257.162162                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 837257.162162                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 837257.162162                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 837257.162162                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 837257.162162                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6130                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               170149477                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6386                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26644.139837                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.567659                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.432341                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.888936                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.111064                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       971518                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         971518                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       820848                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        820848                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1963                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1963                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1890                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1890                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1792366                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1792366                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1792366                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1792366                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20977                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20977                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          421                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        21398                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         21398                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        21398                       # number of overall misses
system.cpu4.dcache.overall_misses::total        21398                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4845827099                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4845827099                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    122647413                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    122647413                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4968474512                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4968474512                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4968474512                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4968474512                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       992495                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       992495                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       821269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       821269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1890                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1890                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1813764                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1813764                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1813764                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1813764                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021136                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021136                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000513                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000513                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 231006.678696                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 231006.678696                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 291324.021378                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 291324.021378                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 232193.406487                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 232193.406487                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 232193.406487                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 232193.406487                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1151902                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 143987.750000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2644                       # number of writebacks
system.cpu4.dcache.writebacks::total             2644                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14865                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14865                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          403                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        15268                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        15268                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        15268                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        15268                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6112                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6112                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6130                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6130                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6130                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6130                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1067342549                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1067342549                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1168201                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1168201                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1068510750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1068510750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1068510750                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1068510750                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003380                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003380                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003380                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003380                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 174630.652651                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 174630.652651                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64900.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64900.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 174308.442088                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 174308.442088                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 174308.442088                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 174308.442088                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.762190                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080560164                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2050398.793169                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.762190                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049298                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834555                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1373687                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1373687                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1373687                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1373687                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1373687                       # number of overall hits
system.cpu5.icache.overall_hits::total        1373687                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41030070                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41030070                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41030070                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41030070                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41030070                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41030070                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1373742                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1373742                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1373742                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1373742                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1373742                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1373742                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 746001.272727                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 746001.272727                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 746001.272727                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 746001.272727                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 746001.272727                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 746001.272727                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28538952                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28538952                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28538952                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28538952                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28538952                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28538952                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 771323.027027                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 771323.027027                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 771323.027027                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 771323.027027                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 771323.027027                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 771323.027027                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8050                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178861687                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8306                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21534.034072                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.634583                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.365417                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893104                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106896                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       951600                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         951600                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       786400                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        786400                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2185                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2185                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1836                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1836                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1738000                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1738000                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1738000                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1738000                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20835                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20835                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          110                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20945                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20945                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20945                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20945                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4766747975                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4766747975                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8787701                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8787701                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4775535676                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4775535676                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4775535676                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4775535676                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       972435                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       972435                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       786510                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       786510                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1758945                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1758945                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1758945                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1758945                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021426                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021426                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000140                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011908                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011908                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011908                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011908                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228785.599952                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228785.599952                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79888.190909                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79888.190909                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228003.613082                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228003.613082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228003.613082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228003.613082                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu5.dcache.writebacks::total             1571                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12803                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12803                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           92                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12895                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12895                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8032                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8032                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8050                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8050                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8050                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8050                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1731833280                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1731833280                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1163922                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1163922                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1732997202                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1732997202                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1732997202                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1732997202                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008260                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008260                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004577                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004577                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004577                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004577                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 215616.693227                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 215616.693227                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64662.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64662.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 215279.155528                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 215279.155528                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 215279.155528                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 215279.155528                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.720543                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1077559243                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2190161.063008                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.720543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050834                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.780001                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1435229                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1435229                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1435229                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1435229                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1435229                       # number of overall hits
system.cpu6.icache.overall_hits::total        1435229                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     91254024                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     91254024                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     91254024                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     91254024                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     91254024                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     91254024                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1435279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1435279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1435279                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1435279                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1435279                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1435279                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1825080.480000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1825080.480000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1825080.480000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1825080.480000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1825080.480000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1825080.480000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs      1123146                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       561573                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     57773854                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57773854                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     57773854                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57773854                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     57773854                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57773854                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1561455.513514                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1561455.513514                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1561455.513514                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1561455.513514                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1561455.513514                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1561455.513514                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4312                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               160348207                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4568                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35102.497154                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   221.346878                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    34.653122                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.864636                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.135364                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1143126                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1143126                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       849483                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        849483                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2217                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2217                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         2064                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2064                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1992609                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1992609                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1992609                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1992609                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        11096                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        11096                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          103                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        11199                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         11199                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        11199                       # number of overall misses
system.cpu6.dcache.overall_misses::total        11199                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1561622583                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1561622583                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7998014                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7998014                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1569620597                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1569620597                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1569620597                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1569620597                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1154222                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1154222                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       849586                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       849586                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2003808                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2003808                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2003808                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2003808                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009613                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009613                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000121                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005589                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005589                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005589                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005589                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 140737.435382                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 140737.435382                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77650.621359                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77650.621359                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 140157.210197                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 140157.210197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 140157.210197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 140157.210197                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        14358                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        14358                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu6.dcache.writebacks::total             1143                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         6802                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         6802                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         6887                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         6887                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         6887                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         6887                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4294                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4312                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4312                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4312                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    605345657                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    605345657                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1331444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1331444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    606677101                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    606677101                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    606677101                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    606677101                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002152                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002152                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002152                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 140974.768747                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 140974.768747                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73969.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73969.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 140695.060529                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 140695.060529                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 140695.060529                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 140695.060529                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.837634                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1080559967                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2054296.515209                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.837634                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047817                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833073                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1373490                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1373490                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1373490                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1373490                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1373490                       # number of overall hits
system.cpu7.icache.overall_hits::total        1373490                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     29207314                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     29207314                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     29207314                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     29207314                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     29207314                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     29207314                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1373539                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1373539                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1373539                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1373539                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1373539                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1373539                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 596067.632653                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 596067.632653                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 596067.632653                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 596067.632653                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 596067.632653                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 596067.632653                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     23134102                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     23134102                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     23134102                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     23134102                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     23134102                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     23134102                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 642613.944444                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 642613.944444                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 642613.944444                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 642613.944444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 642613.944444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 642613.944444                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  8078                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               178860971                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8334                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              21461.599592                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.662038                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.337962                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.893211                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.106789                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       950764                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         950764                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       786490                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        786490                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2216                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2216                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1835                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1835                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1737254                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1737254                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1737254                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1737254                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20938                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20938                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          109                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21047                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21047                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21047                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21047                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4817813022                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4817813022                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8872121                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8872121                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4826685143                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4826685143                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4826685143                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4826685143                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       971702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       971702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       786599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       786599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1758301                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1758301                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1758301                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1758301                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021548                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021548                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000139                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000139                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011970                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011970                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011970                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011970                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 230099.007642                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 230099.007642                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81395.605505                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81395.605505                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 229328.889771                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 229328.889771                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 229328.889771                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 229328.889771                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu7.dcache.writebacks::total             1571                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12878                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12878                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           91                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12969                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12969                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12969                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12969                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         8060                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         8060                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         8078                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         8078                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         8078                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         8078                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1743566652                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1743566652                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1161585                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1161585                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1744728237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1744728237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1744728237                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1744728237                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216323.405955                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216323.405955                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64532.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64532.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 215985.174177                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 215985.174177                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 215985.174177                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 215985.174177                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
