xrun: 22.03-s004: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s004: Started on Sep 06, 2022 at 21:35:33 CDT
irun
	-f run.f
		+access+rwc
		-timescale 1ns/1ns
		../design/simple_mem.sv
		../tb/simple_mem_tb.sv
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Recompiling... reason: file '../design/simple_mem.sv' is newer than expected.
	expected: Tue Sep  6 21:16:24 2022
	actual:   Tue Sep  6 21:34:57 2022
file: ../design/simple_mem.sv
	module worklib.simple_mem:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mem_test
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.simple_mem:sv <0x134f865a>
			streams:   4, words:  1987
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              24      24
		Scalar wires:            4       -
		Vectored wires:          4       -
		Always blocks:           2       2
		Initial blocks:          3       3
		Pseudo assignments:      7       7
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.mem_test:sv
Loading snapshot worklib.mem_test:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> run
Asynch Memory Reset
Check Memory Reset
Memory reset successes:         32/32

Write iterator value to address of the same value
Write iterator successes:         32/32

Brute force regression
Brute force regression successes:       8192/8192

Random regression
Random regression successes:       1000/1000

Simulation complete via $finish(1) at time 369600 NS + 0
../tb/simple_mem_tb.sv:86     $finish;
xcelium> exit
TOOL:	xrun	22.03-s004: Exiting on Sep 06, 2022 at 21:35:34 CDT  (total: 00:00:01)
