# OS/VM/IO

Virtual Memory Concept

### Virtual\&Physical Memory <a href="#ycabo" id="ycabo"></a>

<figure><img src=".gitbook/assets/image (2).png" alt=""><figcaption><p>We have differnt </p></figcaption></figure>

{% code title="" overflow="wrap" lineNumbers="true" %}
```c
int main() {
return 0}
```
{% endcode %}



&#x20;

### Address Spaces <a href="#d9pkc" id="d9pkc"></a>

<figure><img src=".gitbook/assets/image (3).png" alt=""><figcaption></figcaption></figure>



### Example Computer <a href="#wyj0r" id="wyj0r"></a>

<figure><img src=".gitbook/assets/image (1) (1).png" alt=""><figcaption></figcaption></figure>

## &#x20;<a href="#onqsq" id="onqsq"></a>

## Physical Memory and Storage <a href="#onqsq" id="onqsq"></a>

### RAM <a href="#sceej" id="sceej"></a>

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866677479-cf742c79-b5cf-4354-9de9-2af0d296e946.png)

**Two Types:**

1. **Static RAM(SRAM):** Used for cache, faster than DRAM
2. **Dynamic RAM(DRAM):** Used for main memory/ frame buffers.

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866859698-b97e5b40-9318-46e3-9d5d-ae44d80b043e.png)

#### SRAM(Bistable) <a href="#bggyh" id="bggyh"></a>

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866917791-a71ae4c9-65a1-4742-a0f4-7546cb814052.png) ![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866954966-5c49a547-134e-4e9b-a45e-aa29360ca7b7.png) ![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866920671-7ec7bbe7-cb49-444f-a7c7-55ed5ac08164.png)

**SRAM:**

1. Store bits as bi-state.
2. Stable agaionst disturbance of voltage or power.

#### DRAM(Volatile) <a href="#rxqkx" id="rxqkx"></a>

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866991657-fccc8bef-5e9d-4b82-a127-683124df7f02.png)

**DRAM:**



1. Store bits as charges on the capacitor.
2. Vulnerable to disturbance of voltage.

### Disk <a href="#h6cze" id="h6cze"></a>

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696866696812-3401044f-37b3-4010-b2eb-169d20c2f35f.png)

## Memory Manager <a href="#z3mba" id="z3mba"></a>

## Paged Memory <a href="#o3qjj" id="o3qjj"></a>

## Hierarchical Page Tables <a href="#zviiz" id="zviiz"></a>

## Translation Lookaside Buffers(TLB) <a href="#m5yeg" id="m5yeg"></a>

## Full Address Translation Procedure <a href="#sc8zc" id="sc8zc"></a>

![](https://cdn.nlark.com/yuque/0/2023/jpeg/12393765/1696866359902-91295a30-d71d-436e-b448-e682585b164b.jpeg)

## VM Performance <a href="#sqol3" id="sqol3"></a>

### AWAT Analysis <a href="#l3qvs" id="l3qvs"></a>

![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696865665847-441ef5e6-ecff-465e-88f1-86e1693d8822.png) ![](https://cdn.nlark.com/yuque/0/2023/png/12393765/1696865669714-58ef3676-8148-4f3c-808c-bc2ef77342ba.png)

## I/O <a href="#xqeis" id="xqeis"></a>

### I/O Polling <a href="#hckpg" id="hckpg"></a>

### I/O Interrupts <a href="#fpexq" id="fpexq"></a>

## Direct Memory Access(DMA) <a href="#xsabt" id="xsabt"></a>

## Networking <a href="#o1ioo" id="o1ioo"></a>
