ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_enet.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c"
  20              		.section	.text.enet_default_init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	enet_default_init:
  27              	.LFB198:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \file    gd32f4xx_enet.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief   ENET driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** are permitted provided that the following conditions are met:
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        list of conditions and the following disclaimer.
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        this list of conditions and the following disclaimer in the documentation
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        and/or other materials provided with the distribution.
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        may be used to endorse or promote products derived from this software without
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****        specific prior written permission.
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 2


  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** OF SUCH DAMAGE.
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #include "gd32f4xx_enet.h"
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #if defined   (__CC_ARM)                                    /*!< ARM compiler */
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** __align(4)
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #elif defined ( __ICCARM__ )                                /*!< IAR compiler */
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #elif defined (__GNUC__)        /* GNU Compiler */
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* __CC_ARM */
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* global transmit and receive descriptors pointers */
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_txdesc;
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_rxdesc;
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* structure pointer of ptp descriptor for normal mode */
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* init structure parameters for ENET initialization */
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static enet_initpara_struct enet_initpara = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static uint32_t enet_unknow_err = 0U;
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* array of register offset for debug information get */
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static const uint16_t enet_reg_tab[] = {
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0000, 0x0004, 0x0008, 0x000C, 0x0010, 0x0014, 0x0018, 0x001C, 0x0028, 0x002C, 0x0034,
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0038, 0x003C, 0x0040, 0x0044, 0x0048, 0x004C, 0x0050, 0x0054, 0x0058, 0x005C, 0x1080,
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0100, 0x0104, 0x0108, 0x010C, 0x0110, 0x014C, 0x0150, 0x0168, 0x0194, 0x0198, 0x01C4,
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x0700, 0x0704, 0x0708, 0x070C, 0x0710, 0x0714, 0x0718, 0x071C, 0x0720, 0x0728, 0x072C,
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x1000, 0x1004, 0x1008, 0x100C, 0x1010, 0x1014, 0x1018, 0x101C, 0x1020, 0x1024, 0x1048,
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     0x104C, 0x1050, 0x1054
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 3


  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** };
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* initialize ENET peripheral with generally concerned parameters, call it by enet_init() */
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_default_init(void);
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef USE_DELAY
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* user can provide more timing precise _ENET_DELAY_ function */
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              delay_ms
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* insert a delay time */
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount);
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /* default _ENET_DELAY_ function with less precise timing */
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              enet_delay
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    deinitialize the ENET, and reset structure parameters for ENET initialization
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_deinit(void)
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the parameters which are usually less cared for initialization
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- this function must be called before enet_init(), otherwise
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 configuration will be no effect
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  option: different function option, which is related to several parameters, refer to
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FORWARD_OPTION: choose to configure the frame forward related parameters
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMABUS_OPTION: choose to configure the DMA bus mode related parameters
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_MAXBURST_OPTION: choose to configure the DMA max burst related parameters
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_ARBITRATION_OPTION: choose to configure the DMA arbitration related parameter
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        STORE_OPTION: choose to configure the store forward mode related parameters
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        DMA_OPTION: choose to configure the DMA descriptor related parameters
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        VLAN_OPTION: choose to configure vlan related parameters
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FLOWCTL_OPTION: choose to configure flow control related parameters
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HASHH_OPTION: choose to configure hash high
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HASHL_OPTION: choose to configure hash low
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        FILTER_OPTION: choose to configure frame filter related parameters
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        HALFDUPLEX_OPTION: choose to configure halfduplex mode related parameters
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TIMER_OPTION: choose to configure time counter related parameters
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        INTERFRAMEGAP_OPTION: choose to configure the inter frame gap related parameters
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  para: the related parameters according to the option
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 all the related parameters should be configured which are shown as below
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FORWARD_OPTION related parameters:
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_AUTO_PADCRC_DROP_ENABLE/ ENET_AUTO_PADCRC_DROP_DISABLE ;
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TYPEFRAME_CRC_DROP_ENABLE/ ENET_TYPEFRAME_CRC_DROP_DISABLE ;
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_ERRFRAMES_ENABLE/ ENET_FORWARD_ERRFRAMES_DISABLE ;
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE/ ENET_FORWARD_UNDERSZ_GOODFRAMES_DI
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMABUS_OPTION related parameters:
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ADDRESS_ALIGN_ENABLE/ ENET_ADDRESS_ALIGN_DISABLE ;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 4


 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FIXED_BURST_ENABLE/ ENET_FIXED_BURST_DISABLE ;
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MIXED_BURST_ENABLE/ ENET_MIXED_BURST_DISABLE ;
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_MAXBURST_OPTION related parameters:
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RXDP_1BEAT/ ENET_RXDP_2BEAT/ ENET_RXDP_4BEAT/
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_8BEAT/ ENET_RXDP_16BEAT/ ENET_RXDP_32BEAT/
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_4BEAT/ ENET_RXDP_4xPGBL_8BEAT/
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_16BEAT/ ENET_RXDP_4xPGBL_32BEAT/
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_64BEAT/ ENET_RXDP_4xPGBL_128BEAT ;
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PGBL_1BEAT/ ENET_PGBL_2BEAT/ ENET_PGBL_4BEAT/
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_8BEAT/ ENET_PGBL_16BEAT/ ENET_PGBL_32BEAT/
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_4BEAT/ ENET_PGBL_4xPGBL_8BEAT/
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_16BEAT/ ENET_PGBL_4xPGBL_32BEAT/
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_64BEAT/ ENET_PGBL_4xPGBL_128BEAT ;
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RXTX_DIFFERENT_PGBL/ ENET_RXTX_SAME_PGBL ;
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_ARBITRATION_OPTION related parameters:
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXPRIORTX
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXTX_1_1/ ENET_ARBITRATION_RXTX_2_1/
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_ARBITRATION_RXTX_3_1/ ENET_ARBITRATION_RXTX_4_1/.
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       STORE_OPTION related parameters:
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_MODE_STOREFORWARD/ ENET_RX_MODE_CUTTHROUGH ;
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_MODE_STOREFORWARD/ ENET_TX_MODE_CUTTHROUGH ;
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_THRESHOLD_64BYTES/ ENET_RX_THRESHOLD_32BYTES/
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_RX_THRESHOLD_96BYTES/ ENET_RX_THRESHOLD_128BYTES ;
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_THRESHOLD_64BYTES/ ENET_TX_THRESHOLD_128BYTES/
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_192BYTES/ ENET_TX_THRESHOLD_256BYTES/
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_40BYTES/ ENET_TX_THRESHOLD_32BYTES/
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_24BYTES/ ENET_TX_THRESHOLD_16BYTES .
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       DMA_OPTION related parameters:
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_FLUSH_RXFRAME_ENABLE/ ENET_FLUSH_RXFRAME_DISABLE ;
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_SECONDFRAME_OPT_ENABLE/ ENET_SECONDFRAME_OPT_DISABLE ;
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ENHANCED_DESCRIPTOR/ ENET_NORMAL_DESCRIPTOR .
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       VLAN_OPTION related parameters:
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_VLANTAGCOMPARISON_12BIT/ ENET_VLANTAGCOMPARISON_16BIT ;
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  MAC_VLT_VLTI(regval) .
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FLOWCTL_OPTION related parameters:
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  MAC_FCTL_PTM(regval) ;
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ZERO_QUANTA_PAUSE_ENABLE/ ENET_ZERO_QUANTA_PAUSE_DISABLE ;
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PAUSETIME_MINUS4/ ENET_PAUSETIME_MINUS28/
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PAUSETIME_MINUS144/ENET_PAUSETIME_MINUS256 ;
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT/ ENET_UNIQUE_PAUSEDETECT ;
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RX_FLOWCONTROL_ENABLE/ ENET_RX_FLOWCONTROL_DISABLE ;
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_TX_FLOWCONTROL_ENABLE/ ENET_TX_FLOWCONTROL_DISABLE ;
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_256BYTES/ ENET_ACTIVE_THRESHOLD_512BYTES ;
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_768BYTES/ ENET_ACTIVE_THRESHOLD_1024BYTES ;
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1280BYTES/ ENET_ACTIVE_THRESHOLD_1536BYTES ;
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1792BYTES ;
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_256BYTES/ ENET_DEACTIVE_THRESHOLD_512BYTES ;
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_768BYTES/ ENET_DEACTIVE_THRESHOLD_1024BYTES ;
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1280BYTES/ ENET_DEACTIVE_THRESHOLD_1536BYTES ;
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1792BYTES .
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HASHH_OPTION related parameters:
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HASHL_OPTION related parameters:
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       FILTER_OPTION related parameters:
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_SRC_FILTER_NORMAL_ENABLE/ ENET_SRC_FILTER_INVERSE_ENABLE/
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_SRC_FILTER_DISABLE ;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 5


 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEST_FILTER_INVERSE_ENABLE/ ENET_DEST_FILTER_INVERSE_DISABLE ;
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_MULTICAST_FILTER_HASH_OR_PERFECT/ ENET_MULTICAST_FILTER_HASH/
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_MULTICAST_FILTER_PERFECT/ ENET_MULTICAST_FILTER_NONE ;
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_UNICAST_FILTER_EITHER/ ENET_UNICAST_FILTER_HASH/
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_UNICAST_FILTER_PERFECT ;
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_PCFRM_PREVENT_ALL/ ENET_PCFRM_PREVENT_PAUSEFRAME/
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_PCFRM_FORWARD_ALL/ ENET_PCFRM_FORWARD_FILTERED .
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       HALFDUPLEX_OPTION related parameters:
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_CARRIERSENSE_ENABLE/ ENET_CARRIERSENSE_DISABLE ;
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RECEIVEOWN_ENABLE/ ENET_RECEIVEOWN_DISABLE ;
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_RETRYTRANSMISSION_ENABLE/ ENET_RETRYTRANSMISSION_DISABLE ;
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_BACKOFFLIMIT_10/ ENET_BACKOFFLIMIT_8/
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_BACKOFFLIMIT_4/ ENET_BACKOFFLIMIT_1 ;
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_DEFERRALCHECK_ENABLE/ ENET_DEFERRALCHECK_DISABLE .
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       TIMER_OPTION related parameters:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_WATCHDOG_ENABLE/ ENET_WATCHDOG_DISABLE ;
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_JABBER_ENABLE/ ENET_JABBER_DISABLE ;
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       INTERFRAMEGAP_OPTION related parameters:
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                       -  ENET_INTERFRAMEGAP_96BIT/ ENET_INTERFRAMEGAP_88BIT/
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_80BIT/ ENET_INTERFRAMEGAP_72BIT/
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_64BIT/ ENET_INTERFRAMEGAP_56BIT/
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_48BIT/ ENET_INTERFRAMEGAP_40BIT .
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_initpara_config(enet_option_enum option, uint32_t para)
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(option) {
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure forward_frame, and save the configuration parameters */
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FORWARD_OPTION;
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dmabus_mode, and save the configuration parameters */
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMABUS_OPTION;
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_maxburst, and save the configuration parameters */
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_MAXBURST_OPTION;
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_arbitration, and save the configuration parameters */
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_ARBITRATION_OPTION;
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure store_forward_mode, and save the configuration parameters */
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)STORE_OPTION;
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure dma_function, and save the configuration parameters */
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_OPTION;
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 6


 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifndef SELECT_DESCRIPTORS_ENHANCED_MODE
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         para &= ~ENET_ENHANCED_DESCRIPTOR;
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_function = para;
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure vlan_config, and save the configuration parameters */
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)VLAN_OPTION;
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure flow_control, and save the configuration parameters */
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FLOWCTL_OPTION;
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_high, and save the configuration parameters */
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHH_OPTION;
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_low, and save the configuration parameters */
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHL_OPTION;
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure framesfilter_mode, and save the configuration parameters */
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FILTER_OPTION;
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure halfduplex_param, and save the configuration parameters */
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HALFDUPLEX_OPTION;
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure timer_config, and save the configuration parameters */
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)TIMER_OPTION;
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* choose to configure interframegap, and save the configuration parameters */
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)INTERFRAMEGAP_OPTION;
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters and the less cared
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 parameters
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mediamode: PHY mode and mac loopback configurations, refer to enet_mediamode_enum
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_NEGOTIATION: PHY auto negotiation
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 7


 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_FULLDUPLEX: 100Mbit/s, full-duplex
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_HALFDUPLEX: 100Mbit/s, half-duplex
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_FULLDUPLEX: 10Mbit/s, full-duplex
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_HALFDUPLEX: 10Mbit/s, half-duplex
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_LOOPBACKMODE: MAC in loopback mode at the MII
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum offload function, refer to enet_mediamode_enum
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_AUTOCHECKSUM: disable IP frame checksum function
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_DROP_FAILFRAMES: enable IP frame checksum function
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES: enable IP frame checksum function, and the r
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                        with only payload error but no other errors 
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  recept: frame filter function, refer to enet_frmrecept_enum
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PROMISCUOUS_MODE: promiscuous mode enabled
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RECEIVEALL: all received frame are forwarded to application
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_PASS: the address filters pass all received broadcast frame
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_DROP: the address filters filter all incoming broadcast fra
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_en
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY interface configuration, configure SMI clock and reset PHY chip */
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == enet_phy_config()) {
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* initialize ENET peripheral with generally concerned parameters */
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_default_init();
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 1st, configure mediamode */
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     media_temp = (uint32_t)mediamode;
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)ENET_AUTO_NEGOTIATION == media_temp) {
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout = 0U;
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable auto-negotiation */
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value = PHY_AUTONEGOTIATION;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 8


 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for the PHY_AUTONEGO_COMPLETE bit be set */
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout = 0U;
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* read the result of the auto-negotiation */
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_SR, &phy_value);
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_DUPLEX_STATUS)) {
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_HALFDUPLEX;
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the communication speed of MAC following the auto-negotiation result */
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_SPEED_STATUS)) {
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_100M;
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value = (uint16_t)((media_temp & ENET_MAC_CFG_DPM) >> 3);
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* PHY configuration need some time */
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_CONFIGDELAY);
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* after configuring the PHY, use mediamode to configure registers */
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= (~(ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM | ENET_MAC_CFG_LBM));
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 2st, configure checksum */
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != ((uint32_t)checksum & ENET_CHECKSUMOFFLOAD_ENABLE)) {
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 9


 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_DMA_CTL_DTCERFD;
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 3rd, configure recept */
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= (uint32_t)recept;
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* 4th, configure different function options */
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure forward_frame related registers */
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FORWARD_OPTION)) {
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD));
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF));
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dmabus_mode related registers */
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMABUS_OPTION)) {
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_AA | ENET_DMA_BCTL_FB \
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_maxburst related registers */
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_MAXBURST_OPTION)) {
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RXDP | ENET_DMA_BCTL_PGBL | ENET_DMA_BCTL_UIP);
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_arbitration related registers */
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_ARBITRATION_OPTION)) {
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 10


 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RTPR | ENET_DMA_BCTL_DAB);
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure store_forward_mode related registers */
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)STORE_OPTION)) {
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_CTL_RSFD | ENET_DMA_CTL_TSFD | ENET_DMA_CTL_RTHC | ENET_DMA_CTL_TTH
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure dma_function related registers */
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_OPTION)) {
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF));
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= (~ENET_DMA_BCTL_DFM);
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure vlan_config related registers */
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)VLAN_OPTION)) {
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_VLT;
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_VLT_VLTI | ENET_MAC_VLT_VLTC);
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure flow_control related registers */
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FLOWCTL_OPTION)) {
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTL;
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 11


 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTH;
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD);
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure hashtable_high related registers */
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHH_OPTION)) {
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure hashtable_low related registers */
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHL_OPTION)) {
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure framesfilter_mode related registers */
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FILTER_OPTION)) {
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FRMF;
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FRMF_SAFLT | ENET_MAC_FRMF_SAIFLT | ENET_MAC_FRMF_DAIFLT \
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HUF | ENET_MAC_FRMF_PCFRM);
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure halfduplex_param related registers */
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HALFDUPLEX_OPTION)) {
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_CSD | ENET_MAC_CFG_ROD | ENET_MAC_CFG_RTD \
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure timer_config related registers */
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)TIMER_OPTION)) {
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 12


 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_WDD | ENET_MAC_CFG_JBD);
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure interframegap related registers */
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)INTERFRAMEGAP_OPTION)) {
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_MAC_CFG_IGBS;
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_state = SUCCESS;
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset all core internal registers located in CLK_TX and CLK_RX
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_software_reset(void)
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all core internal registers located in CLK_TX and CLK_RX */
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_SWR;
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait for reset operation complete */
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset operation complete */
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR)) {
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    check receive frame valid and return frame size
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     size of received frame: 0x0 - 0x3FFF
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_rxframe_size_get(void)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 13


 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get rdes0 information of current RxDMA descriptor */
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if the desciptor is owned by DMA */
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (status & ENET_RDES0_DAV)) {
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if has any error, or the frame uses two or more descriptors */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_ERRS)) ||
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FRMT) &&
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ((uint32_t)RESET) != (dma_current_rxdesc->extended_status & ENET_RDES4_IPPLDERR)) {
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_FRMT)) &&
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if CPU owns current descriptor, no error occured, the frame uses only one descriptor */
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) == (status & ENET_RDES0_DAV)) &&
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_LDES)) &&
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_FDES))) {
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the size of the received data including CRC */
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         size = GET_RDES0_FRML(status);
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         size = size - 4U;
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is a type frame, and CRC is not included in forwarding frame */
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (status & ENET_RDES0_FRMT))) 
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_unknow_err++;
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 14


 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 1U;
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return packet size */
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return size;
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in chain mode
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_descriptors_chain_init(enet_dmadirection_enum direction)
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode */
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM;
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 15


 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t) desc_tab;
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in ring mode
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_descriptors_ring_init(enet_dmadirection_enum direction)
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 16


 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    handle current received frame data to application buffer
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the received frame data
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 17


 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((((uint32_t)RESET) == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status);
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR */
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 18


 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    handle application buffer data to transmit it
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer to the frame data to be transmitted,
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should handle the data in application by himself
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 19


1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the transmit IP frame checksum offload calculation and insertion
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure, refer to enet_descripto
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum configuration
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_DISABLE: checksum insertion disabled
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_IPV4HEADER: only IP header checksum calculation and insertion are e
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_SEGMENT: TCP/UDP/ICMP checksum insertion calculated but 
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_FULL: TCP/UDP/ICMP checksum insertion fully calculated
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function enable (include MAC and DMA module)
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_enable(void)
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_enable();
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_enable();
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function disable (include MAC and DMA module)
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_disable(void)
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_disable();
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_disable();
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure MAC address
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 20


1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be set, refer to enet_macaddress_enum
1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: set MAC address 0 filter
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: set MAC address 1 filter
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: set MAC address 2 filter
1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: set MAC address 3 filter
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  paddr: the buffer pointer which stores the MAC address
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   (little-ending store, such as MAC address is aa:bb:cc:dd:ee:22, the buffer is {22
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get MAC address
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be get, refer to enet_macaddress_enum
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: get MAC address 0 filter
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: get MAC address 1 filter
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: get MAC address 2 filter
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: get MAC address 3 filter
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] paddr: the buffer pointer which is stored the MAC address
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   (little-ending store, such as mac address is aa:bb:cc:dd:ee:22, the buffer is {22
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the ENET MAC/MSC/PTP/DMA status flag
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET status flag, refer to enet_flag_enum,
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MPKR: magic packet received flag
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUFR: wakeup frame received flag
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_FLOWCONTROL: flow control status flag
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUM: WUM status flag
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSC: MSC status flag
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCR: MSC receive status flag
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCT: MSC transmit status flag
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_TMST: time stamp trigger status flag
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TSSCO: timestamp second counter overflow flag
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TTM: target time match flag
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFCE: received frames CRC error flag
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFAE: received frames alignment error flag
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RGUF: received good unicast frames flag
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFSC: transmitted good frames single collision flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 21


1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFMSC: transmitted good frames more single collision flag
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGF: transmitted good frames flag
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS: transmit status flag
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS: transmit process stopped status flag
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU: transmit buffer unavailable status flag
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT: transmit jabber timeout status flag
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO: receive overflow status flag
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU: transmit underflow status flag
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS: receive status flag
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU: receive buffer unavailable status flag
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS: receive process stopped status flag
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT: receive watchdog timeout status flag
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET: early transmit status flag
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE: fatal bus error status flag
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER: early receive status flag
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI: abnormal interrupt summary flag
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI: normal interrupt summary flag
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_DMA_ERROR: DMA error flag
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_TRANSFER_ERROR: transfer error flag
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_ACCESS_ERROR: access error flag
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_MSC: MSC status flag
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_WUM: WUM status flag
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TST: timestamp trigger status flag
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_flag_get(enet_flag_enum enet_flag)
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return RESET;
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear the ENET DMA status flag
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET DMA flag clear, refer to enet_flag_clear_enum
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS_CLR: transmit status flag clear
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS_CLR: transmit process stopped status flag clear
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU_CLR: transmit buffer unavailable status flag clear
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT_CLR: transmit jabber timeout status flag clear
1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO_CLR: receive overflow status flag clear
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU_CLR: transmit underflow status flag clear
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS_CLR: receive status flag clear
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU_CLR: receive buffer unavailable status flag clear
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS_CLR: receive process stopped status flag clear
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT_CLR: receive watchdog timeout status flag clear
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET_CLR: early transmit status flag clear
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE_CLR: fatal bus error status flag clear
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER_CLR: early receive status flag clear
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI_CLR: abnormal interrupt summary flag clear
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI_CLR: normal interrupt summary flag clear
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 22


1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flag_clear(enet_flag_clear_enum enet_flag)
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(enet_flag) = BIT(ENET_BIT_POS(enet_flag));
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET MAC/MSC/DMA interrupt
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt,, refer to enet_int_enum
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_enable(enet_int_enum enet_int)
1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET MAC/MSC/DMA interrupt
1221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt, refer to enet_int_enum
1222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 23


1229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_disable(enet_int_enum enet_int)
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get ENET MAC/MSC/DMA interrupt flag
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  int_flag: ENET interrupt flag, refer to enet_int_flag_enum
1263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_WUM: WUM status flag
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSC: MSC status flag
1266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCR: MSC receive status flag
1267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCT: MSC transmit status flag
1268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_TMST: time stamp trigger status flag
1269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFCE: received frames CRC error flag
1270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFAE: received frames alignment error flag
1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RGUF: received good unicast frames flag
1272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFSC: transmitted good frames single collision flag
1273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFMSC: transmitted good frames more single collision flag
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGF: transmitted good frames flag
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS: transmit status flag
1276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS: transmit process stopped status flag
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU: transmit buffer unavailable status flag
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT: transmit jabber timeout status flag
1279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO: receive overflow status flag
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU: transmit underflow status flag
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS: receive status flag
1282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU: receive buffer unavailable status flag
1283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS: receive process stopped status flag
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT: receive watchdog timeout status flag
1285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET: early transmit status flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 24


1286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE: fatal bus error status flag
1287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER: early receive status flag
1288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI: abnormal interrupt summary flag
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI: normal interrupt summary flag
1290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_MSC: MSC status flag
1291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_WUM: WUM status flag
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TST: timestamp trigger status flag
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
1299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
1300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return RESET;
1302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear ENET DMA interrupt flag
1307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  int_flag_clear: clear ENET interrupt flag, refer to enet_int_flag_clear_enum
1308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS_CLR: transmit status flag
1310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS_CLR: transmit process stopped status flag
1311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU_CLR: transmit buffer unavailable status flag
1312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT_CLR: transmit jabber timeout status flag
1313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO_CLR: receive overflow status flag
1314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU_CLR: transmit underflow status flag
1315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS_CLR: receive status flag
1316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU_CLR: receive buffer unavailable status flag
1317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS_CLR: receive process stopped status flag
1318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT_CLR: receive watchdog timeout status flag
1319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET_CLR: early transmit status flag
1320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE_CLR: fatal bus error status flag
1321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER_CLR: early receive status flag
1322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI_CLR: abnormal interrupt summary flag
1323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI_CLR: normal interrupt summary flag
1324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)
1328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(int_flag_clear) = BIT(ENET_BIT_POS(int_flag_clear));
1331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function enable (include MAC and DMA module)
1335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_tx_enable(void)
1340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
1342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 25


1343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
1344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function disable (include MAC and DMA module)
1348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_tx_disable(void)
1353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
1355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
1357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function enable (include MAC and DMA module)
1361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_enable(void)
1366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
1368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
1369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function disable (include MAC and DMA module)
1373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_disable(void)
1378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
1380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
1381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    put registers value into the application buffer
1385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  type: register type which will be get, refer to enet_registers_type_enum,
1386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_MAC_REG: get the registers within the offset scope between ENET_MAC_CFG and E
1388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_MSC_REG: get the registers within the offset scope between ENET_MSC_CTL and E
1389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_PTP_REG: get the registers within the offset scope between ENET_PTP_TSCTL and
1390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ALL_DMA_REG: get the registers within the offset scope between ENET_DMA_BCTL and 
1391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  num: the number of registers that the user want to get
1392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] preg: the application buffer pointer for storing the register value
1393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)
1396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
1398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     offset = (uint32_t)type;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 26


1400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
1401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
1402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* prevent element in this array is out of range */
1404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(max > limit) {
1405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
1406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(; offset < max; offset++) {
1409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
1410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *preg = REG32((ENET) + enet_reg_tab[offset]);
1411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
1412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the enet debug status from the debug register
1417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_debug: enet debug status
1418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_RECEIVER_NOT_IDLE: MAC receiver is not in idle state
1420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_ASYNCHRONOUS_FIFO_STATE: Rx asynchronous FIFO status
1421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_WRITING: RxFIFO is doing write operation
1422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_READ_STATUS: RxFIFO read operation status
1423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_STATE: RxFIFO state
1424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_NOT_IDLE: MAC transmitter is not in idle state
1425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_STATUS: status of MAC transmitter
1426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSE_CONDITION_STATUS: pause condition status
1427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_READ_STATUS: TxFIFO read operation status
1428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_WRITING: TxFIFO is doing write operation
1429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_NOT_EMPTY: TxFIFO is not empty
1430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_FULL: TxFIFO is full
1431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     value of the status users want to get
1433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_debug_status_get(uint32_t mac_debug)
1435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
1437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(mac_debug) {
1439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
1440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXAFS(ENET_MAC_DBG);
1441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
1443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFRS(ENET_MAC_DBG);
1444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
1446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFS(ENET_MAC_DBG);
1447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
1449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_SOMT(ENET_MAC_DBG);
1450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
1452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_TXFRS(ENET_MAC_DBG);
1453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != (ENET_MAC_DBG & mac_debug)) {
1456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 27


1457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
1458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
1459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return temp_state;
1461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the MAC address filter
1465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be enable, refer to enet_macaddress_enum
1466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: enable MAC address 1 filter
1467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: enable MAC address 2 filter
1468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: enable MAC address 3 filter
1469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_enable(enet_macaddress_enum mac_addr)
1473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
1475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the MAC address filter
1479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be disable, refer to enet_macaddress_enum
1480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: disable MAC address 1 filter
1482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: disable MAC address 2 filter
1483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: disable MAC address 3 filter
1484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_disable(enet_macaddress_enum mac_addr)
1488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
1490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the MAC address filter
1494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be configured, refer to enet_macaddress_enu
1495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: configure MAC address 1 filter
1497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: configure MAC address 2 filter
1498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: configure MAC address 3 filter
1499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  addr_mask: select which MAC address bytes will be mask
1500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE0: mask ENET_MAC_ADDR1L[7:0] bits
1502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE1: mask ENET_MAC_ADDR1L[15:8] bits
1503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE2: mask ENET_MAC_ADDR1L[23:16] bits
1504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE3: mask ENET_MAC_ADDR1L [31:24] bits
1505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE4: mask ENET_MAC_ADDR1H [7:0] bits
1506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE5: mask ENET_MAC_ADDR1H [15:8] bits
1507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  filter_type: select which MAC address filter type will be selected
1508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_SA: The MAC address is used to compared with the SA field of 
1510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_DA: The MAC address is used to compared with the DA field of 
1511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 28


1514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_
1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
1517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the address filter register value which is to be configured */
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = REG32(ENET_ADDRH_BASE + mac_addr);
1520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* clear and configure the address filter register */
1522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_ADDR1H_MB | ENET_MAC_ADDR1H_SAF);
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
1524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
1525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    PHY interface configuration (configure SMI clock and reset PHY chip)
1529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_config(void)
1534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
1536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
1537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
1538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* clear the previous MDC clock */
1541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
1543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the HCLK frequency */
1545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ahbclk = rcu_clock_freq_get(CK_AHB);
1546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure MDC clock according to HCLK frequency range */
1548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_RANGE(ahbclk, 20000000U, 35000000U)) {
1549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
1550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
1551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
1552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
1553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
1554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 100000000U, 150000000U)) {
1555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
1556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
1557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
1558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset PHY */
1564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_value = PHY_RESET;
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY reset need some time */
1569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     _ENET_DELAY_(ENET_DELAY_TO);
1570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 29


1571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check whether PHY reset is complete */
1572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
1574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* PHY reset complete */
1577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (phy_value & PHY_RESET)) {
1578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
1582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    write to / read from a PHY register
1586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: only one parameter can be selected which is shown as below, refer to ene
1587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_WRITE: write data to phy register
1588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_READ:  read data from phy register
1589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  phy_address: 0x0000 - 0x001F
1590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  phy_reg: 0x0000 - 0x001F
1591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pvalue: the value will be written to the PHY register in ENET_PHY_WRITE direction
1592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] pvalue: the value will be read from the PHY register in ENET_PHY_READ direction
1593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_
1596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
1598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_PHY_CTL with write/read operation */
1602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
1605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if do the write operation, write value to the register */
1607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_PHY_WRITE == direction) {
1608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
1609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* do PHY write/read operation, and wait the operation complete  */
1612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
1614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
1615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
1616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
1617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write/read operation complete */
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB)) {
1620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if do the read operation, get value from the register */
1624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_PHY_READ == direction) {
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
1626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 30


1628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
1629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the loopback function of PHY chip
1633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_enable(void)
1638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the PHY loopback mode */
1646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_phy |= PHY_LOOPBACK;
1647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return phy_state;
1652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the loopback function of PHY chip
1656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_disable(void)
1661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* disable the PHY loopback mode */
1669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_phy &= (uint16_t)~PHY_LOOPBACK;
1670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return phy_state;
1675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET forward feature
1679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 31


1685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_forward_feature_enable(uint32_t feature)
1689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
1691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
1694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
1697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET forward feature
1701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_forward_feature_disable(uint32_t feature)
1711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
1713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
1716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
1719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief      enable ENET fliter feature
1723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_fliter_feature_enable(uint32_t feature)
1736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
1738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET fliter feature
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 32


1742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_fliter_feature_disable(uint32_t feature)
1755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
1757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    generate the pause frame, ENET will send pause frame after enable transmit flow contr
1761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this function only use in full-dulex mode
1762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_pauseframe_generate(void)
1767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
1770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* in full-duplex mode, must make sure this bit is 0 before writing register */
1772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp = ENET_MAC_FCTL & ENET_MAC_FCTL_FLCBBKPA;
1773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
1774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
1775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
1778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame detect type
1782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  detect: pause frame detect type
1783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT: besides the unique multicast address, M
1785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                             use the MAC0 address to detecting pause
1786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_UNIQUE_PAUSEDETECT: only the unique multicast address for pause frame which 
1787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                            in IEEE802.3 can be detected
1788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_pauseframe_detect_config(uint32_t detect)
1792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
1794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
1795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame parameters
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 33


1799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pausetime: pause time in transmit pause control frame
1800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pause_threshold: the threshold of the pause timer for retransmitting frames automat
1801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this value must make sure to be less than configured pause time
1802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS4: pause time minus 4 slot times
1804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS28: pause time minus 28 slot times
1805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS144: pause time minus 144 slot times
1806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS256: pause time minus 256 slot times
1807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)
1811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
1813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
1814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the threshold of the flow control(deactive and active threshold)
1818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  deactive: the threshold of the deactive flow control
1819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 this value should always be less than active flow control value
1820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  active: the threshold of the active flow control
1829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)
1841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
1843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable ENET flow control feature
1847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 34


1856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_enable(uint32_t feature)
1857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
1860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
1863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable ENET flow control feature
1867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_disable(uint32_t feature)
1877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
1880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
1883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the dma transmit/receive process state
1887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of dma process which users want to check, refer to 
1888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: dma transmit process
1890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: dma receive process
1891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     state of dma process, the value range shows below:
1893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_STOPPED, ENET_RX_STATE_FETCHING, ENET_RX_STATE_WAITING,
1894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_SUSPENDED, ENET_RX_STATE_CLOSING, ENET_RX_STATE_QUEUING,
1895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_STOPPED, ENET_TX_STATE_FETCHING, ENET_TX_STATE_WAITING,
1896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_READING, ENET_TX_STATE_SUSPENDED, ENET_TX_STATE_CLOSING
1897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)
1899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
1901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
1902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
1903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    poll the DMA transmission/reception enable by writing any value to the
1907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ENET_DMA_TPEN/ENET_DMA_RPEN register, this will make the DMA to resume transmission
1908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of DMA process which users want to resume, refer to
1909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA transmit process
1911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA receive process
1912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 35


1913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dmaprocess_resume(enet_dmadirection_enum direction)
1916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
1918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
1919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
1920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
1921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    check and recover the Rx process
1926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
1929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rxprocess_check_recovery(void)
1931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
1933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get DAV information of current RxDMA descriptor */
1935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
1936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
1937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if current descriptor is owned by DMA, but the descriptor address mismatches with
1939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     receive descriptor address pointer updated by RxDMA controller */
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((ENET_DMA_CRDADDR != ((uint32_t)dma_current_rxdesc)) &&
1941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
1942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)ENET_DMA_CRDADDR;
1943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    flush the ENET transmit FIFO, and wait until the flush operation completes
1948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
1949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_txfifo_flush(void)
1953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
1955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the FTF bit for flushing transmit FIFO */
1959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_FTF;
1960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
1961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
1962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
1963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
1964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
1965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
1966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == flush_state) {
1967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
1969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 36


1970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return  enet_state;
1971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the transmit/receive address of current descriptor, or current buffer, or descrip
1975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  addr_get: choose the address which users want to get, refer to enet_desc_reg_enum
1976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_DESC_TABLE: the start address of the receive descriptor table
1978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_DESC: the start descriptor address of the current receive descrip
1979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                         the RxDMA controller
1980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_BUFFER: the current receive buffer address being read by the RxDM
1981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_DESC_TABLE: the start address of the transmit descriptor table
1982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_DESC: the start descriptor address of the current transmit descri
1983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                         the TxDMA controller
1984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_BUFFER: the current transmit buffer address being read by the TxD
1985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
1986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     address value
1987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
1988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)
1989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
1990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
1991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = REG32((ENET) + (uint32_t)addr_get);
1993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
1994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
1995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
1996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
1997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the Tx or Rx descriptor information
1998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get information
1999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  info_get: the descriptor information type which is selected, refer to enet_descstat
2000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_SIZE: receive buffer 1 size
2002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_2_SIZE: receive buffer 2 size
2003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_FRAME_LENGTH: the byte length of the received frame that was transferred t
2004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TXDESC_COLLISION_COUNT: the number of collisions occurred before the frame was tr
2005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_ADDR: the buffer1 address of the Rx frame
2006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        TXDESC_BUFFER_1_ADDR: the buffer1 address of the Tx frame
2007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     descriptor information, if value is 0xFFFFFFFFU, means the false input parameter
2009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)
2011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(info_get) {
2015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
2016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB1S(desc->control_buffer_size);
2017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
2019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB2S(desc->control_buffer_size);
2020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
2022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES0_FRML(desc->status);
2023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
2024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
2025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 37


2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (desc->status & ENET_RDES
2028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
2029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 0U;
2032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_ADDR:
2036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
2039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
2042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_TDES0_COCNT(desc->status);
2043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
2045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
2048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the number of missed frames during receiving
2052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] rxfifo_drop: pointer to the number of frames dropped by RxFIFO
2054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] rxdma_drop: pointer to the number of frames missed by the RxDMA controller
2055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)
2058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
2060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_counter = ENET_DMA_MFBOCNT;
2062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
2063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
2064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the bit flag of ENET DMA descriptor
2068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get flag
2069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DB: deferred
2072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_UFE: underflow error
2073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_EXD: excessive deferral
2074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ECO: excessive collision
2076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCO: late collision
2077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_NCA: no carrier
2078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCA: loss of carrier
2079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPPE: IP payload error
2080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_JT: jabber timeout
2082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ES: error summary
2083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPHE: IP header error
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 38


2084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTMSS: transmit timestamp status
2085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_PCERR: payload checksum error
2096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_EXSV: extended status valid
2097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_CERR: CRC error
2098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DBERR: dribble bit error
2099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RERR: receive error
2100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RWDT: receive watchdog timeout
2101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FRMT: frame type
2102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LCO: late collision
2103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_IPHERR: IP frame header error
2104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_TSV: timestamp valid
2105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LDES: last descriptor
2106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FDES: first descriptor
2107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_VTAG: VLAN tag
2108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_OERR: overflow error
2109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LERR: length error
2110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_SAFF: SA filter fail
2111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DERR: descriptor error
2112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_ERRS: error summary
2113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAFF: destination address filter fail
2114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
2117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)
2119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
2121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (desc->status & desc_flag)) {
2123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
2124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_flag;
2127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    set the bit flag of ENET DMA descriptor
2131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to set flag
2132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 39


2141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)
2150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
2152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    clear the bit flag of ENET DMA descriptor
2156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to clear flag
2157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)
2175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
2177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will immediately set
2181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)
2186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
2188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will is set after a co
2192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  delay_time: delay a time of 256*delay_time HCLK(0x00000000 - 0x000000FF)
2194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 40


2198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
2200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
2201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    drop current receive frame
2205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_rxframe_drop(void)
2210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
2217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
2218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
2219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(0U != dma_current_ptp_rxdesc->status) {
2220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
2221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* ponter to the next ptp descriptor */
2224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_
2228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable DMA feature
2250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 41


2255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dma_feature_enable(uint32_t feature)
2258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
2260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable DMA feature
2264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_dma_feature_disable(uint32_t feature)
2272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
2274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
2277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the bit of extended status flag in ENET DMA descriptor
2279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get the extended status flag
2280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_status: the extended status want to get
2281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDT: IP frame payload type
2283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPHERR: IP frame header error
2284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDERR: IP frame payload error
2285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPCKSB: IP frame checksum bypassed
2286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF4: IP frame in version 4
2287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF6: IP frame in version 6
2288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPMT: PTP message type
2289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPOEF: PTP on ethernet frame
2290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPVF: PTP version format
2291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     value of extended status
2293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)
2295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(desc_status) {
2299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RDES4_IPPLDT:
2300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_IPPLDT(desc->extended_status);
2301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RDES4_PTPMT:
2303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_PTPMT(desc->extended_status);
2304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
2305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
2306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (desc->extended_status & desc_status)) {
2307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 1U;
2308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = 0U;
2310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 42


2312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
2314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in enhanced mode
2318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_select_enhanced_mode(void)
2323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_DFM;
2325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced chain mode with ptp fun
2329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)
2337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 43


2369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configuration each descriptor */
2376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced ring mode with ptp func
2399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)
2407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
2411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
2412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 44


2426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
2443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
2444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 45


2483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
2486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t rdes0_tsv_flag;
2487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
2510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0; offset < size; offset++) {
2514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)((dma_current_rxdesc->buffer1_addr) + offs
2515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_RDES0_TSV flag to be set, the timestamp value is taken and
2524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         write to the RDES6 and RDES7 */
2525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             rdes0_tsv_flag = (dma_current_rxdesc->status & ENET_RDES0_TSV);
2527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == rdes0_tsv_flag) && (timeout < ENET_DELAY_TO));
2529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_RDES0_TSV flag */
2536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc->status &= ~ENET_RDES0_TSV;
2537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the received frame */
2538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_rxdesc->timestamp_low;
2539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_rxdesc->timestamp_high;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 46


2540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* Clear RBU flag */
2548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0;
2551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
2557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)((uint32_t)dma_current_rxdesc + ETH_DMA
2565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp
2581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0;
2583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
2584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t tdes0_ttmss_flag;
2585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0;
2586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 47


2597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0; offset < length; offset++) {
2601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer + offset))
2602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
2605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
2606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* Clear TBU and TU flag */
2617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0;
2620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->timestamp_low;
2639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->timestamp_high;
2640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
2643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
2645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
2646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
2649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
2651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)((uint32_t)dma_current_txdesc + ETH_DMA
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 48


2654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #else
2661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in normal mode
2664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
2665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_desc_select_normal_mode(void)
2669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
2671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal chain mode with PTP funct
2675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_stru
2684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 49


2711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal ring mode with PTP functi
2754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
2760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
2761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struc
2763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 50


2768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* enable receiving */
2797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
2799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc_bufsize = (uint32_t)ENET_RXBUF_SIZE;
2800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
2823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 51


2825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
2844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[]
2845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
2870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
2874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
2875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
2876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* copy timestamp value from Rx descriptor to application array */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 52


2882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[0] = dma_current_rxdesc->buffer1_addr;
2883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
2884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer1_addr = dma_current_ptp_rxdesc ->buffer1_addr ;
2886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
2887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
2894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
2897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
2902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
2904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
2905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_rxdesc->status) {
2906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
2907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
2910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc++;
2911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
2913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
2914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
2918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             use the same table with RxDMA descriptor */
2919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
2921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
2924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
2928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
2929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
2931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 53


2939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[]
2940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
2941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
2942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
2943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
2952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
2958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
2959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the frame length */
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = (length & (uint32_t)0x1FFF);
2963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
2974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
2977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
2983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
2985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
2990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
2991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
2992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->buffer1_addr;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 54


2996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
2997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer1_addr = dma_current_ptp_txdesc ->buffer1_addr ;
2999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
3000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table *
3002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* chained mode */
3003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
3004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
3005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
3006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_txdesc->status) {
3007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
3008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
3011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc++;
3012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
3014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ring mode */
3015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
3016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
3017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
3018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
3019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             use the same table with TxDMA descriptor */
3020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
3023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
3024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
3025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return SUCCESS;
3028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
3031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    wakeup frame filter register pointer reset
3034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_filter_register_pointer_reset(void)
3039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
3041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    set the remote wakeup frame registers
3045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  pdata: pointer to buffer data which is written to remote wakeup frame registers (8 
3046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_filter_config(uint32_t pdata[])
3050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
3052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 55


3053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_RWFF register */
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(num = 0U; num < ETH_WAKEUP_REGISTER_LENGTH; num++) {
3055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
3056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable wakeup management features
3061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_POWER_DOWN: power down mode
3064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_feature_enable(uint32_t feature)
3071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
3073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable wakeup management features
3077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_wum_feature_disable(uint32_t feature)
3086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
3088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset the MAC statistics counters
3092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_counters_reset(void)
3097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all counters */
3099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= ENET_MSC_CTL_CTR;
3100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the MAC statistics counter features
3104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 56


3110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_feature_enable(uint32_t feature)
3113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
3115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the MAC statistics counter features
3119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_feature_disable(uint32_t feature)
3128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
3130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure MAC statistics counters preset mode
3134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  mode: MSC counters preset mode, refer to enet_msc_preset_enum
3135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_NONE: do not preset MSC counter
3137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_HALF: preset all MSC counters to almost-half(0x7FFF FFF0) value
3138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_FULL: preset all MSC counters to almost-full(0xFFFF FFF0) value
3139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_msc_counters_preset_config(enet_msc_preset_enum mode)
3143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
3145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
3146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get MAC statistics counter
3150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  counter: MSC counters which is selected, refer to enet_msc_counter_enum
3151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_SCCNT: MSC transmitted good frames after a single collision counter
3153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_MSCCNT: MSC transmitted good frames after more than a single collisio
3154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_TGFCNT: MSC transmitted good frames counter
3155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFCECNT: MSC received frames with CRC error counter
3156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFAECNT: MSC received frames with alignment error counter
3157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RGUFCNT: MSC received good unicast frames counter
3158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     the MSC counter value
3160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)
3162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
3164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = REG32((ENET + (uint32_t)counter));
3166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 57


3167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
3168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    enable the PTP features
3172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_feature_enable(uint32_t feature)
3185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
3187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    disable the PTP features
3191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_feature_disable(uint32_t feature)
3204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
3206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the PTP timestamp function
3210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  func: the function of PTP timestamp
3211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_ORDINARY: type of ordinary clock node type for timestamp
3213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_BOUNDARY: type of boundary clock node type for timestamp
3214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_END_TO_END: type of end-to-end transparent clock node type for timestam
3215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_PEER_TO_PEER: type of peer-to-peer transparent clock node type for time
3216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADDEND_UPDATE: addend register update
3217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_UPDATE: timestamp update
3218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_INIT: timestamp initialize
3219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FINEMODE: the system timestamp uses the fine method for updating
3220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_COARSEMODE: the system timestamp uses the coarse method for updating
3221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_DIGITAL_ROLLOVER: digital rollover mode
3222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_BINARY_ROLLOVER: binary rollover mode
3223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_2: version 2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 58


3224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_1: version 1
3225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_EVENT_TYPE_MESSAGES_SNAPSHOT: only event type messages are taken snapshot
3226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_TYPE_MESSAGES_SNAPSHOT: all type messages are taken snapshot except anno
3227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                                                    management and signaling message
3228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_MASTER_NODE_MESSAGE_SNAPSHOT: snapshot is only take for master node message
3229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_SLAVE_NODE_MESSAGE_SNAPSHOT: snapshot is only taken for slave node message
3230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
3232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)
3234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
3236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
3238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(func) {
3240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
3241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_BOUNDARY:
3242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_END_TO_END:
3243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_PEER_TO_PEER:
3244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL &= ~ENET_PTP_TSCTL_CKNT;
3245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
3246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
3248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
3251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSARU;
3258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_UPDATE:
3261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* both the TMSSTU and TMSSTI bits must be read as zero before application set this bit */
3262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
3264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTU;
3271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_INIT:
3274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         do {
3276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
3277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
3278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 59


3281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTI;
3284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
3287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp_config = (uint32_t)func & (~BIT(31));
3288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
3289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
3290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
3291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL &= ~temp_config;
3292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
3293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
3294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
3295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return enet_state;
3297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure system time subsecond increment value
3301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the value will be added to the subsecond value of system time(0x00000000
3302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_subsecond_increment_config(uint32_t subsecond)
3306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
3308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    adjusting the clock frequency only in fine update mode
3312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  add: the value will be added to the accumulator register to achieve time synchroniz
3313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_addend_config(uint32_t add)
3317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
3319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize or add/subtract to second of the system time
3323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  sign: timestamp update positive or negative sign
3324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADD_TO_TIME: timestamp update value is added to system time
3326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SUBSTRACT_FROM_TIME: timestamp update value is subtracted from system ti
3327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  second: initializing or adding/subtracting to second of the system time
3328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the current subsecond of the system time
3329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 with 0.46 ns accuracy if required accuracy is 20 ns
3330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)
3334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
3336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
3337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 60


3338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the expected target time
3341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  second: the expected target second time
3342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  nanosecond: the expected target nanosecond time (signed)
3343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)
3347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
3349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
3350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    get the current system time
3354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] systime_struct: pointer to a enet_ptp_systime_struct structure which contains
3356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 parameters of PTP system time
3357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 members of the structure and the member values are shown as below:
3358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   second: 0x0 - 0xFFFF FFFF
3359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   subsecond: 0x0 - 0x7FFF FFFF
3360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                   sign: ENET_PTP_TIME_POSITIVE, ENET_PTP_TIME_NEGATIVE
3361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)
3364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
3366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get the value of sysytem time registers */
3368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_sec = (uint32_t)ENET_PTP_TSH;
3369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
3370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* get sysytem time and construct the enet_ptp_systime_struct structure */
3372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->second = temp_sec;
3373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
3374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
3375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    configure the PPS output frequency
3379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  freq: PPS output frequency
3380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1HZ: PPS output 1Hz frequency
3382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2HZ: PPS output 2Hz frequency
3383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4HZ: PPS output 4Hz frequency
3384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8HZ: PPS output 8Hz frequency
3385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16HZ: PPS output 16Hz frequency
3386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32HZ: PPS output 32Hz frequency
3387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_64HZ: PPS output 64Hz frequency
3388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_128HZ: PPS output 128Hz frequency
3389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_256HZ: PPS output 256Hz frequency
3390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_512HZ: PPS output 512Hz frequency
3391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1024HZ: PPS output 1024Hz frequency
3392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2048HZ: PPS output 2048Hz frequency
3393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4096HZ: PPS output 4096Hz frequency
3394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8192HZ: PPS output 8192Hz frequency
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 61


3395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16384HZ: PPS output 16384Hz frequency
3396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32768HZ: PPS output 32768Hz frequency
3397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_ptp_pps_output_frequency_config(uint32_t freq)
3401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
3403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    reset the ENET initpara struct, call it before using enet_initpara_config()
3407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** void enet_initpara_reset(void)
3412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
3413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
3414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
3415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
3416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
3417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
3418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
3419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
3420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
3421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
3422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
3423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
3424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
3425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
3426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
3427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
3428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
3429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters, call it by enet_init(
3432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  none
3433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \retval     none
3435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_default_init(void)
3437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
  28              		.loc 1 3437 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
3438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U;
  33              		.loc 1 3438 5 view .LVU1
  34              	.LVL0:
3439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* MAC */
3441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
3442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
  35              		.loc 1 3442 5 view .LVU2
  36              		.loc 1 3442 15 is_stmt 0 view .LVU3
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 62


  37 0000 0E4B     		ldr	r3, .L2
  38 0002 1968     		ldr	r1, [r3]
  39              	.LVL1:
3443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
  40              		.loc 1 3443 5 is_stmt 1 view .LVU4
  41              		.loc 1 3443 15 is_stmt 0 view .LVU5
  42 0004 0E4A     		ldr	r2, .L2+4
  43 0006 0A40     		ands	r2, r2, r1
  44              	.LVL2:
3444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
  45              		.loc 1 3444 5 is_stmt 1 view .LVU6
3445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
3446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_CARRIERSENSE_ENABLE | ENET_RECEIVEOWN_ENABLE \
3447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_RETRYTRANSMISSION_ENABLE | ENET_BACKOFFLIMIT_10 \
3448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_DEFERRALCHECK_DISABLE \
3449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_TYPEFRAME_CRC_DROP_DISABLE \
3450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_AUTO_PADCRC_DROP_DISABLE \
3451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_CHECKSUMOFFLOAD_DISABLE;
3452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
  46              		.loc 1 3452 5 view .LVU7
  47              		.loc 1 3452 18 is_stmt 0 view .LVU8
  48 0008 1A60     		str	r2, [r3]
3453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FRMF register */
3455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF = ENET_SRC_FILTER_DISABLE | ENET_DEST_FILTER_INVERSE_DISABLE \
  49              		.loc 1 3455 5 is_stmt 1 view .LVU9
  50              		.loc 1 3455 19 is_stmt 0 view .LVU10
  51 000a 0021     		movs	r1, #0
  52 000c 5960     		str	r1, [r3, #4]
3456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
3457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_PCFRM_PREVENT_ALL | ENET_BROADCASTFRAMES_ENABLE \
3458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                     | ENET_PROMISCUOUS_DISABLE | ENET_RX_FILTER_ENABLE;
3459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_HLH, ENET_MAC_HLL register */
3461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_HLH = 0x0U;
  53              		.loc 1 3461 5 is_stmt 1 view .LVU11
  54              		.loc 1 3461 18 is_stmt 0 view .LVU12
  55 000e 9960     		str	r1, [r3, #8]
3462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_HLL = 0x0U;
  56              		.loc 1 3463 5 is_stmt 1 view .LVU13
  57              		.loc 1 3463 18 is_stmt 0 view .LVU14
  58 0010 D960     		str	r1, [r3, #12]
3464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FCTL, ENET_MAC_FCTH register */
3466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_FCTL;
  59              		.loc 1 3466 5 is_stmt 1 view .LVU15
  60              		.loc 1 3466 15 is_stmt 0 view .LVU16
  61 0012 9A69     		ldr	r2, [r3, #24]
  62              	.LVL3:
3467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
  63              		.loc 1 3467 5 is_stmt 1 view .LVU17
  64              		.loc 1 3467 15 is_stmt 0 view .LVU18
  65 0014 22F0BE02 		bic	r2, r2, #190
  66              	.LVL4:
  67              		.loc 1 3467 15 view .LVU19
  68 0018 1204     		lsls	r2, r2, #16
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 63


  69 001a 120C     		lsrs	r2, r2, #16
  70              	.LVL5:
3468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
  71              		.loc 1 3468 5 is_stmt 1 view .LVU20
  72              		.loc 1 3468 15 is_stmt 0 view .LVU21
  73 001c 42F08002 		orr	r2, r2, #128
  74              	.LVL6:
3469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
3470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_RX_FLOWCONTROL_DISABLE | ENET_TX_FLOWCONTROL_DISABLE;
3471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL = reg_value;
  75              		.loc 1 3471 5 is_stmt 1 view .LVU22
  76              		.loc 1 3471 19 is_stmt 0 view .LVU23
  77 0020 9A61     		str	r2, [r3, #24]
3472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_VLT register */
3474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_VLT = ENET_VLANTAGCOMPARISON_16BIT | MAC_VLT_VLTI(0);
  78              		.loc 1 3474 5 is_stmt 1 view .LVU24
  79              		.loc 1 3474 18 is_stmt 0 view .LVU25
  80 0022 D961     		str	r1, [r3, #28]
3475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* DMA */
3477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_CTL register */
3478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_CTL;
  81              		.loc 1 3478 5 is_stmt 1 view .LVU26
  82              		.loc 1 3478 15 is_stmt 0 view .LVU27
  83 0024 074A     		ldr	r2, .L2+8
  84              	.LVL7:
  85              		.loc 1 3478 15 view .LVU28
  86 0026 9169     		ldr	r1, [r2, #24]
  87              	.LVL8:
3479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
  88              		.loc 1 3479 5 is_stmt 1 view .LVU29
  89              		.loc 1 3479 15 is_stmt 0 view .LVU30
  90 0028 074B     		ldr	r3, .L2+12
  91 002a 0B40     		ands	r3, r3, r1
  92              	.LVL9:
3480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
  93              		.loc 1 3480 5 is_stmt 1 view .LVU31
  94              		.loc 1 3480 15 is_stmt 0 view .LVU32
  95 002c 43F00873 		orr	r3, r3, #35651584
  96              	.LVL10:
3481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
3482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_TX_THRESHOLD_64BYTES | ENET_RX_THRESHOLD_64BYTES \
3483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_SECONDFRAME_OPT_DISABLE;
3484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL = reg_value;
  97              		.loc 1 3484 5 is_stmt 1 view .LVU33
  98              		.loc 1 3484 18 is_stmt 0 view .LVU34
  99 0030 9361     		str	r3, [r2, #24]
3485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_BCTL register */
3487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_BCTL;
 100              		.loc 1 3487 5 is_stmt 1 view .LVU35
 101              		.loc 1 3487 15 is_stmt 0 view .LVU36
 102 0032 1368     		ldr	r3, [r2]
 103              	.LVL11:
3488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 104              		.loc 1 3488 5 is_stmt 1 view .LVU37
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 64


3489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
 105              		.loc 1 3489 5 view .LVU38
3490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
3491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_FIXED_BURST_ENABLE | ENET_MIXED_BURST_DISABLE \
3492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 | ENET_NORMAL_DESCRIPTOR;
3493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL = reg_value;
 106              		.loc 1 3493 5 view .LVU39
 107              		.loc 1 3493 19 is_stmt 0 view .LVU40
 108 0034 054B     		ldr	r3, .L2+16
 109 0036 1360     		str	r3, [r2]
3494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 110              		.loc 1 3494 1 view .LVU41
 111 0038 7047     		bx	lr
 112              	.L3:
 113 003a 00BF     		.align	2
 114              	.L2:
 115 003c 00800240 		.word	1073905664
 116 0040 0F8130FD 		.word	-47152881
 117 0044 00900240 		.word	1073909760
 118 0048 233FDEF8 		.word	-119652573
 119 004c 0060C102 		.word	46227456
 120              		.cfi_endproc
 121              	.LFE198:
 123              		.section	.text.enet_delay,"ax",%progbits
 124              		.align	1
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	enet_delay:
 130              	.LVL12:
 131              	.LFB199:
3495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #ifndef USE_DELAY
3497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** /*!
3498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \brief    insert a delay time
3499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[in]  ncount: specifies the delay time length
3500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     \param[out] none
3502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** */
3503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount)
3504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** {
 132              		.loc 1 3504 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              		.loc 1 3504 1 is_stmt 0 view .LVU43
 138 0000 82B0     		sub	sp, sp, #8
 139              	.LCFI0:
 140              		.cfi_def_cfa_offset 8
3505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     __IO uint32_t delay_time = 0U;
 141              		.loc 1 3505 5 is_stmt 1 view .LVU44
 142              		.loc 1 3505 19 is_stmt 0 view .LVU45
 143 0002 0023     		movs	r3, #0
 144 0004 0193     		str	r3, [sp, #4]
3506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
3507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     for(delay_time = ncount; delay_time != 0U; delay_time--) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 65


 145              		.loc 1 3507 5 is_stmt 1 view .LVU46
 146              		.loc 1 3507 20 is_stmt 0 view .LVU47
 147 0006 0190     		str	r0, [sp, #4]
 148              		.loc 1 3507 5 view .LVU48
 149 0008 02E0     		b	.L5
 150              	.L6:
3508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 151              		.loc 1 3508 5 is_stmt 1 discriminator 3 view .LVU49
3507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 152              		.loc 1 3507 58 discriminator 3 view .LVU50
 153 000a 019B     		ldr	r3, [sp, #4]
 154 000c 013B     		subs	r3, r3, #1
 155 000e 0193     		str	r3, [sp, #4]
 156              	.L5:
3507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 157              		.loc 1 3507 41 discriminator 1 view .LVU51
 158 0010 019B     		ldr	r3, [sp, #4]
 159 0012 002B     		cmp	r3, #0
 160 0014 F9D1     		bne	.L6
3509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 161              		.loc 1 3509 1 is_stmt 0 view .LVU52
 162 0016 02B0     		add	sp, sp, #8
 163              	.LCFI1:
 164              		.cfi_def_cfa_offset 0
 165              		@ sp needed
 166 0018 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE199:
 170              		.section	.text.enet_initpara_config,"ax",%progbits
 171              		.align	1
 172              		.global	enet_initpara_config
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	enet_initpara_config:
 178              	.LVL13:
 179              	.LFB117:
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     switch(option) {
 180              		.loc 1 229 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 185              		.loc 1 230 5 view .LVU54
 186 0000 8028     		cmp	r0, #128
 187 0002 79D0     		beq	.L9
 188 0004 22D8     		bhi	.L10
 189 0006 2028     		cmp	r0, #32
 190 0008 16D8     		bhi	.L11
 191 000a 03B2     		sxth	r3, r0
 192 000c 73B3     		cbz	r3, .L8
 193 000e 0138     		subs	r0, r0, #1
 194              	.LVL14:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 195              		.loc 1 230 5 is_stmt 0 view .LVU55
 196 0010 1F28     		cmp	r0, #31
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 66


 197 0012 2BD8     		bhi	.L8
 198 0014 DFE800F0 		tbb	[pc, r0]
 199              	.LVL15:
 200              	.L14:
 201 0018 44       		.byte	(.L19-.L14)/2
 202 0019 4B       		.byte	(.L18-.L14)/2
 203 001a 2A       		.byte	(.L8-.L14)/2
 204 001b 52       		.byte	(.L17-.L14)/2
 205 001c 2A       		.byte	(.L8-.L14)/2
 206 001d 2A       		.byte	(.L8-.L14)/2
 207 001e 2A       		.byte	(.L8-.L14)/2
 208 001f 59       		.byte	(.L16-.L14)/2
 209 0020 2A       		.byte	(.L8-.L14)/2
 210 0021 2A       		.byte	(.L8-.L14)/2
 211 0022 2A       		.byte	(.L8-.L14)/2
 212 0023 2A       		.byte	(.L8-.L14)/2
 213 0024 2A       		.byte	(.L8-.L14)/2
 214 0025 2A       		.byte	(.L8-.L14)/2
 215 0026 2A       		.byte	(.L8-.L14)/2
 216 0027 60       		.byte	(.L15-.L14)/2
 217 0028 2A       		.byte	(.L8-.L14)/2
 218 0029 2A       		.byte	(.L8-.L14)/2
 219 002a 2A       		.byte	(.L8-.L14)/2
 220 002b 2A       		.byte	(.L8-.L14)/2
 221 002c 2A       		.byte	(.L8-.L14)/2
 222 002d 2A       		.byte	(.L8-.L14)/2
 223 002e 2A       		.byte	(.L8-.L14)/2
 224 002f 2A       		.byte	(.L8-.L14)/2
 225 0030 2A       		.byte	(.L8-.L14)/2
 226 0031 2A       		.byte	(.L8-.L14)/2
 227 0032 2A       		.byte	(.L8-.L14)/2
 228 0033 2A       		.byte	(.L8-.L14)/2
 229 0034 2A       		.byte	(.L8-.L14)/2
 230 0035 2A       		.byte	(.L8-.L14)/2
 231 0036 2A       		.byte	(.L8-.L14)/2
 232 0037 67       		.byte	(.L13-.L14)/2
 233              		.p2align 1
 234              	.L11:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 235              		.loc 1 230 5 view .LVU56
 236 0038 4028     		cmp	r0, #64
 237 003a 06D1     		bne	.L29
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 238              		.loc 1 268 9 is_stmt 1 view .LVU57
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 239              		.loc 1 268 22 is_stmt 0 view .LVU58
 240 003c 3C4B     		ldr	r3, .L34
 241 003e 1A68     		ldr	r2, [r3]
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 242              		.loc 1 268 37 view .LVU59
 243 0040 42F04002 		orr	r2, r2, #64
 244 0044 1A60     		str	r2, [r3]
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 245              		.loc 1 269 9 is_stmt 1 view .LVU60
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 246              		.loc 1 269 35 is_stmt 0 view .LVU61
 247 0046 D961     		str	r1, [r3, #28]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 67


 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 248              		.loc 1 270 9 is_stmt 1 view .LVU62
 249 0048 7047     		bx	lr
 250              	.L29:
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 251              		.loc 1 270 9 is_stmt 0 view .LVU63
 252 004a 7047     		bx	lr
 253              	.L10:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 254              		.loc 1 230 5 view .LVU64
 255 004c B0F5006F 		cmp	r0, #2048
 256 0050 60D0     		beq	.L21
 257 0052 0CD9     		bls	.L30
 258 0054 B0F5805F 		cmp	r0, #4096
 259 0058 63D0     		beq	.L26
 260 005a B0F5005F 		cmp	r0, #8192
 261 005e 1ED1     		bne	.L31
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 262              		.loc 1 303 9 is_stmt 1 view .LVU65
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 263              		.loc 1 303 22 is_stmt 0 view .LVU66
 264 0060 334B     		ldr	r3, .L34
 265 0062 1A68     		ldr	r2, [r3]
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 266              		.loc 1 303 37 view .LVU67
 267 0064 42F40052 		orr	r2, r2, #8192
 268 0068 1A60     		str	r2, [r3]
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 269              		.loc 1 304 9 is_stmt 1 view .LVU68
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 270              		.loc 1 304 37 is_stmt 0 view .LVU69
 271 006a 9963     		str	r1, [r3, #56]
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 272              		.loc 1 305 9 is_stmt 1 view .LVU70
 273              	.LVL16:
 274              	.L8:
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 275              		.loc 1 309 1 is_stmt 0 view .LVU71
 276 006c 7047     		bx	lr
 277              	.LVL17:
 278              	.L30:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 279              		.loc 1 230 5 view .LVU72
 280 006e B0F5007F 		cmp	r0, #512
 281 0072 48D0     		beq	.L23
 282 0074 B0F5806F 		cmp	r0, #1024
 283 0078 06D1     		bne	.L32
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 284              		.loc 1 288 9 is_stmt 1 view .LVU73
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 285              		.loc 1 288 22 is_stmt 0 view .LVU74
 286 007a 2D4B     		ldr	r3, .L34
 287 007c 1A68     		ldr	r2, [r3]
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 288              		.loc 1 288 37 view .LVU75
 289 007e 42F48062 		orr	r2, r2, #1024
 290 0082 1A60     		str	r2, [r3]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 68


 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 291              		.loc 1 289 9 is_stmt 1 view .LVU76
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 292              		.loc 1 289 41 is_stmt 0 view .LVU77
 293 0084 D962     		str	r1, [r3, #44]
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 294              		.loc 1 290 9 is_stmt 1 view .LVU78
 295 0086 7047     		bx	lr
 296              	.L32:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 297              		.loc 1 230 5 is_stmt 0 view .LVU79
 298 0088 B0F5807F 		cmp	r0, #256
 299 008c 06D1     		bne	.L33
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 300              		.loc 1 278 9 is_stmt 1 view .LVU80
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 301              		.loc 1 278 22 is_stmt 0 view .LVU81
 302 008e 284B     		ldr	r3, .L34
 303 0090 1A68     		ldr	r2, [r3]
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 304              		.loc 1 278 37 view .LVU82
 305 0092 42F48072 		orr	r2, r2, #256
 306 0096 1A60     		str	r2, [r3]
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 307              		.loc 1 279 9 is_stmt 1 view .LVU83
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 308              		.loc 1 279 38 is_stmt 0 view .LVU84
 309 0098 5962     		str	r1, [r3, #36]
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 310              		.loc 1 280 9 is_stmt 1 view .LVU85
 311 009a 7047     		bx	lr
 312              	.L33:
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 313              		.loc 1 280 9 is_stmt 0 view .LVU86
 314 009c 7047     		bx	lr
 315              	.L31:
 316 009e 7047     		bx	lr
 317              	.LVL18:
 318              	.L19:
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 319              		.loc 1 233 9 is_stmt 1 view .LVU87
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 320              		.loc 1 233 22 is_stmt 0 view .LVU88
 321 00a0 234B     		ldr	r3, .L34
 322 00a2 1A68     		ldr	r2, [r3]
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 323              		.loc 1 233 37 view .LVU89
 324 00a4 42F00102 		orr	r2, r2, #1
 325 00a8 1A60     		str	r2, [r3]
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 326              		.loc 1 234 9 is_stmt 1 view .LVU90
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 327              		.loc 1 234 37 is_stmt 0 view .LVU91
 328 00aa 5960     		str	r1, [r3, #4]
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 329              		.loc 1 235 9 is_stmt 1 view .LVU92
 330 00ac 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 69


 331              	.L18:
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 332              		.loc 1 238 9 view .LVU93
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 333              		.loc 1 238 22 is_stmt 0 view .LVU94
 334 00ae 204B     		ldr	r3, .L34
 335 00b0 1A68     		ldr	r2, [r3]
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 336              		.loc 1 238 37 view .LVU95
 337 00b2 42F00202 		orr	r2, r2, #2
 338 00b6 1A60     		str	r2, [r3]
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 339              		.loc 1 239 9 is_stmt 1 view .LVU96
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 340              		.loc 1 239 35 is_stmt 0 view .LVU97
 341 00b8 9960     		str	r1, [r3, #8]
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 342              		.loc 1 240 9 is_stmt 1 view .LVU98
 343 00ba 7047     		bx	lr
 344              	.L17:
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 345              		.loc 1 243 9 view .LVU99
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 346              		.loc 1 243 22 is_stmt 0 view .LVU100
 347 00bc 1C4B     		ldr	r3, .L34
 348 00be 1A68     		ldr	r2, [r3]
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 349              		.loc 1 243 37 view .LVU101
 350 00c0 42F00402 		orr	r2, r2, #4
 351 00c4 1A60     		str	r2, [r3]
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 352              		.loc 1 244 9 is_stmt 1 view .LVU102
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 353              		.loc 1 244 36 is_stmt 0 view .LVU103
 354 00c6 D960     		str	r1, [r3, #12]
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 355              		.loc 1 245 9 is_stmt 1 view .LVU104
 356 00c8 7047     		bx	lr
 357              	.L16:
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 358              		.loc 1 248 9 view .LVU105
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 359              		.loc 1 248 22 is_stmt 0 view .LVU106
 360 00ca 194B     		ldr	r3, .L34
 361 00cc 1A68     		ldr	r2, [r3]
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 362              		.loc 1 248 37 view .LVU107
 363 00ce 42F00802 		orr	r2, r2, #8
 364 00d2 1A60     		str	r2, [r3]
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 365              		.loc 1 249 9 is_stmt 1 view .LVU108
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 366              		.loc 1 249 39 is_stmt 0 view .LVU109
 367 00d4 1961     		str	r1, [r3, #16]
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 368              		.loc 1 250 9 is_stmt 1 view .LVU110
 369 00d6 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 70


 370              	.L15:
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 371              		.loc 1 253 9 view .LVU111
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 372              		.loc 1 253 22 is_stmt 0 view .LVU112
 373 00d8 154B     		ldr	r3, .L34
 374 00da 1A68     		ldr	r2, [r3]
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 375              		.loc 1 253 37 view .LVU113
 376 00dc 42F01002 		orr	r2, r2, #16
 377 00e0 1A60     		str	r2, [r3]
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 378              		.loc 1 254 9 is_stmt 1 view .LVU114
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 379              		.loc 1 254 42 is_stmt 0 view .LVU115
 380 00e2 5961     		str	r1, [r3, #20]
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 381              		.loc 1 255 9 is_stmt 1 view .LVU116
 382 00e4 7047     		bx	lr
 383              	.L13:
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 384              		.loc 1 258 9 view .LVU117
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 385              		.loc 1 258 22 is_stmt 0 view .LVU118
 386 00e6 124B     		ldr	r3, .L34
 387 00e8 1A68     		ldr	r2, [r3]
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 388              		.loc 1 258 37 view .LVU119
 389 00ea 42F02002 		orr	r2, r2, #32
 390 00ee 1A60     		str	r2, [r3]
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 391              		.loc 1 261 9 is_stmt 1 view .LVU120
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 392              		.loc 1 261 14 is_stmt 0 view .LVU121
 393 00f0 21F08001 		bic	r1, r1, #128
 394              	.LVL19:
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 395              		.loc 1 264 9 is_stmt 1 view .LVU122
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 396              		.loc 1 264 36 is_stmt 0 view .LVU123
 397 00f4 9961     		str	r1, [r3, #24]
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 398              		.loc 1 265 9 is_stmt 1 view .LVU124
 399 00f6 7047     		bx	lr
 400              	.LVL20:
 401              	.L9:
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 402              		.loc 1 273 9 view .LVU125
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 403              		.loc 1 273 22 is_stmt 0 view .LVU126
 404 00f8 0D4B     		ldr	r3, .L34
 405 00fa 1A68     		ldr	r2, [r3]
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 406              		.loc 1 273 37 view .LVU127
 407 00fc 42F08002 		orr	r2, r2, #128
 408 0100 1A60     		str	r2, [r3]
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 71


 409              		.loc 1 274 9 is_stmt 1 view .LVU128
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 410              		.loc 1 274 36 is_stmt 0 view .LVU129
 411 0102 1962     		str	r1, [r3, #32]
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 412              		.loc 1 275 9 is_stmt 1 view .LVU130
 413 0104 7047     		bx	lr
 414              	.L23:
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 415              		.loc 1 283 9 view .LVU131
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 416              		.loc 1 283 22 is_stmt 0 view .LVU132
 417 0106 0A4B     		ldr	r3, .L34
 418 0108 1A68     		ldr	r2, [r3]
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 419              		.loc 1 283 37 view .LVU133
 420 010a 42F40072 		orr	r2, r2, #512
 421 010e 1A60     		str	r2, [r3]
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 422              		.loc 1 284 9 is_stmt 1 view .LVU134
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 423              		.loc 1 284 37 is_stmt 0 view .LVU135
 424 0110 9962     		str	r1, [r3, #40]
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 425              		.loc 1 285 9 is_stmt 1 view .LVU136
 426 0112 7047     		bx	lr
 427              	.L21:
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 428              		.loc 1 293 9 view .LVU137
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 429              		.loc 1 293 22 is_stmt 0 view .LVU138
 430 0114 064B     		ldr	r3, .L34
 431 0116 1A68     		ldr	r2, [r3]
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 432              		.loc 1 293 37 view .LVU139
 433 0118 42F40062 		orr	r2, r2, #2048
 434 011c 1A60     		str	r2, [r3]
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 435              		.loc 1 294 9 is_stmt 1 view .LVU140
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 436              		.loc 1 294 40 is_stmt 0 view .LVU141
 437 011e 1963     		str	r1, [r3, #48]
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 438              		.loc 1 295 9 is_stmt 1 view .LVU142
 439 0120 7047     		bx	lr
 440              	.L26:
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 441              		.loc 1 298 9 view .LVU143
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 442              		.loc 1 298 22 is_stmt 0 view .LVU144
 443 0122 034B     		ldr	r3, .L34
 444 0124 1A68     		ldr	r2, [r3]
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 445              		.loc 1 298 37 view .LVU145
 446 0126 42F48052 		orr	r2, r2, #4096
 447 012a 1A60     		str	r2, [r3]
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 72


 448              		.loc 1 299 9 is_stmt 1 view .LVU146
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 449              		.loc 1 299 36 is_stmt 0 view .LVU147
 450 012c 5963     		str	r1, [r3, #52]
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 451              		.loc 1 300 9 is_stmt 1 view .LVU148
 452 012e 7047     		bx	lr
 453              	.L35:
 454              		.align	2
 455              	.L34:
 456 0130 00000000 		.word	enet_initpara
 457              		.cfi_endproc
 458              	.LFE117:
 460              		.section	.text.enet_software_reset,"ax",%progbits
 461              		.align	1
 462              		.global	enet_software_reset
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	enet_software_reset:
 468              	.LFB119:
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 469              		.loc 1 630 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 474              		.loc 1 631 5 view .LVU150
 475              	.LVL21:
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 476              		.loc 1 632 5 view .LVU151
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 477              		.loc 1 633 5 view .LVU152
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 478              		.loc 1 636 5 view .LVU153
 479 0000 0B4A     		ldr	r2, .L41
 480 0002 1368     		ldr	r3, [r2]
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 481              		.loc 1 636 19 is_stmt 0 view .LVU154
 482 0004 43F00103 		orr	r3, r3, #1
 483 0008 1360     		str	r3, [r2]
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 484              		.loc 1 631 14 view .LVU155
 485 000a 0023     		movs	r3, #0
 486              	.LVL22:
 487              	.L38:
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 488              		.loc 1 639 5 is_stmt 1 discriminator 2 view .LVU156
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 489              		.loc 1 640 9 discriminator 2 view .LVU157
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 490              		.loc 1 640 21 is_stmt 0 discriminator 2 view .LVU158
 491 000c 084A     		ldr	r2, .L41
 492 000e 1268     		ldr	r2, [r2]
 493              	.LVL23:
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 73


 494              		.loc 1 641 9 is_stmt 1 discriminator 2 view .LVU159
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 495              		.loc 1 641 16 is_stmt 0 discriminator 2 view .LVU160
 496 0010 0133     		adds	r3, r3, #1
 497              	.LVL24:
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 498              		.loc 1 642 33 is_stmt 1 discriminator 2 view .LVU161
 499 0012 12F0010F 		tst	r2, #1
 500 0016 02D0     		beq	.L37
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 501              		.loc 1 642 33 is_stmt 0 discriminator 1 view .LVU162
 502 0018 064A     		ldr	r2, .L41+4
 503              	.LVL25:
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 504              		.loc 1 642 33 discriminator 1 view .LVU163
 505 001a 9342     		cmp	r3, r2
 506 001c F6D1     		bne	.L38
 507              	.L37:
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 508              		.loc 1 645 5 is_stmt 1 view .LVU164
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 509              		.loc 1 645 18 is_stmt 0 view .LVU165
 510 001e 044B     		ldr	r3, .L41
 511              	.LVL26:
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 512              		.loc 1 645 18 view .LVU166
 513 0020 1B68     		ldr	r3, [r3]
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 514              		.loc 1 645 7 view .LVU167
 515 0022 13F0010F 		tst	r3, #1
 516 0026 01D0     		beq	.L40
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 517              		.loc 1 632 15 view .LVU168
 518 0028 0020     		movs	r0, #0
 519 002a 7047     		bx	lr
 520              	.L40:
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 521              		.loc 1 646 20 view .LVU169
 522 002c 0120     		movs	r0, #1
 523              	.LVL27:
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 524              		.loc 1 649 5 is_stmt 1 view .LVU170
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 525              		.loc 1 650 1 is_stmt 0 view .LVU171
 526 002e 7047     		bx	lr
 527              	.L42:
 528              		.align	2
 529              	.L41:
 530 0030 00900240 		.word	1073909760
 531 0034 FFFF0400 		.word	327679
 532              		.cfi_endproc
 533              	.LFE119:
 535              		.section	.text.enet_descriptors_chain_init,"ax",%progbits
 536              		.align	1
 537              		.global	enet_descriptors_chain_init
 538              		.syntax unified
 539              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 74


 540              		.thumb_func
 542              	enet_descriptors_chain_init:
 543              	.LVL28:
 544              	.LFB121:
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 545              		.loc 1 734 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 550              		.loc 1 734 1 is_stmt 0 view .LVU173
 551 0000 70B4     		push	{r4, r5, r6}
 552              	.LCFI2:
 553              		.cfi_def_cfa_offset 12
 554              		.cfi_offset 4, -12
 555              		.cfi_offset 5, -8
 556              		.cfi_offset 6, -4
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 557              		.loc 1 735 5 is_stmt 1 view .LVU174
 558              	.LVL29:
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 559              		.loc 1 736 5 view .LVU175
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 560              		.loc 1 737 5 view .LVU176
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 561              		.loc 1 738 5 view .LVU177
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 562              		.loc 1 741 5 view .LVU178
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 563              		.loc 1 741 7 is_stmt 0 view .LVU179
 564 0002 B0F5E00F 		cmp	r0, #7340032
 565 0006 0FD0     		beq	.L51
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 566              		.loc 1 757 9 is_stmt 1 view .LVU180
 567              	.LVL30:
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 568              		.loc 1 758 9 view .LVU181
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 569              		.loc 1 759 9 view .LVU182
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 570              		.loc 1 760 9 view .LVU183
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 571              		.loc 1 763 9 view .LVU184
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 572              		.loc 1 765 9 view .LVU185
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 573              		.loc 1 768 9 view .LVU186
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 574              		.loc 1 768 28 is_stmt 0 view .LVU187
 575 0008 1848     		ldr	r0, .L54
 576              	.LVL31:
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 577              		.loc 1 768 26 view .LVU188
 578 000a 194B     		ldr	r3, .L54+4
 579 000c D860     		str	r0, [r3, #12]
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 75


 580              		.loc 1 769 9 is_stmt 1 view .LVU189
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 581              		.loc 1 769 28 is_stmt 0 view .LVU190
 582 000e 194B     		ldr	r3, .L54+8
 583 0010 1860     		str	r0, [r3]
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 584              		.loc 1 758 13 view .LVU191
 585 0012 194E     		ldr	r6, .L54+12
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 586              		.loc 1 765 22 view .LVU192
 587 0014 44F2F455 		movw	r5, #17908
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 588              		.loc 1 763 21 view .LVU193
 589 0018 4FF00044 		mov	r4, #-2147483648
 590              	.LVL32:
 591              	.L45:
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 592              		.loc 1 771 5 is_stmt 1 view .LVU194
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 593              		.loc 1 771 28 is_stmt 0 view .LVU195
 594 001c 0023     		movs	r3, #0
 595 001e 174A     		ldr	r2, .L54+16
 596 0020 1360     		str	r3, [r2]
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 597              		.loc 1 772 5 is_stmt 1 view .LVU196
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 598              		.loc 1 772 28 is_stmt 0 view .LVU197
 599 0022 174A     		ldr	r2, .L54+20
 600 0024 1360     		str	r3, [r2]
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 601              		.loc 1 775 5 is_stmt 1 view .LVU198
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 602              		.loc 1 775 5 is_stmt 0 view .LVU199
 603 0026 0EE0     		b	.L46
 604              	.LVL33:
 605              	.L51:
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 606              		.loc 1 743 9 is_stmt 1 view .LVU200
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 607              		.loc 1 744 9 view .LVU201
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 608              		.loc 1 745 9 view .LVU202
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 609              		.loc 1 746 9 view .LVU203
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 610              		.loc 1 749 9 view .LVU204
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 611              		.loc 1 752 9 view .LVU205
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 612              		.loc 1 752 28 is_stmt 0 view .LVU206
 613 0028 1648     		ldr	r0, .L54+24
 614              	.LVL34:
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 615              		.loc 1 752 26 view .LVU207
 616 002a 114B     		ldr	r3, .L54+4
 617 002c 1861     		str	r0, [r3, #16]
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 76


 618              		.loc 1 753 9 is_stmt 1 view .LVU208
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 619              		.loc 1 753 28 is_stmt 0 view .LVU209
 620 002e 164B     		ldr	r3, .L54+28
 621 0030 1860     		str	r0, [r3]
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 622              		.loc 1 744 13 view .LVU210
 623 0032 164E     		ldr	r6, .L54+32
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 624              		.loc 1 736 32 view .LVU211
 625 0034 0025     		movs	r5, #0
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 626              		.loc 1 749 21 view .LVU212
 627 0036 4FF48014 		mov	r4, #1048576
 628 003a EFE7     		b	.L45
 629              	.LVL35:
 630              	.L53:
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 631              		.loc 1 787 13 is_stmt 1 view .LVU213
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 632              		.loc 1 787 70 is_stmt 0 view .LVU214
 633 003c 5A1C     		adds	r2, r3, #1
 634 003e 00EB0212 		add	r2, r0, r2, lsl #4
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 635              		.loc 1 787 42 view .LVU215
 636 0042 CA60     		str	r2, [r1, #12]
 637              	.L48:
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 638              		.loc 1 775 35 is_stmt 1 discriminator 2 view .LVU216
 639 0044 0133     		adds	r3, r3, #1
 640              	.LVL36:
 641              	.L46:
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 642              		.loc 1 775 23 discriminator 1 view .LVU217
 643 0046 042B     		cmp	r3, #4
 644 0048 0DD8     		bhi	.L52
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 645              		.loc 1 777 9 view .LVU218
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 646              		.loc 1 777 25 is_stmt 0 view .LVU219
 647 004a 1A01     		lsls	r2, r3, #4
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 648              		.loc 1 777 14 view .LVU220
 649 004c 00EB0311 		add	r1, r0, r3, lsl #4
 650              	.LVL37:
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 651              		.loc 1 780 9 is_stmt 1 view .LVU221
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 652              		.loc 1 780 22 is_stmt 0 view .LVU222
 653 0050 8450     		str	r4, [r0, r2]
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 654              		.loc 1 781 9 is_stmt 1 view .LVU223
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 655              		.loc 1 781 35 is_stmt 0 view .LVU224
 656 0052 4D60     		str	r5, [r1, #4]
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 657              		.loc 1 782 9 is_stmt 1 view .LVU225
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 77


 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 658              		.loc 1 782 41 is_stmt 0 view .LVU226
 659 0054 40F2F452 		movw	r2, #1524
 660 0058 02FB0362 		mla	r2, r2, r3, r6
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 661              		.loc 1 782 28 view .LVU227
 662 005c 8A60     		str	r2, [r1, #8]
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 663              		.loc 1 785 9 is_stmt 1 view .LVU228
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 664              		.loc 1 785 11 is_stmt 0 view .LVU229
 665 005e 032B     		cmp	r3, #3
 666 0060 ECD9     		bls	.L53
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 667              		.loc 1 791 13 is_stmt 1 view .LVU230
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 668              		.loc 1 791 42 is_stmt 0 view .LVU231
 669 0062 C860     		str	r0, [r1, #12]
 670 0064 EEE7     		b	.L48
 671              	.LVL38:
 672              	.L52:
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 673              		.loc 1 794 1 view .LVU232
 674 0066 70BC     		pop	{r4, r5, r6}
 675              	.LCFI3:
 676              		.cfi_restore 6
 677              		.cfi_restore 5
 678              		.cfi_restore 4
 679              		.cfi_def_cfa_offset 0
 680              	.LVL39:
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 681              		.loc 1 794 1 view .LVU233
 682 0068 7047     		bx	lr
 683              	.L55:
 684 006a 00BF     		.align	2
 685              	.L54:
 686 006c 00000000 		.word	rxdesc_tab
 687 0070 00900240 		.word	1073909760
 688 0074 00000000 		.word	dma_current_rxdesc
 689 0078 00000000 		.word	rx_buff
 690 007c 00000000 		.word	dma_current_ptp_rxdesc
 691 0080 00000000 		.word	dma_current_ptp_txdesc
 692 0084 00000000 		.word	txdesc_tab
 693 0088 00000000 		.word	dma_current_txdesc
 694 008c 00000000 		.word	tx_buff
 695              		.cfi_endproc
 696              	.LFE121:
 698              		.section	.text.enet_descriptors_ring_init,"ax",%progbits
 699              		.align	1
 700              		.global	enet_descriptors_ring_init
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 705              	enet_descriptors_ring_init:
 706              	.LVL40:
 707              	.LFB122:
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 78


 708              		.loc 1 806 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712              		@ link register save eliminated.
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 713              		.loc 1 806 1 is_stmt 0 view .LVU235
 714 0000 70B4     		push	{r4, r5, r6}
 715              	.LCFI4:
 716              		.cfi_def_cfa_offset 12
 717              		.cfi_offset 4, -12
 718              		.cfi_offset 5, -8
 719              		.cfi_offset 6, -4
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 720              		.loc 1 807 5 is_stmt 1 view .LVU236
 721              	.LVL41:
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 722              		.loc 1 808 5 view .LVU237
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 723              		.loc 1 809 5 view .LVU238
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 724              		.loc 1 810 5 view .LVU239
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 725              		.loc 1 811 5 view .LVU240
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 726              		.loc 1 814 5 view .LVU241
 727 0002 204B     		ldr	r3, .L67
 728 0004 1A68     		ldr	r2, [r3]
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 729              		.loc 1 814 19 is_stmt 0 view .LVU242
 730 0006 22F07C02 		bic	r2, r2, #124
 731 000a 1A60     		str	r2, [r3]
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 732              		.loc 1 815 5 is_stmt 1 view .LVU243
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 733              		.loc 1 815 19 is_stmt 0 view .LVU244
 734 000c 1A68     		ldr	r2, [r3]
 735 000e 1A60     		str	r2, [r3]
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 736              		.loc 1 818 5 is_stmt 1 view .LVU245
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 737              		.loc 1 818 7 is_stmt 0 view .LVU246
 738 0010 B0F5E00F 		cmp	r0, #7340032
 739 0014 10D0     		beq	.L64
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 740              		.loc 1 831 9 is_stmt 1 view .LVU247
 741              	.LVL42:
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 742              		.loc 1 832 9 view .LVU248
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 743              		.loc 1 833 9 view .LVU249
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 744              		.loc 1 834 9 view .LVU250
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 745              		.loc 1 837 9 view .LVU251
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 746              		.loc 1 839 9 view .LVU252
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 79


 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 747              		.loc 1 842 9 view .LVU253
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 748              		.loc 1 842 28 is_stmt 0 view .LVU254
 749 0016 1C4B     		ldr	r3, .L67+4
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 750              		.loc 1 842 26 view .LVU255
 751 0018 1A4A     		ldr	r2, .L67
 752 001a D360     		str	r3, [r2, #12]
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 753              		.loc 1 843 9 is_stmt 1 view .LVU256
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 754              		.loc 1 843 28 is_stmt 0 view .LVU257
 755 001c 1B4A     		ldr	r2, .L67+8
 756 001e 1360     		str	r3, [r2]
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 757              		.loc 1 832 13 view .LVU258
 758 0020 1B4E     		ldr	r6, .L67+12
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 759              		.loc 1 831 18 view .LVU259
 760 0022 9C46     		mov	ip, r3
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 761              		.loc 1 839 22 view .LVU260
 762 0024 40F2F454 		movw	r4, #1524
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 763              		.loc 1 837 21 view .LVU261
 764 0028 4FF00045 		mov	r5, #-2147483648
 765              	.LVL43:
 766              	.L58:
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 767              		.loc 1 845 5 is_stmt 1 view .LVU262
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 768              		.loc 1 845 28 is_stmt 0 view .LVU263
 769 002c 0023     		movs	r3, #0
 770 002e 194A     		ldr	r2, .L67+16
 771 0030 1360     		str	r3, [r2]
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 772              		.loc 1 846 5 is_stmt 1 view .LVU264
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 773              		.loc 1 846 28 is_stmt 0 view .LVU265
 774 0032 194A     		ldr	r2, .L67+20
 775 0034 1360     		str	r3, [r2]
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 776              		.loc 1 849 5 is_stmt 1 view .LVU266
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 777              		.loc 1 849 5 is_stmt 0 view .LVU267
 778 0036 0DE0     		b	.L59
 779              	.LVL44:
 780              	.L64:
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 781              		.loc 1 820 9 is_stmt 1 view .LVU268
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 782              		.loc 1 821 9 view .LVU269
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 783              		.loc 1 822 9 view .LVU270
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 784              		.loc 1 823 9 view .LVU271
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 80


 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 785              		.loc 1 826 9 view .LVU272
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 786              		.loc 1 826 28 is_stmt 0 view .LVU273
 787 0038 184B     		ldr	r3, .L67+24
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 788              		.loc 1 826 26 view .LVU274
 789 003a 124A     		ldr	r2, .L67
 790 003c 1361     		str	r3, [r2, #16]
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 791              		.loc 1 827 9 is_stmt 1 view .LVU275
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 792              		.loc 1 827 28 is_stmt 0 view .LVU276
 793 003e 184A     		ldr	r2, .L67+28
 794 0040 1360     		str	r3, [r2]
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 795              		.loc 1 821 13 view .LVU277
 796 0042 184E     		ldr	r6, .L67+32
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 797              		.loc 1 820 18 view .LVU278
 798 0044 9C46     		mov	ip, r3
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 799              		.loc 1 808 32 view .LVU279
 800 0046 0024     		movs	r4, #0
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 801              		.loc 1 808 14 view .LVU280
 802 0048 2546     		mov	r5, r4
 803 004a EFE7     		b	.L58
 804              	.LVL45:
 805              	.L66:
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 806              		.loc 1 862 17 is_stmt 1 view .LVU281
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 807              		.loc 1 862 30 is_stmt 0 view .LVU282
 808 004c 45F40012 		orr	r2, r5, #2097152
 809 0050 0A60     		str	r2, [r1]
 810              	.L60:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 811              		.loc 1 849 35 is_stmt 1 discriminator 2 view .LVU283
 812 0052 0133     		adds	r3, r3, #1
 813              	.LVL46:
 814              	.L59:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 815              		.loc 1 849 23 discriminator 1 view .LVU284
 816 0054 042B     		cmp	r3, #4
 817 0056 13D8     		bhi	.L65
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 818              		.loc 1 851 9 view .LVU285
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 819              		.loc 1 851 25 is_stmt 0 view .LVU286
 820 0058 1A01     		lsls	r2, r3, #4
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 821              		.loc 1 851 14 view .LVU287
 822 005a 0CEB0311 		add	r1, ip, r3, lsl #4
 823              	.LVL47:
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 824              		.loc 1 854 9 is_stmt 1 view .LVU288
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 81


 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 825              		.loc 1 854 22 is_stmt 0 view .LVU289
 826 005e 4CF80250 		str	r5, [ip, r2]
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 827              		.loc 1 855 9 is_stmt 1 view .LVU290
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 828              		.loc 1 855 35 is_stmt 0 view .LVU291
 829 0062 4C60     		str	r4, [r1, #4]
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 830              		.loc 1 856 9 is_stmt 1 view .LVU292
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 831              		.loc 1 856 41 is_stmt 0 view .LVU293
 832 0064 40F2F452 		movw	r2, #1524
 833 0068 02FB0362 		mla	r2, r2, r3, r6
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 834              		.loc 1 856 28 view .LVU294
 835 006c 8A60     		str	r2, [r1, #8]
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 836              		.loc 1 859 9 is_stmt 1 view .LVU295
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 837              		.loc 1 859 11 is_stmt 0 view .LVU296
 838 006e 042B     		cmp	r3, #4
 839 0070 EFD1     		bne	.L60
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 840              		.loc 1 860 13 is_stmt 1 view .LVU297
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 841              		.loc 1 860 15 is_stmt 0 view .LVU298
 842 0072 B0F5E00F 		cmp	r0, #7340032
 843 0076 E9D0     		beq	.L66
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 844              		.loc 1 865 17 is_stmt 1 view .LVU299
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 845              		.loc 1 865 43 is_stmt 0 view .LVU300
 846 0078 44F40042 		orr	r2, r4, #32768
 847 007c 4A60     		str	r2, [r1, #4]
 848 007e E8E7     		b	.L60
 849              	.LVL48:
 850              	.L65:
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 851              		.loc 1 869 1 view .LVU301
 852 0080 70BC     		pop	{r4, r5, r6}
 853              	.LCFI5:
 854              		.cfi_restore 6
 855              		.cfi_restore 5
 856              		.cfi_restore 4
 857              		.cfi_def_cfa_offset 0
 858              	.LVL49:
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 859              		.loc 1 869 1 view .LVU302
 860 0082 7047     		bx	lr
 861              	.L68:
 862              		.align	2
 863              	.L67:
 864 0084 00900240 		.word	1073909760
 865 0088 00000000 		.word	rxdesc_tab
 866 008c 00000000 		.word	dma_current_rxdesc
 867 0090 00000000 		.word	rx_buff
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 82


 868 0094 00000000 		.word	dma_current_ptp_rxdesc
 869 0098 00000000 		.word	dma_current_ptp_txdesc
 870 009c 00000000 		.word	txdesc_tab
 871 00a0 00000000 		.word	dma_current_txdesc
 872 00a4 00000000 		.word	tx_buff
 873              		.cfi_endproc
 874              	.LFE122:
 876              		.section	.text.enet_frame_receive,"ax",%progbits
 877              		.align	1
 878              		.global	enet_frame_receive
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	enet_frame_receive:
 884              	.LVL50:
 885              	.LFB123:
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 886              		.loc 1 879 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890              		@ link register save eliminated.
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 891              		.loc 1 880 5 view .LVU304
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 892              		.loc 1 883 5 view .LVU305
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 893              		.loc 1 883 46 is_stmt 0 view .LVU306
 894 0000 2C4B     		ldr	r3, .L86
 895 0002 1B68     		ldr	r3, [r3]
 896 0004 1B68     		ldr	r3, [r3]
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 897              		.loc 1 883 7 view .LVU307
 898 0006 002B     		cmp	r3, #0
 899 0008 4CDB     		blt	.L78
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 900              		.loc 1 879 1 view .LVU308
 901 000a 10B4     		push	{r4}
 902              	.LCFI6:
 903              		.cfi_def_cfa_offset 4
 904              		.cfi_offset 4, -4
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 905              		.loc 1 889 5 is_stmt 1 view .LVU309
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 906              		.loc 1 889 7 is_stmt 0 view .LVU310
 907 000c E8B1     		cbz	r0, .L71
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 908              		.loc 1 891 9 is_stmt 1 view .LVU311
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 909              		.loc 1 892 87 is_stmt 0 view .LVU312
 910 000e 03F40342 		and	r2, r3, #33536
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 911              		.loc 1 891 11 view .LVU313
 912 0012 B2F5407F 		cmp	r2, #768
 913 0016 47D1     		bne	.L79
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 914              		.loc 1 895 13 is_stmt 1 view .LVU314
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 83


 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size - 4U;
 915              		.loc 1 895 18 is_stmt 0 view .LVU315
 916 0018 C3F30D42 		ubfx	r2, r3, #16, #14
 917              	.LVL51:
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 918              		.loc 1 896 13 is_stmt 1 view .LVU316
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 919              		.loc 1 896 18 is_stmt 0 view .LVU317
 920 001c A2F1040C 		sub	ip, r2, #4
 921              	.LVL52:
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 922              		.loc 1 899 13 is_stmt 1 view .LVU318
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 923              		.loc 1 899 27 is_stmt 0 view .LVU319
 924 0020 254C     		ldr	r4, .L86+4
 925 0022 2468     		ldr	r4, [r4]
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 926              		.loc 1 899 15 view .LVU320
 927 0024 14F0007F 		tst	r4, #33554432
 928 0028 03D0     		beq	.L72
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 929              		.loc 1 899 62 discriminator 1 view .LVU321
 930 002a 13F0200F 		tst	r3, #32
 931 002e 00D0     		beq	.L72
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 932              		.loc 1 900 22 view .LVU322
 933 0030 9446     		mov	ip, r2
 934              	.LVL53:
 935              	.L72:
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 936              		.loc 1 904 13 is_stmt 1 view .LVU323
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 937              		.loc 1 904 15 is_stmt 0 view .LVU324
 938 0032 8C45     		cmp	ip, r1
 939 0034 3CD8     		bhi	.L81
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 940              		.loc 1 909 24 view .LVU325
 941 0036 0023     		movs	r3, #0
 942 0038 05E0     		b	.L73
 943              	.LVL54:
 944              	.L74:
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 945              		.loc 1 910 17 is_stmt 1 discriminator 3 view .LVU326
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 946              		.loc 1 910 88 is_stmt 0 discriminator 3 view .LVU327
 947 003a 1E4A     		ldr	r2, .L86
 948 003c 1268     		ldr	r2, [r2]
 949 003e 9268     		ldr	r2, [r2, #8]
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 950              		.loc 1 910 41 discriminator 3 view .LVU328
 951 0040 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 952              		.loc 1 910 38 discriminator 3 view .LVU329
 953 0042 C254     		strb	r2, [r0, r3]
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 954              		.loc 1 909 51 is_stmt 1 discriminator 3 view .LVU330
 955 0044 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 84


 956              	.LVL55:
 957              	.L73:
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 958              		.loc 1 909 37 discriminator 1 view .LVU331
 959 0046 6345     		cmp	r3, ip
 960 0048 F7D3     		bcc	.L74
 961              	.LVL56:
 962              	.L71:
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 963              		.loc 1 919 5 view .LVU332
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 964              		.loc 1 919 23 is_stmt 0 view .LVU333
 965 004a 1A4B     		ldr	r3, .L86
 966 004c 1B68     		ldr	r3, [r3]
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 967              		.loc 1 919 32 view .LVU334
 968 004e 4FF00042 		mov	r2, #-2147483648
 969 0052 1A60     		str	r2, [r3]
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 970              		.loc 1 922 5 is_stmt 1 view .LVU335
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 971              		.loc 1 922 28 is_stmt 0 view .LVU336
 972 0054 194B     		ldr	r3, .L86+8
 973 0056 5B69     		ldr	r3, [r3, #20]
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 974              		.loc 1 922 7 view .LVU337
 975 0058 13F0800F 		tst	r3, #128
 976 005c 04D0     		beq	.L75
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 977              		.loc 1 924 9 is_stmt 1 view .LVU338
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 978              		.loc 1 924 23 is_stmt 0 view .LVU339
 979 005e 174B     		ldr	r3, .L86+8
 980 0060 8022     		movs	r2, #128
 981 0062 5A61     		str	r2, [r3, #20]
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 982              		.loc 1 926 9 is_stmt 1 view .LVU340
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 983              		.loc 1 926 23 is_stmt 0 view .LVU341
 984 0064 0022     		movs	r2, #0
 985 0066 9A60     		str	r2, [r3, #8]
 986              	.L75:
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 987              		.loc 1 931 5 is_stmt 1 view .LVU342
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 988              		.loc 1 931 46 is_stmt 0 view .LVU343
 989 0068 124B     		ldr	r3, .L86
 990 006a 1B68     		ldr	r3, [r3]
 991 006c 5A68     		ldr	r2, [r3, #4]
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 992              		.loc 1 931 7 view .LVU344
 993 006e 12F4804F 		tst	r2, #16384
 994 0072 04D0     		beq	.L76
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 995              		.loc 1 932 9 is_stmt 1 view .LVU345
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 996              		.loc 1 932 76 is_stmt 0 view .LVU346
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 85


 997 0074 DA68     		ldr	r2, [r3, #12]
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 998              		.loc 1 932 28 view .LVU347
 999 0076 0F4B     		ldr	r3, .L86
 1000 0078 1A60     		str	r2, [r3]
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1001              		.loc 1 944 12 view .LVU348
 1002 007a 0120     		movs	r0, #1
 1003              	.LVL57:
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1004              		.loc 1 944 12 view .LVU349
 1005 007c 15E0     		b	.L70
 1006              	.LVL58:
 1007              	.L76:
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1008              		.loc 1 935 9 is_stmt 1 view .LVU350
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1009              		.loc 1 935 11 is_stmt 0 view .LVU351
 1010 007e 12F4004F 		tst	r2, #32768
 1011 0082 05D0     		beq	.L77
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1012              		.loc 1 937 13 is_stmt 1 view .LVU352
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1013              		.loc 1 937 62 is_stmt 0 view .LVU353
 1014 0084 0D4B     		ldr	r3, .L86+8
 1015 0086 DA68     		ldr	r2, [r3, #12]
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1016              		.loc 1 937 32 view .LVU354
 1017 0088 0A4B     		ldr	r3, .L86
 1018 008a 1A60     		str	r2, [r3]
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1019              		.loc 1 944 12 view .LVU355
 1020 008c 0120     		movs	r0, #1
 1021              	.LVL59:
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1022              		.loc 1 944 12 view .LVU356
 1023 008e 0CE0     		b	.L70
 1024              	.LVL60:
 1025              	.L77:
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1026              		.loc 1 940 13 is_stmt 1 view .LVU357
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1027              		.loc 1 940 125 is_stmt 0 view .LVU358
 1028 0090 0A4A     		ldr	r2, .L86+8
 1029 0092 1268     		ldr	r2, [r2]
 1030 0094 C2F38402 		ubfx	r2, r2, #2, #5
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1031              		.loc 1 940 61 view .LVU359
 1032 0098 1344     		add	r3, r3, r2
 1033 009a 1033     		adds	r3, r3, #16
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1034              		.loc 1 940 32 view .LVU360
 1035 009c 054A     		ldr	r2, .L86
 1036 009e 1360     		str	r3, [r2]
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1037              		.loc 1 944 12 view .LVU361
 1038 00a0 0120     		movs	r0, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 86


 1039              	.LVL61:
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1040              		.loc 1 944 12 view .LVU362
 1041 00a2 02E0     		b	.L70
 1042              	.LVL62:
 1043              	.L78:
 1044              	.LCFI7:
 1045              		.cfi_def_cfa_offset 0
 1046              		.cfi_restore 4
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1047              		.loc 1 884 16 view .LVU363
 1048 00a4 0020     		movs	r0, #0
 1049              	.LVL63:
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1050              		.loc 1 945 1 view .LVU364
 1051 00a6 7047     		bx	lr
 1052              	.LVL64:
 1053              	.L79:
 1054              	.LCFI8:
 1055              		.cfi_def_cfa_offset 4
 1056              		.cfi_offset 4, -4
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1057              		.loc 1 915 20 view .LVU365
 1058 00a8 0020     		movs	r0, #0
 1059              	.LVL65:
 1060              	.L70:
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1061              		.loc 1 945 1 view .LVU366
 1062 00aa 5DF8044B 		ldr	r4, [sp], #4
 1063              	.LCFI9:
 1064              		.cfi_remember_state
 1065              		.cfi_restore 4
 1066              		.cfi_def_cfa_offset 0
 1067 00ae 7047     		bx	lr
 1068              	.LVL66:
 1069              	.L81:
 1070              	.LCFI10:
 1071              		.cfi_restore_state
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 1072              		.loc 1 905 24 view .LVU367
 1073 00b0 0020     		movs	r0, #0
 1074              	.LVL67:
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 1075              		.loc 1 905 24 view .LVU368
 1076 00b2 FAE7     		b	.L70
 1077              	.L87:
 1078              		.align	2
 1079              	.L86:
 1080 00b4 00000000 		.word	dma_current_rxdesc
 1081 00b8 00800240 		.word	1073905664
 1082 00bc 00900240 		.word	1073909760
 1083              		.cfi_endproc
 1084              	.LFE123:
 1086              		.section	.text.enet_frame_transmit,"ax",%progbits
 1087              		.align	1
 1088              		.global	enet_frame_transmit
 1089              		.syntax unified
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 87


 1090              		.thumb
 1091              		.thumb_func
 1093              	enet_frame_transmit:
 1094              	.LVL68:
 1095              	.LFB124:
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 1096              		.loc 1 956 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 1101              		.loc 1 957 5 view .LVU370
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1102              		.loc 1 958 5 view .LVU371
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 1103              		.loc 1 961 5 view .LVU372
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 1104              		.loc 1 961 46 is_stmt 0 view .LVU373
 1105 0000 284B     		ldr	r3, .L100
 1106 0002 1B68     		ldr	r3, [r3]
 1107 0004 1B68     		ldr	r3, [r3]
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 1108              		.loc 1 961 7 view .LVU374
 1109 0006 002B     		cmp	r3, #0
 1110 0008 48DB     		blt	.L97
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 1111              		.loc 1 966 5 is_stmt 1 view .LVU375
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 1112              		.loc 1 966 7 is_stmt 0 view .LVU376
 1113 000a 40F2F453 		movw	r3, #1524
 1114 000e 9942     		cmp	r1, r3
 1115 0010 46D8     		bhi	.L98
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1116              		.loc 1 971 5 is_stmt 1 view .LVU377
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1117              		.loc 1 971 7 is_stmt 0 view .LVU378
 1118 0012 58B1     		cbz	r0, .L91
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1119              		.loc 1 973 20 view .LVU379
 1120 0014 0023     		movs	r3, #0
 1121 0016 07E0     		b	.L90
 1122              	.LVL69:
 1123              	.L92:
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1124              		.loc 1 974 13 is_stmt 1 discriminator 3 view .LVU380
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1125              		.loc 1 974 61 is_stmt 0 discriminator 3 view .LVU381
 1126 0018 224A     		ldr	r2, .L100
 1127 001a 1268     		ldr	r2, [r2]
 1128 001c 9268     		ldr	r2, [r2, #8]
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1129              		.loc 1 974 91 discriminator 3 view .LVU382
 1130 001e 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1131              		.loc 1 974 88 discriminator 3 view .LVU383
 1132 0022 02F803C0 		strb	ip, [r2, r3]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 88


 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1133              		.loc 1 973 49 is_stmt 1 discriminator 3 view .LVU384
 1134 0026 0133     		adds	r3, r3, #1
 1135              	.LVL70:
 1136              	.L90:
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1137              		.loc 1 973 33 discriminator 1 view .LVU385
 1138 0028 8B42     		cmp	r3, r1
 1139 002a F5D3     		bcc	.L92
 1140              	.LVL71:
 1141              	.L91:
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1142              		.loc 1 979 5 view .LVU386
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1143              		.loc 1 979 23 is_stmt 0 view .LVU387
 1144 002c 1D48     		ldr	r0, .L100
 1145              	.LVL72:
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1146              		.loc 1 979 23 view .LVU388
 1147 002e 0368     		ldr	r3, [r0]
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1148              		.loc 1 979 45 view .LVU389
 1149 0030 5960     		str	r1, [r3, #4]
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1150              		.loc 1 981 5 is_stmt 1 view .LVU390
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1151              		.loc 1 981 23 is_stmt 0 view .LVU391
 1152 0032 1A68     		ldr	r2, [r3]
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1153              		.loc 1 981 32 view .LVU392
 1154 0034 42F04052 		orr	r2, r2, #805306368
 1155 0038 1A60     		str	r2, [r3]
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1156              		.loc 1 983 5 is_stmt 1 view .LVU393
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1157              		.loc 1 983 23 is_stmt 0 view .LVU394
 1158 003a 0268     		ldr	r2, [r0]
 1159 003c 1368     		ldr	r3, [r2]
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1160              		.loc 1 983 32 view .LVU395
 1161 003e 43F00043 		orr	r3, r3, #-2147483648
 1162 0042 1360     		str	r3, [r2]
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1163              		.loc 1 986 5 is_stmt 1 view .LVU396
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1164              		.loc 1 986 21 is_stmt 0 view .LVU397
 1165 0044 184A     		ldr	r2, .L100+4
 1166 0046 5369     		ldr	r3, [r2, #20]
 1167              	.LVL73:
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1168              		.loc 1 987 5 is_stmt 1 view .LVU398
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1169              		.loc 1 987 20 is_stmt 0 view .LVU399
 1170 0048 5269     		ldr	r2, [r2, #20]
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1171              		.loc 1 987 17 view .LVU400
 1172 004a 02F02002 		and	r2, r2, #32
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 89


 1173              	.LVL74:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1174              		.loc 1 989 5 is_stmt 1 view .LVU401
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1175              		.loc 1 989 7 is_stmt 0 view .LVU402
 1176 004e 13F00403 		ands	r3, r3, #4
 1177              	.LVL75:
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1178              		.loc 1 989 7 view .LVU403
 1179 0052 00D1     		bne	.L93
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1180              		.loc 1 989 32 discriminator 1 view .LVU404
 1181 0054 22B1     		cbz	r2, .L94
 1182              	.L93:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1183              		.loc 1 991 9 is_stmt 1 view .LVU405
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1184              		.loc 1 991 39 is_stmt 0 view .LVU406
 1185 0056 1343     		orrs	r3, r3, r2
 1186              	.LVL76:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1187              		.loc 1 991 23 view .LVU407
 1188 0058 134A     		ldr	r2, .L100+4
 1189              	.LVL77:
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1190              		.loc 1 991 23 view .LVU408
 1191 005a 5361     		str	r3, [r2, #20]
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1192              		.loc 1 993 9 is_stmt 1 view .LVU409
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1193              		.loc 1 993 23 is_stmt 0 view .LVU410
 1194 005c 0023     		movs	r3, #0
 1195 005e 5360     		str	r3, [r2, #4]
 1196              	.L94:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1197              		.loc 1 998 5 is_stmt 1 view .LVU411
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1198              		.loc 1 998 46 is_stmt 0 view .LVU412
 1199 0060 104B     		ldr	r3, .L100
 1200 0062 1B68     		ldr	r3, [r3]
 1201 0064 1A68     		ldr	r2, [r3]
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1202              		.loc 1 998 7 view .LVU413
 1203 0066 12F4801F 		tst	r2, #1048576
 1204 006a 04D0     		beq	.L95
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1205              		.loc 1 999 9 is_stmt 1 view .LVU414
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1206              		.loc 1 999 76 is_stmt 0 view .LVU415
 1207 006c DA68     		ldr	r2, [r3, #12]
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1208              		.loc 1 999 28 view .LVU416
 1209 006e 0D4B     		ldr	r3, .L100
 1210 0070 1A60     		str	r2, [r3]
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1211              		.loc 1 1011 12 view .LVU417
 1212 0072 0120     		movs	r0, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 90


 1213 0074 7047     		bx	lr
 1214              	.L95:
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1215              		.loc 1 1002 9 is_stmt 1 view .LVU418
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1216              		.loc 1 1002 11 is_stmt 0 view .LVU419
 1217 0076 12F4001F 		tst	r2, #2097152
 1218 007a 05D0     		beq	.L96
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1219              		.loc 1 1004 13 is_stmt 1 view .LVU420
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1220              		.loc 1 1004 62 is_stmt 0 view .LVU421
 1221 007c 0A4B     		ldr	r3, .L100+4
 1222 007e 1A69     		ldr	r2, [r3, #16]
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 1223              		.loc 1 1004 32 view .LVU422
 1224 0080 084B     		ldr	r3, .L100
 1225 0082 1A60     		str	r2, [r3]
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1226              		.loc 1 1011 12 view .LVU423
 1227 0084 0120     		movs	r0, #1
 1228 0086 7047     		bx	lr
 1229              	.L96:
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1230              		.loc 1 1007 13 is_stmt 1 view .LVU424
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1231              		.loc 1 1007 125 is_stmt 0 view .LVU425
 1232 0088 074A     		ldr	r2, .L100+4
 1233 008a 1268     		ldr	r2, [r2]
 1234 008c C2F38402 		ubfx	r2, r2, #2, #5
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1235              		.loc 1 1007 61 view .LVU426
 1236 0090 1344     		add	r3, r3, r2
 1237 0092 1033     		adds	r3, r3, #16
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1238              		.loc 1 1007 32 view .LVU427
 1239 0094 034A     		ldr	r2, .L100
 1240 0096 1360     		str	r3, [r2]
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1241              		.loc 1 1011 12 view .LVU428
 1242 0098 0120     		movs	r0, #1
 1243 009a 7047     		bx	lr
 1244              	.LVL78:
 1245              	.L97:
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1246              		.loc 1 962 16 view .LVU429
 1247 009c 0020     		movs	r0, #0
 1248              	.LVL79:
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1249              		.loc 1 962 16 view .LVU430
 1250 009e 7047     		bx	lr
 1251              	.LVL80:
 1252              	.L98:
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1253              		.loc 1 967 16 view .LVU431
 1254 00a0 0020     		movs	r0, #0
 1255              	.LVL81:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 91


1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1256              		.loc 1 1012 1 view .LVU432
 1257 00a2 7047     		bx	lr
 1258              	.L101:
 1259              		.align	2
 1260              	.L100:
 1261 00a4 00000000 		.word	dma_current_txdesc
 1262 00a8 00900240 		.word	1073909760
 1263              		.cfi_endproc
 1264              	.LFE124:
 1266              		.section	.text.enet_transmit_checksum_config,"ax",%progbits
 1267              		.align	1
 1268              		.global	enet_transmit_checksum_config
 1269              		.syntax unified
 1270              		.thumb
 1271              		.thumb_func
 1273              	enet_transmit_checksum_config:
 1274              	.LVL82:
 1275              	.LFB125:
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
 1276              		.loc 1 1027 1 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280              		@ link register save eliminated.
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1281              		.loc 1 1028 5 view .LVU434
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1282              		.loc 1 1028 9 is_stmt 0 view .LVU435
 1283 0000 0368     		ldr	r3, [r0]
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1284              		.loc 1 1028 18 view .LVU436
 1285 0002 23F44003 		bic	r3, r3, #12582912
 1286 0006 0360     		str	r3, [r0]
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1287              		.loc 1 1029 5 is_stmt 1 view .LVU437
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1288              		.loc 1 1029 18 is_stmt 0 view .LVU438
 1289 0008 0B43     		orrs	r3, r3, r1
 1290 000a 0360     		str	r3, [r0]
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1291              		.loc 1 1030 1 view .LVU439
 1292 000c 7047     		bx	lr
 1293              		.cfi_endproc
 1294              	.LFE125:
 1296              		.section	.text.enet_mac_address_set,"ax",%progbits
 1297              		.align	1
 1298              		.global	enet_mac_address_set
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1303              	enet_mac_address_set:
 1304              	.LVL83:
 1305              	.LFB128:
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
 1306              		.loc 1 1070 1 is_stmt 1 view -0
 1307              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 92


 1308              		@ args = 0, pretend = 0, frame = 0
 1309              		@ frame_needed = 0, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1311              		.loc 1 1071 5 view .LVU441
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1312              		.loc 1 1071 51 is_stmt 0 view .LVU442
 1313 0000 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 1314 0002 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 1315 0004 43EA0223 		orr	r3, r3, r2, lsl #8
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1316              		.loc 1 1071 49 view .LVU443
 1317 0008 074A     		ldr	r2, .L104
 1318 000a 8350     		str	r3, [r0, r2]
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1319              		.loc 1 1072 5 is_stmt 1 view .LVU444
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1320              		.loc 1 1072 51 is_stmt 0 view .LVU445
 1321 000c CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 1322 000e 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 1323 0010 1B04     		lsls	r3, r3, #16
 1324 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 1325 0016 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 1326 0018 43EA0223 		orr	r3, r3, r2, lsl #8
 1327 001c 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1328 001e 1343     		orrs	r3, r3, r2
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1329              		.loc 1 1072 49 view .LVU446
 1330 0020 024A     		ldr	r2, .L104+4
 1331 0022 8350     		str	r3, [r0, r2]
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1332              		.loc 1 1073 1 view .LVU447
 1333 0024 7047     		bx	lr
 1334              	.L105:
 1335 0026 00BF     		.align	2
 1336              	.L104:
 1337 0028 40800240 		.word	1073905728
 1338 002c 44800240 		.word	1073905732
 1339              		.cfi_endproc
 1340              	.LFE128:
 1342              		.section	.text.enet_mac_address_get,"ax",%progbits
 1343              		.align	1
 1344              		.global	enet_mac_address_get
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	enet_mac_address_get:
 1350              	.LVL84:
 1351              	.LFB129:
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
 1352              		.loc 1 1088 1 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1357              		.loc 1 1089 5 view .LVU449
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 93


1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1358              		.loc 1 1089 16 is_stmt 0 view .LVU450
 1359 0000 0A4B     		ldr	r3, .L107
 1360 0002 C258     		ldr	r2, [r0, r3]
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1361              		.loc 1 1089 14 view .LVU451
 1362 0004 0A70     		strb	r2, [r1]
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1363              		.loc 1 1090 5 is_stmt 1 view .LVU452
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1364              		.loc 1 1090 16 is_stmt 0 view .LVU453
 1365 0006 C258     		ldr	r2, [r0, r3]
 1366 0008 C2F30722 		ubfx	r2, r2, #8, #8
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1367              		.loc 1 1090 14 view .LVU454
 1368 000c 4A70     		strb	r2, [r1, #1]
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1369              		.loc 1 1091 5 is_stmt 1 view .LVU455
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1370              		.loc 1 1091 16 is_stmt 0 view .LVU456
 1371 000e C258     		ldr	r2, [r0, r3]
 1372 0010 C2F30742 		ubfx	r2, r2, #16, #8
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1373              		.loc 1 1091 14 view .LVU457
 1374 0014 8A70     		strb	r2, [r1, #2]
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1375              		.loc 1 1092 5 is_stmt 1 view .LVU458
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1376              		.loc 1 1092 16 is_stmt 0 view .LVU459
 1377 0016 C358     		ldr	r3, [r0, r3]
 1378 0018 1B0E     		lsrs	r3, r3, #24
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1379              		.loc 1 1092 14 view .LVU460
 1380 001a CB70     		strb	r3, [r1, #3]
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1381              		.loc 1 1093 5 is_stmt 1 view .LVU461
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1382              		.loc 1 1093 16 is_stmt 0 view .LVU462
 1383 001c 044B     		ldr	r3, .L107+4
 1384 001e C258     		ldr	r2, [r0, r3]
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1385              		.loc 1 1093 14 view .LVU463
 1386 0020 0A71     		strb	r2, [r1, #4]
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1387              		.loc 1 1094 5 is_stmt 1 view .LVU464
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1388              		.loc 1 1094 16 is_stmt 0 view .LVU465
 1389 0022 C358     		ldr	r3, [r0, r3]
 1390 0024 C3F30723 		ubfx	r3, r3, #8, #8
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1391              		.loc 1 1094 14 view .LVU466
 1392 0028 4B71     		strb	r3, [r1, #5]
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1393              		.loc 1 1095 1 view .LVU467
 1394 002a 7047     		bx	lr
 1395              	.L108:
 1396              		.align	2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 94


 1397              	.L107:
 1398 002c 44800240 		.word	1073905732
 1399 0030 40800240 		.word	1073905728
 1400              		.cfi_endproc
 1401              	.LFE129:
 1403              		.section	.text.enet_flag_get,"ax",%progbits
 1404              		.align	1
 1405              		.global	enet_flag_get
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	enet_flag_get:
 1411              	.LVL85:
 1412              	.LFB130:
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
 1413              		.loc 1 1142 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1418              		.loc 1 1143 5 view .LVU469
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1419              		.loc 1 1143 18 is_stmt 0 view .LVU470
 1420 0000 8309     		lsrs	r3, r0, #6
 1421 0002 03F18043 		add	r3, r3, #1073741824
 1422 0006 03F52033 		add	r3, r3, #163840
 1423 000a 1B68     		ldr	r3, [r3]
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1424              		.loc 1 1143 44 view .LVU471
 1425 000c 00F01F00 		and	r0, r0, #31
 1426              	.LVL86:
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1427              		.loc 1 1143 14 view .LVU472
 1428 0010 C340     		lsrs	r3, r3, r0
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1429              		.loc 1 1143 7 view .LVU473
 1430 0012 13F0010F 		tst	r3, #1
 1431 0016 01D0     		beq	.L111
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1432              		.loc 1 1144 16 view .LVU474
 1433 0018 0120     		movs	r0, #1
 1434 001a 7047     		bx	lr
 1435              	.L111:
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1436              		.loc 1 1146 16 view .LVU475
 1437 001c 0020     		movs	r0, #0
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1438              		.loc 1 1148 1 view .LVU476
 1439 001e 7047     		bx	lr
 1440              		.cfi_endproc
 1441              	.LFE130:
 1443              		.section	.text.enet_flag_clear,"ax",%progbits
 1444              		.align	1
 1445              		.global	enet_flag_clear
 1446              		.syntax unified
 1447              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 95


 1448              		.thumb_func
 1450              	enet_flag_clear:
 1451              	.LVL87:
 1452              	.LFB131:
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1453              		.loc 1 1173 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		@ link register save eliminated.
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1458              		.loc 1 1175 5 view .LVU478
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1459              		.loc 1 1175 31 is_stmt 0 view .LVU479
 1460 0000 00F01F02 		and	r2, r0, #31
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1461              		.loc 1 1175 5 view .LVU480
 1462 0004 8009     		lsrs	r0, r0, #6
 1463              	.LVL88:
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1464              		.loc 1 1175 5 view .LVU481
 1465 0006 00F18040 		add	r0, r0, #1073741824
 1466 000a 00F52030 		add	r0, r0, #163840
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1467              		.loc 1 1175 31 view .LVU482
 1468 000e 0123     		movs	r3, #1
 1469 0010 9340     		lsls	r3, r3, r2
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1470              		.loc 1 1175 29 view .LVU483
 1471 0012 0360     		str	r3, [r0]
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1472              		.loc 1 1176 1 view .LVU484
 1473 0014 7047     		bx	lr
 1474              		.cfi_endproc
 1475              	.LFE131:
 1477              		.section	.text.enet_interrupt_enable,"ax",%progbits
 1478              		.align	1
 1479              		.global	enet_interrupt_enable
 1480              		.syntax unified
 1481              		.thumb
 1482              		.thumb_func
 1484              	enet_interrupt_enable:
 1485              	.LVL89:
 1486              	.LFB132:
1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1487              		.loc 1 1209 1 is_stmt 1 view -0
 1488              		.cfi_startproc
 1489              		@ args = 0, pretend = 0, frame = 0
 1490              		@ frame_needed = 0, uses_anonymous_args = 0
 1491              		@ link register save eliminated.
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1492              		.loc 1 1210 5 view .LVU486
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1493              		.loc 1 1210 52 is_stmt 0 view .LVU487
 1494 0000 8309     		lsrs	r3, r0, #6
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1495              		.loc 1 1210 7 view .LVU488
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 96


 1496 0002 41F21C02 		movw	r2, #4124
 1497 0006 B2EB901F 		cmp	r2, r0, lsr #6
 1498 000a 0CD0     		beq	.L116
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1499              		.loc 1 1215 9 is_stmt 1 view .LVU489
 1500 000c 03F18043 		add	r3, r3, #1073741824
 1501 0010 03F52033 		add	r3, r3, #163840
 1502 0014 1A68     		ldr	r2, [r3]
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1503              		.loc 1 1215 36 is_stmt 0 view .LVU490
 1504 0016 00F01F00 		and	r0, r0, #31
 1505              	.LVL90:
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1506              		.loc 1 1215 36 view .LVU491
 1507 001a 0121     		movs	r1, #1
 1508 001c 8140     		lsls	r1, r1, r0
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1509              		.loc 1 1215 32 view .LVU492
 1510 001e 22EA0102 		bic	r2, r2, r1
 1511 0022 1A60     		str	r2, [r3]
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1512              		.loc 1 1217 1 view .LVU493
 1513 0024 7047     		bx	lr
 1514              	.LVL91:
 1515              	.L116:
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1516              		.loc 1 1212 9 is_stmt 1 view .LVU494
 1517 0026 03F18043 		add	r3, r3, #1073741824
 1518 002a 03F52033 		add	r3, r3, #163840
 1519 002e 1A68     		ldr	r2, [r3]
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1520              		.loc 1 1212 35 is_stmt 0 view .LVU495
 1521 0030 00F01F00 		and	r0, r0, #31
 1522              	.LVL92:
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1523              		.loc 1 1212 35 view .LVU496
 1524 0034 0121     		movs	r1, #1
 1525 0036 8140     		lsls	r1, r1, r0
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1526              		.loc 1 1212 32 view .LVU497
 1527 0038 0A43     		orrs	r2, r2, r1
 1528 003a 1A60     		str	r2, [r3]
 1529 003c 7047     		bx	lr
 1530              		.cfi_endproc
 1531              	.LFE132:
 1533              		.section	.text.enet_interrupt_disable,"ax",%progbits
 1534              		.align	1
 1535              		.global	enet_interrupt_disable
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1540              	enet_interrupt_disable:
 1541              	.LVL93:
 1542              	.LFB133:
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1543              		.loc 1 1250 1 is_stmt 1 view -0
 1544              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 97


 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1548              		.loc 1 1251 5 view .LVU499
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1549              		.loc 1 1251 52 is_stmt 0 view .LVU500
 1550 0000 8309     		lsrs	r3, r0, #6
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1551              		.loc 1 1251 7 view .LVU501
 1552 0002 41F21C02 		movw	r2, #4124
 1553 0006 B2EB901F 		cmp	r2, r0, lsr #6
 1554 000a 0BD0     		beq	.L120
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1555              		.loc 1 1256 9 is_stmt 1 view .LVU502
 1556 000c 03F18043 		add	r3, r3, #1073741824
 1557 0010 03F52033 		add	r3, r3, #163840
 1558 0014 1A68     		ldr	r2, [r3]
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1559              		.loc 1 1256 35 is_stmt 0 view .LVU503
 1560 0016 00F01F00 		and	r0, r0, #31
 1561              	.LVL94:
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1562              		.loc 1 1256 35 view .LVU504
 1563 001a 0121     		movs	r1, #1
 1564 001c 8140     		lsls	r1, r1, r0
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1565              		.loc 1 1256 32 view .LVU505
 1566 001e 0A43     		orrs	r2, r2, r1
 1567 0020 1A60     		str	r2, [r3]
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1568              		.loc 1 1258 1 view .LVU506
 1569 0022 7047     		bx	lr
 1570              	.LVL95:
 1571              	.L120:
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1572              		.loc 1 1253 9 is_stmt 1 view .LVU507
 1573 0024 03F18043 		add	r3, r3, #1073741824
 1574 0028 03F52033 		add	r3, r3, #163840
 1575 002c 1A68     		ldr	r2, [r3]
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1576              		.loc 1 1253 36 is_stmt 0 view .LVU508
 1577 002e 00F01F00 		and	r0, r0, #31
 1578              	.LVL96:
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1579              		.loc 1 1253 36 view .LVU509
 1580 0032 0121     		movs	r1, #1
 1581 0034 8140     		lsls	r1, r1, r0
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1582              		.loc 1 1253 32 view .LVU510
 1583 0036 22EA0102 		bic	r2, r2, r1
 1584 003a 1A60     		str	r2, [r3]
 1585 003c 7047     		bx	lr
 1586              		.cfi_endproc
 1587              	.LFE133:
 1589              		.section	.text.enet_interrupt_flag_get,"ax",%progbits
 1590              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 98


 1591              		.global	enet_interrupt_flag_get
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1596              	enet_interrupt_flag_get:
 1597              	.LVL97:
 1598              	.LFB134:
1297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
 1599              		.loc 1 1297 1 is_stmt 1 view -0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603              		@ link register save eliminated.
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1604              		.loc 1 1298 5 view .LVU512
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1605              		.loc 1 1298 18 is_stmt 0 view .LVU513
 1606 0000 8309     		lsrs	r3, r0, #6
 1607 0002 03F18043 		add	r3, r3, #1073741824
 1608 0006 03F52033 		add	r3, r3, #163840
 1609 000a 1B68     		ldr	r3, [r3]
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1610              		.loc 1 1298 43 view .LVU514
 1611 000c 00F01F00 		and	r0, r0, #31
 1612              	.LVL98:
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1613              		.loc 1 1298 14 view .LVU515
 1614 0010 C340     		lsrs	r3, r3, r0
1298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return SET;
 1615              		.loc 1 1298 7 view .LVU516
 1616 0012 13F0010F 		tst	r3, #1
 1617 0016 01D0     		beq	.L123
1299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 1618              		.loc 1 1299 16 view .LVU517
 1619 0018 0120     		movs	r0, #1
 1620 001a 7047     		bx	lr
 1621              	.L123:
1301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1622              		.loc 1 1301 16 view .LVU518
 1623 001c 0020     		movs	r0, #0
1303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1624              		.loc 1 1303 1 view .LVU519
 1625 001e 7047     		bx	lr
 1626              		.cfi_endproc
 1627              	.LFE134:
 1629              		.section	.text.enet_interrupt_flag_clear,"ax",%progbits
 1630              		.align	1
 1631              		.global	enet_interrupt_flag_clear
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1636              	enet_interrupt_flag_clear:
 1637              	.LVL99:
 1638              	.LFB135:
1328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1639              		.loc 1 1328 1 is_stmt 1 view -0
 1640              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 99


 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1644              		.loc 1 1330 5 view .LVU521
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1645              		.loc 1 1330 36 is_stmt 0 view .LVU522
 1646 0000 00F01F02 		and	r2, r0, #31
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1647              		.loc 1 1330 5 view .LVU523
 1648 0004 8009     		lsrs	r0, r0, #6
 1649              	.LVL100:
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1650              		.loc 1 1330 5 view .LVU524
 1651 0006 00F18040 		add	r0, r0, #1073741824
 1652 000a 00F52030 		add	r0, r0, #163840
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1653              		.loc 1 1330 36 view .LVU525
 1654 000e 0123     		movs	r3, #1
 1655 0010 9340     		lsls	r3, r3, r2
1330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1656              		.loc 1 1330 34 view .LVU526
 1657 0012 0360     		str	r3, [r0]
1331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1658              		.loc 1 1331 1 view .LVU527
 1659 0014 7047     		bx	lr
 1660              		.cfi_endproc
 1661              	.LFE135:
 1663              		.section	.text.enet_rx_enable,"ax",%progbits
 1664              		.align	1
 1665              		.global	enet_rx_enable
 1666              		.syntax unified
 1667              		.thumb
 1668              		.thumb_func
 1670              	enet_rx_enable:
 1671              	.LFB138:
1366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
 1672              		.loc 1 1366 1 is_stmt 1 view -0
 1673              		.cfi_startproc
 1674              		@ args = 0, pretend = 0, frame = 0
 1675              		@ frame_needed = 0, uses_anonymous_args = 0
 1676              		@ link register save eliminated.
1367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1677              		.loc 1 1367 5 view .LVU529
 1678 0000 054A     		ldr	r2, .L126
 1679 0002 1368     		ldr	r3, [r2]
1367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1680              		.loc 1 1367 18 is_stmt 0 view .LVU530
 1681 0004 43F00403 		orr	r3, r3, #4
 1682 0008 1360     		str	r3, [r2]
1368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1683              		.loc 1 1368 5 is_stmt 1 view .LVU531
 1684 000a 02F58052 		add	r2, r2, #4096
 1685 000e 9369     		ldr	r3, [r2, #24]
1368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1686              		.loc 1 1368 18 is_stmt 0 view .LVU532
 1687 0010 43F00203 		orr	r3, r3, #2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 100


 1688 0014 9361     		str	r3, [r2, #24]
1369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1689              		.loc 1 1369 1 view .LVU533
 1690 0016 7047     		bx	lr
 1691              	.L127:
 1692              		.align	2
 1693              	.L126:
 1694 0018 00800240 		.word	1073905664
 1695              		.cfi_endproc
 1696              	.LFE138:
 1698              		.section	.text.enet_rx_disable,"ax",%progbits
 1699              		.align	1
 1700              		.global	enet_rx_disable
 1701              		.syntax unified
 1702              		.thumb
 1703              		.thumb_func
 1705              	enet_rx_disable:
 1706              	.LFB139:
1378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
 1707              		.loc 1 1378 1 is_stmt 1 view -0
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 0, uses_anonymous_args = 0
 1711              		@ link register save eliminated.
1379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1712              		.loc 1 1379 5 view .LVU535
 1713 0000 054A     		ldr	r2, .L129
 1714 0002 9369     		ldr	r3, [r2, #24]
1379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1715              		.loc 1 1379 18 is_stmt 0 view .LVU536
 1716 0004 23F00203 		bic	r3, r3, #2
 1717 0008 9361     		str	r3, [r2, #24]
1380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1718              		.loc 1 1380 5 is_stmt 1 view .LVU537
 1719 000a A2F58052 		sub	r2, r2, #4096
 1720 000e 1368     		ldr	r3, [r2]
1380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1721              		.loc 1 1380 18 is_stmt 0 view .LVU538
 1722 0010 23F00403 		bic	r3, r3, #4
 1723 0014 1360     		str	r3, [r2]
1381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1724              		.loc 1 1381 1 view .LVU539
 1725 0016 7047     		bx	lr
 1726              	.L130:
 1727              		.align	2
 1728              	.L129:
 1729 0018 00900240 		.word	1073909760
 1730              		.cfi_endproc
 1731              	.LFE139:
 1733              		.section	.text.enet_registers_get,"ax",%progbits
 1734              		.align	1
 1735              		.global	enet_registers_get
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1740              	enet_registers_get:
 1741              	.LVL101:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 101


 1742              	.LFB140:
1396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
 1743              		.loc 1 1396 1 is_stmt 1 view -0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 0
 1746              		@ frame_needed = 0, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
1397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1748              		.loc 1 1397 5 view .LVU541
1399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 1749              		.loc 1 1399 5 view .LVU542
1399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 1750              		.loc 1 1399 12 is_stmt 0 view .LVU543
 1751 0000 8446     		mov	ip, r0
 1752              	.LVL102:
1400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1753              		.loc 1 1400 5 is_stmt 1 view .LVU544
1400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1754              		.loc 1 1400 9 is_stmt 0 view .LVU545
 1755 0002 0244     		add	r2, r2, r0
 1756              	.LVL103:
1401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1757              		.loc 1 1401 5 is_stmt 1 view .LVU546
1404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
 1758              		.loc 1 1404 5 view .LVU547
1404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         max = limit;
 1759              		.loc 1 1404 7 is_stmt 0 view .LVU548
 1760 0004 3A2A     		cmp	r2, #58
 1761 0006 0DD9     		bls	.L134
1405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1762              		.loc 1 1405 13 view .LVU549
 1763 0008 3A22     		movs	r2, #58
 1764              	.LVL104:
1405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1765              		.loc 1 1405 13 view .LVU550
 1766 000a 0BE0     		b	.L134
 1767              	.LVL105:
 1768              	.L135:
1410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1769              		.loc 1 1410 9 is_stmt 1 discriminator 2 view .LVU551
1410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1770              		.loc 1 1410 17 is_stmt 0 discriminator 2 view .LVU552
 1771 000c 074B     		ldr	r3, .L137
 1772 000e 33F81C30 		ldrh	r3, [r3, ip, lsl #1]
 1773 0012 03F18043 		add	r3, r3, #1073741824
 1774 0016 03F52033 		add	r3, r3, #163840
 1775 001a 1B68     		ldr	r3, [r3]
1410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         preg++;
 1776              		.loc 1 1410 15 discriminator 2 view .LVU553
 1777 001c 41F8043B 		str	r3, [r1], #4
 1778              	.LVL106:
1411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 1779              		.loc 1 1411 9 is_stmt 1 discriminator 2 view .LVU554
1408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1780              		.loc 1 1408 31 discriminator 2 view .LVU555
 1781 0020 0CF1010C 		add	ip, ip, #1
 1782              	.LVL107:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 102


 1783              	.L134:
1408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1784              		.loc 1 1408 18 discriminator 1 view .LVU556
 1785 0024 9445     		cmp	ip, r2
 1786 0026 F1D3     		bcc	.L135
1413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1787              		.loc 1 1413 1 is_stmt 0 view .LVU557
 1788 0028 7047     		bx	lr
 1789              	.L138:
 1790 002a 00BF     		.align	2
 1791              	.L137:
 1792 002c 00000000 		.word	enet_reg_tab
 1793              		.cfi_endproc
 1794              	.LFE140:
 1796              		.section	.text.enet_debug_status_get,"ax",%progbits
 1797              		.align	1
 1798              		.global	enet_debug_status_get
 1799              		.syntax unified
 1800              		.thumb
 1801              		.thumb_func
 1803              	enet_debug_status_get:
 1804              	.LVL108:
 1805              	.LFB141:
1435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
 1806              		.loc 1 1435 1 is_stmt 1 view -0
 1807              		.cfi_startproc
 1808              		@ args = 0, pretend = 0, frame = 0
 1809              		@ frame_needed = 0, uses_anonymous_args = 0
 1810              		@ link register save eliminated.
1436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1811              		.loc 1 1436 5 view .LVU559
1438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 1812              		.loc 1 1438 5 view .LVU560
 1813 0000 B0F5407F 		cmp	r0, #768
 1814 0004 19D0     		beq	.L140
 1815 0006 0AD9     		bls	.L149
 1816 0008 B0F5C02F 		cmp	r0, #393216
 1817 000c 1AD0     		beq	.L145
 1818 000e B0F5401F 		cmp	r0, #3145728
 1819 0012 1CD1     		bne	.L144
1452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1820              		.loc 1 1452 9 view .LVU561
1452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1821              		.loc 1 1452 22 is_stmt 0 view .LVU562
 1822 0014 114B     		ldr	r3, .L150
 1823 0016 586B     		ldr	r0, [r3, #52]
 1824              	.LVL109:
1452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1825              		.loc 1 1452 20 view .LVU563
 1826 0018 C0F30150 		ubfx	r0, r0, #20, #2
 1827              	.LVL110:
1453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 1828              		.loc 1 1453 9 is_stmt 1 view .LVU564
 1829 001c 7047     		bx	lr
 1830              	.LVL111:
 1831              	.L149:
1438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 103


 1832              		.loc 1 1438 5 is_stmt 0 view .LVU565
 1833 001e 0628     		cmp	r0, #6
 1834 0020 06D0     		beq	.L142
 1835 0022 6028     		cmp	r0, #96
 1836 0024 13D1     		bne	.L144
1443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1837              		.loc 1 1443 9 is_stmt 1 view .LVU566
1443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1838              		.loc 1 1443 22 is_stmt 0 view .LVU567
 1839 0026 0D4B     		ldr	r3, .L150
 1840 0028 586B     		ldr	r0, [r3, #52]
 1841              	.LVL112:
1443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1842              		.loc 1 1443 20 view .LVU568
 1843 002a C0F34110 		ubfx	r0, r0, #5, #2
 1844              	.LVL113:
1444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
 1845              		.loc 1 1444 9 is_stmt 1 view .LVU569
 1846 002e 7047     		bx	lr
 1847              	.LVL114:
 1848              	.L142:
1440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1849              		.loc 1 1440 9 view .LVU570
1440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1850              		.loc 1 1440 22 is_stmt 0 view .LVU571
 1851 0030 0A4B     		ldr	r3, .L150
 1852 0032 586B     		ldr	r0, [r3, #52]
 1853              	.LVL115:
1440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1854              		.loc 1 1440 20 view .LVU572
 1855 0034 C0F34100 		ubfx	r0, r0, #1, #2
 1856              	.LVL116:
1441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
 1857              		.loc 1 1441 9 is_stmt 1 view .LVU573
 1858 0038 7047     		bx	lr
 1859              	.LVL117:
 1860              	.L140:
1446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1861              		.loc 1 1446 9 view .LVU574
1446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1862              		.loc 1 1446 22 is_stmt 0 view .LVU575
 1863 003a 084B     		ldr	r3, .L150
 1864 003c 586B     		ldr	r0, [r3, #52]
 1865              	.LVL118:
1446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1866              		.loc 1 1446 20 view .LVU576
 1867 003e C0F30120 		ubfx	r0, r0, #8, #2
 1868              	.LVL119:
1447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
 1869              		.loc 1 1447 9 is_stmt 1 view .LVU577
 1870 0042 7047     		bx	lr
 1871              	.LVL120:
 1872              	.L145:
1449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1873              		.loc 1 1449 9 view .LVU578
1449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1874              		.loc 1 1449 22 is_stmt 0 view .LVU579
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 104


 1875 0044 054B     		ldr	r3, .L150
 1876 0046 586B     		ldr	r0, [r3, #52]
 1877              	.LVL121:
1449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 1878              		.loc 1 1449 20 view .LVU580
 1879 0048 C0F34140 		ubfx	r0, r0, #17, #2
 1880              	.LVL122:
1450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
 1881              		.loc 1 1450 9 is_stmt 1 view .LVU581
 1882 004c 7047     		bx	lr
 1883              	.LVL123:
 1884              	.L144:
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1885              		.loc 1 1455 9 view .LVU582
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1886              		.loc 1 1455 22 is_stmt 0 view .LVU583
 1887 004e 034B     		ldr	r3, .L150
 1888 0050 5B6B     		ldr	r3, [r3, #52]
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1889              		.loc 1 1455 11 view .LVU584
 1890 0052 1840     		ands	r0, r3, r0
 1891              	.LVL124:
1455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1892              		.loc 1 1455 11 view .LVU585
 1893 0054 00D0     		beq	.L139
1456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 1894              		.loc 1 1456 24 view .LVU586
 1895 0056 0120     		movs	r0, #1
 1896              	.LVL125:
1460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1897              		.loc 1 1460 5 is_stmt 1 view .LVU587
 1898              	.L139:
1461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1899              		.loc 1 1461 1 is_stmt 0 view .LVU588
 1900 0058 7047     		bx	lr
 1901              	.L151:
 1902 005a 00BF     		.align	2
 1903              	.L150:
 1904 005c 00800240 		.word	1073905664
 1905              		.cfi_endproc
 1906              	.LFE141:
 1908              		.section	.text.enet_address_filter_enable,"ax",%progbits
 1909              		.align	1
 1910              		.global	enet_address_filter_enable
 1911              		.syntax unified
 1912              		.thumb
 1913              		.thumb_func
 1915              	enet_address_filter_enable:
 1916              	.LVL126:
 1917              	.LFB142:
1473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
 1918              		.loc 1 1473 1 is_stmt 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 0
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922              		@ link register save eliminated.
1474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 105


 1923              		.loc 1 1474 5 view .LVU590
 1924 0000 024A     		ldr	r2, .L153
 1925 0002 8358     		ldr	r3, [r0, r2]
1474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1926              		.loc 1 1474 39 is_stmt 0 view .LVU591
 1927 0004 43F00043 		orr	r3, r3, #-2147483648
 1928 0008 8350     		str	r3, [r0, r2]
1475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1929              		.loc 1 1475 1 view .LVU592
 1930 000a 7047     		bx	lr
 1931              	.L154:
 1932              		.align	2
 1933              	.L153:
 1934 000c 40800240 		.word	1073905728
 1935              		.cfi_endproc
 1936              	.LFE142:
 1938              		.section	.text.enet_address_filter_disable,"ax",%progbits
 1939              		.align	1
 1940              		.global	enet_address_filter_disable
 1941              		.syntax unified
 1942              		.thumb
 1943              		.thumb_func
 1945              	enet_address_filter_disable:
 1946              	.LVL127:
 1947              	.LFB143:
1488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
 1948              		.loc 1 1488 1 is_stmt 1 view -0
 1949              		.cfi_startproc
 1950              		@ args = 0, pretend = 0, frame = 0
 1951              		@ frame_needed = 0, uses_anonymous_args = 0
 1952              		@ link register save eliminated.
1489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1953              		.loc 1 1489 5 view .LVU594
 1954 0000 024A     		ldr	r2, .L156
 1955 0002 8358     		ldr	r3, [r0, r2]
1489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 1956              		.loc 1 1489 39 is_stmt 0 view .LVU595
 1957 0004 23F00043 		bic	r3, r3, #-2147483648
 1958 0008 8350     		str	r3, [r0, r2]
1490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1959              		.loc 1 1490 1 view .LVU596
 1960 000a 7047     		bx	lr
 1961              	.L157:
 1962              		.align	2
 1963              	.L156:
 1964 000c 40800240 		.word	1073905728
 1965              		.cfi_endproc
 1966              	.LFE143:
 1968              		.section	.text.enet_address_filter_config,"ax",%progbits
 1969              		.align	1
 1970              		.global	enet_address_filter_config
 1971              		.syntax unified
 1972              		.thumb
 1973              		.thumb_func
 1975              	enet_address_filter_config:
 1976              	.LVL128:
 1977              	.LFB144:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 106


1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1978              		.loc 1 1515 1 is_stmt 1 view -0
 1979              		.cfi_startproc
 1980              		@ args = 0, pretend = 0, frame = 0
 1981              		@ frame_needed = 0, uses_anonymous_args = 0
 1982              		@ link register save eliminated.
1515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1983              		.loc 1 1515 1 is_stmt 0 view .LVU598
 1984 0000 10B4     		push	{r4}
 1985              	.LCFI11:
 1986              		.cfi_def_cfa_offset 4
 1987              		.cfi_offset 4, -4
1516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1988              		.loc 1 1516 5 is_stmt 1 view .LVU599
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1989              		.loc 1 1519 5 view .LVU600
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1990              		.loc 1 1519 11 is_stmt 0 view .LVU601
 1991 0002 054C     		ldr	r4, .L160
1519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 1992              		.loc 1 1519 9 view .LVU602
 1993 0004 0359     		ldr	r3, [r0, r4]
 1994              	.LVL129:
1522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1995              		.loc 1 1522 5 is_stmt 1 view .LVU603
1522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1996              		.loc 1 1522 9 is_stmt 0 view .LVU604
 1997 0006 23F0FE43 		bic	r3, r3, #2130706432
 1998              	.LVL130:
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 1999              		.loc 1 1523 5 is_stmt 1 view .LVU605
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2000              		.loc 1 1523 23 is_stmt 0 view .LVU606
 2001 000a 1143     		orrs	r1, r1, r2
 2002              	.LVL131:
1523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2003              		.loc 1 1523 9 view .LVU607
 2004 000c 1943     		orrs	r1, r1, r3
 2005              	.LVL132:
1524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2006              		.loc 1 1524 5 is_stmt 1 view .LVU608
1524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2007              		.loc 1 1524 39 is_stmt 0 view .LVU609
 2008 000e 0151     		str	r1, [r0, r4]
1525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2009              		.loc 1 1525 1 view .LVU610
 2010 0010 5DF8044B 		ldr	r4, [sp], #4
 2011              	.LCFI12:
 2012              		.cfi_restore 4
 2013              		.cfi_def_cfa_offset 0
 2014 0014 7047     		bx	lr
 2015              	.L161:
 2016 0016 00BF     		.align	2
 2017              	.L160:
 2018 0018 40800240 		.word	1073905728
 2019              		.cfi_endproc
 2020              	.LFE144:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 107


 2022              		.section	.text.enet_phy_write_read,"ax",%progbits
 2023              		.align	1
 2024              		.global	enet_phy_write_read
 2025              		.syntax unified
 2026              		.thumb
 2027              		.thumb_func
 2029              	enet_phy_write_read:
 2030              	.LVL133:
 2031              	.LFB146:
1596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 2032              		.loc 1 1596 1 is_stmt 1 view -0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
1596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 2037              		.loc 1 1596 1 is_stmt 0 view .LVU612
 2038 0000 10B4     		push	{r4}
 2039              	.LCFI13:
 2040              		.cfi_def_cfa_offset 4
 2041              		.cfi_offset 4, -4
 2042 0002 0446     		mov	r4, r0
1597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2043              		.loc 1 1597 5 is_stmt 1 view .LVU613
1598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2044              		.loc 1 1598 5 view .LVU614
 2045              	.LVL134:
1599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2046              		.loc 1 1599 5 view .LVU615
1602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2047              		.loc 1 1602 5 view .LVU616
1602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2048              		.loc 1 1602 9 is_stmt 0 view .LVU617
 2049 0004 1848     		ldr	r0, .L171
 2050              	.LVL135:
1602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2051              		.loc 1 1602 9 view .LVU618
 2052 0006 0069     		ldr	r0, [r0, #16]
 2053              	.LVL136:
1603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2054              		.loc 1 1603 5 is_stmt 1 view .LVU619
1603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2055              		.loc 1 1603 9 is_stmt 0 view .LVU620
 2056 0008 20F47F40 		bic	r0, r0, #65280
 2057              	.LVL137:
1603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2058              		.loc 1 1603 9 view .LVU621
 2059 000c 20F0C300 		bic	r0, r0, #195
 2060              	.LVL138:
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2061              		.loc 1 1604 5 is_stmt 1 view .LVU622
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2062              		.loc 1 1604 25 is_stmt 0 view .LVU623
 2063 0010 9201     		lsls	r2, r2, #6
 2064              	.LVL139:
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2065              		.loc 1 1604 25 view .LVU624
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 108


 2066 0012 02F4F862 		and	r2, r2, #1984
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2067              		.loc 1 1604 23 view .LVU625
 2068 0016 2243     		orrs	r2, r2, r4
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2069              		.loc 1 1604 51 view .LVU626
 2070 0018 C902     		lsls	r1, r1, #11
 2071              	.LVL140:
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2072              		.loc 1 1604 51 view .LVU627
 2073 001a 89B2     		uxth	r1, r1
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2074              		.loc 1 1604 49 view .LVU628
 2075 001c 0A43     		orrs	r2, r2, r1
1604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2076              		.loc 1 1604 9 view .LVU629
 2077 001e 0243     		orrs	r2, r2, r0
 2078 0020 42F00102 		orr	r2, r2, #1
 2079              	.LVL141:
1607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2080              		.loc 1 1607 5 is_stmt 1 view .LVU630
1607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2081              		.loc 1 1607 7 is_stmt 0 view .LVU631
 2082 0024 022C     		cmp	r4, #2
 2083 0026 18D0     		beq	.L170
 2084              	.L163:
1612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 2085              		.loc 1 1612 5 is_stmt 1 view .LVU632
1612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     do {
 2086              		.loc 1 1612 22 is_stmt 0 view .LVU633
 2087 0028 0F49     		ldr	r1, .L171
 2088 002a 0A61     		str	r2, [r1, #16]
1598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2089              		.loc 1 1598 14 view .LVU634
 2090 002c 0022     		movs	r2, #0
 2091              	.LVL142:
 2092              	.L165:
1613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 2093              		.loc 1 1613 5 is_stmt 1 discriminator 2 view .LVU635
1614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 2094              		.loc 1 1614 9 discriminator 2 view .LVU636
1614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 2095              		.loc 1 1614 21 is_stmt 0 discriminator 2 view .LVU637
 2096 002e 0E49     		ldr	r1, .L171
 2097              	.LVL143:
1614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 2098              		.loc 1 1614 21 discriminator 2 view .LVU638
 2099 0030 0969     		ldr	r1, [r1, #16]
 2100              	.LVL144:
1615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2101              		.loc 1 1615 9 is_stmt 1 discriminator 2 view .LVU639
1615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2102              		.loc 1 1615 16 is_stmt 0 discriminator 2 view .LVU640
 2103 0032 0132     		adds	r2, r2, #1
 2104              	.LVL145:
1616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2105              		.loc 1 1616 33 is_stmt 1 discriminator 2 view .LVU641
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 109


 2106 0034 11F0010F 		tst	r1, #1
 2107 0038 02D0     		beq	.L164
1616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2108              		.loc 1 1616 33 is_stmt 0 discriminator 1 view .LVU642
 2109 003a 0C49     		ldr	r1, .L171+4
 2110              	.LVL146:
1616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2111              		.loc 1 1616 33 discriminator 1 view .LVU643
 2112 003c 8A42     		cmp	r2, r1
 2113 003e F6D1     		bne	.L165
 2114              	.L164:
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2115              		.loc 1 1619 5 is_stmt 1 view .LVU644
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2116              		.loc 1 1619 18 is_stmt 0 view .LVU645
 2117 0040 094A     		ldr	r2, .L171
 2118              	.LVL147:
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2119              		.loc 1 1619 18 view .LVU646
 2120 0042 1269     		ldr	r2, [r2, #16]
 2121              	.LVL148:
1619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2122              		.loc 1 1619 7 view .LVU647
 2123 0044 12F0010F 		tst	r2, #1
 2124 0048 0BD0     		beq	.L168
1599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2125              		.loc 1 1599 15 view .LVU648
 2126 004a 0020     		movs	r0, #0
 2127              	.L166:
 2128              	.LVL149:
1624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2129              		.loc 1 1624 5 is_stmt 1 view .LVU649
1624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2130              		.loc 1 1624 7 is_stmt 0 view .LVU650
 2131 004c 14B9     		cbnz	r4, .L167
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2132              		.loc 1 1625 9 is_stmt 1 view .LVU651
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2133              		.loc 1 1625 29 is_stmt 0 view .LVU652
 2134 004e 064A     		ldr	r2, .L171
 2135              	.LVL150:
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2136              		.loc 1 1625 29 view .LVU653
 2137 0050 5269     		ldr	r2, [r2, #20]
 2138              	.LVL151:
1625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2139              		.loc 1 1625 17 view .LVU654
 2140 0052 1A80     		strh	r2, [r3]	@ movhi
 2141              	.LVL152:
 2142              	.L167:
1628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 2143              		.loc 1 1628 5 is_stmt 1 view .LVU655
1629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2144              		.loc 1 1629 1 is_stmt 0 view .LVU656
 2145 0054 5DF8044B 		ldr	r4, [sp], #4
 2146              	.LCFI14:
 2147              		.cfi_remember_state
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 110


 2148              		.cfi_restore 4
 2149              		.cfi_def_cfa_offset 0
 2150 0058 7047     		bx	lr
 2151              	.LVL153:
 2152              	.L170:
 2153              	.LCFI15:
 2154              		.cfi_restore_state
1608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2155              		.loc 1 1608 9 is_stmt 1 view .LVU657
1608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2156              		.loc 1 1608 29 is_stmt 0 view .LVU658
 2157 005a 1888     		ldrh	r0, [r3]
1608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2158              		.loc 1 1608 27 view .LVU659
 2159 005c 0249     		ldr	r1, .L171
 2160 005e 4861     		str	r0, [r1, #20]
 2161 0060 E2E7     		b	.L163
 2162              	.LVL154:
 2163              	.L168:
1620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2164              		.loc 1 1620 20 view .LVU660
 2165 0062 0120     		movs	r0, #1
 2166 0064 F2E7     		b	.L166
 2167              	.L172:
 2168 0066 00BF     		.align	2
 2169              	.L171:
 2170 0068 00800240 		.word	1073905664
 2171 006c FFFF0400 		.word	327679
 2172              		.cfi_endproc
 2173              	.LFE146:
 2175              		.section	.text.enet_phy_config,"ax",%progbits
 2176              		.align	1
 2177              		.global	enet_phy_config
 2178              		.syntax unified
 2179              		.thumb
 2180              		.thumb_func
 2182              	enet_phy_config:
 2183              	.LFB145:
1534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 2184              		.loc 1 1534 1 is_stmt 1 view -0
 2185              		.cfi_startproc
 2186              		@ args = 0, pretend = 0, frame = 8
 2187              		@ frame_needed = 0, uses_anonymous_args = 0
 2188 0000 10B5     		push	{r4, lr}
 2189              	.LCFI16:
 2190              		.cfi_def_cfa_offset 8
 2191              		.cfi_offset 4, -8
 2192              		.cfi_offset 14, -4
 2193 0002 82B0     		sub	sp, sp, #8
 2194              	.LCFI17:
 2195              		.cfi_def_cfa_offset 16
1535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg;
 2196              		.loc 1 1535 5 view .LVU662
1536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
 2197              		.loc 1 1536 5 view .LVU663
1537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2198              		.loc 1 1537 5 view .LVU664
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 111


1538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2199              		.loc 1 1538 5 view .LVU665
 2200              	.LVL155:
1541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2201              		.loc 1 1541 5 view .LVU666
1541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2202              		.loc 1 1541 9 is_stmt 0 view .LVU667
 2203 0004 284B     		ldr	r3, .L184
 2204 0006 1C69     		ldr	r4, [r3, #16]
 2205              	.LVL156:
1542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2206              		.loc 1 1542 5 is_stmt 1 view .LVU668
1542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2207              		.loc 1 1542 9 is_stmt 0 view .LVU669
 2208 0008 24F01C04 		bic	r4, r4, #28
 2209              	.LVL157:
1545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2210              		.loc 1 1545 5 is_stmt 1 view .LVU670
1545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2211              		.loc 1 1545 14 is_stmt 0 view .LVU671
 2212 000c 0120     		movs	r0, #1
 2213 000e FFF7FEFF 		bl	rcu_clock_freq_get
 2214              	.LVL158:
1548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2215              		.loc 1 1548 5 is_stmt 1 view .LVU672
1548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2216              		.loc 1 1548 8 is_stmt 0 view .LVU673
 2217 0012 264B     		ldr	r3, .L184+4
 2218 0014 0344     		add	r3, r3, r0
1548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2219              		.loc 1 1548 7 view .LVU674
 2220 0016 264A     		ldr	r2, .L184+8
 2221 0018 9342     		cmp	r3, r2
 2222 001a 11D2     		bcs	.L174
1549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2223              		.loc 1 1549 9 is_stmt 1 view .LVU675
1549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2224              		.loc 1 1549 13 is_stmt 0 view .LVU676
 2225 001c 44F00804 		orr	r4, r4, #8
 2226              	.LVL159:
 2227              	.L175:
1561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2228              		.loc 1 1561 5 is_stmt 1 view .LVU677
1561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2229              		.loc 1 1561 22 is_stmt 0 view .LVU678
 2230 0020 214B     		ldr	r3, .L184
 2231 0022 1C61     		str	r4, [r3, #16]
1564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 2232              		.loc 1 1564 5 is_stmt 1 view .LVU679
1564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 2233              		.loc 1 1564 15 is_stmt 0 view .LVU680
 2234 0024 4FF40043 		mov	r3, #32768
 2235 0028 ADF80630 		strh	r3, [sp, #6]	@ movhi
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2236              		.loc 1 1565 5 is_stmt 1 view .LVU681
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2237              		.loc 1 1565 18 is_stmt 0 view .LVU682
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 112


 2238 002c 0DF10603 		add	r3, sp, #6
 2239 0030 0022     		movs	r2, #0
 2240 0032 0121     		movs	r1, #1
 2241 0034 0220     		movs	r0, #2
 2242              	.LVL160:
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2243              		.loc 1 1565 18 view .LVU683
 2244 0036 FFF7FEFF 		bl	enet_phy_write_read
 2245              	.LVL161:
1565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2246              		.loc 1 1565 7 view .LVU684
 2247 003a F0B9     		cbnz	r0, .L182
 2248              	.L178:
 2249              	.LVL162:
1582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2250              		.loc 1 1582 1 view .LVU685
 2251 003c 02B0     		add	sp, sp, #8
 2252              	.LCFI18:
 2253              		.cfi_remember_state
 2254              		.cfi_def_cfa_offset 8
 2255              		@ sp needed
 2256 003e 10BD     		pop	{r4, pc}
 2257              	.LVL163:
 2258              	.L174:
 2259              	.LCFI19:
 2260              		.cfi_restore_state
1550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2261              		.loc 1 1550 12 is_stmt 1 view .LVU686
1550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2262              		.loc 1 1550 15 is_stmt 0 view .LVU687
 2263 0040 1C4B     		ldr	r3, .L184+12
 2264 0042 0344     		add	r3, r3, r0
1550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2265              		.loc 1 1550 14 view .LVU688
 2266 0044 1C4A     		ldr	r2, .L184+16
 2267 0046 9342     		cmp	r3, r2
 2268 0048 02D8     		bhi	.L176
1551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2269              		.loc 1 1551 9 is_stmt 1 view .LVU689
1551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2270              		.loc 1 1551 13 is_stmt 0 view .LVU690
 2271 004a 44F00C04 		orr	r4, r4, #12
 2272              	.LVL164:
1551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2273              		.loc 1 1551 13 view .LVU691
 2274 004e E7E7     		b	.L175
 2275              	.L176:
1552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2276              		.loc 1 1552 12 is_stmt 1 view .LVU692
1552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2277              		.loc 1 1552 15 is_stmt 0 view .LVU693
 2278 0050 1A4B     		ldr	r3, .L184+20
 2279 0052 0344     		add	r3, r3, r0
1552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2280              		.loc 1 1552 14 view .LVU694
 2281 0054 1A4A     		ldr	r2, .L184+24
 2282 0056 9342     		cmp	r3, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 113


 2283 0058 E2D3     		bcc	.L175
1554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2284              		.loc 1 1554 12 is_stmt 1 view .LVU695
1554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2285              		.loc 1 1554 15 is_stmt 0 view .LVU696
 2286 005a 1A4B     		ldr	r3, .L184+28
 2287 005c 0344     		add	r3, r3, r0
1554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2288              		.loc 1 1554 14 view .LVU697
 2289 005e 1A4A     		ldr	r2, .L184+32
 2290 0060 9342     		cmp	r3, r2
 2291 0062 02D8     		bhi	.L177
1555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2292              		.loc 1 1555 9 is_stmt 1 view .LVU698
1555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2293              		.loc 1 1555 13 is_stmt 0 view .LVU699
 2294 0064 44F00404 		orr	r4, r4, #4
 2295              	.LVL165:
1555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2296              		.loc 1 1555 13 view .LVU700
 2297 0068 DAE7     		b	.L175
 2298              	.L177:
1556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2299              		.loc 1 1556 12 is_stmt 1 view .LVU701
1556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2300              		.loc 1 1556 60 is_stmt 0 view .LVU702
 2301 006a 184B     		ldr	r3, .L184+36
 2302 006c 0344     		add	r3, r3, r0
1556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2303              		.loc 1 1556 14 view .LVU703
 2304 006e 184A     		ldr	r2, .L184+40
 2305 0070 9342     		cmp	r3, r2
 2306 0072 16D8     		bhi	.L179
1557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2307              		.loc 1 1557 9 is_stmt 1 view .LVU704
1557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2308              		.loc 1 1557 13 is_stmt 0 view .LVU705
 2309 0074 44F01004 		orr	r4, r4, #16
 2310              	.LVL166:
1557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 2311              		.loc 1 1557 13 view .LVU706
 2312 0078 D2E7     		b	.L175
 2313              	.LVL167:
 2314              	.L182:
1569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2315              		.loc 1 1569 5 is_stmt 1 view .LVU707
 2316 007a 1648     		ldr	r0, .L184+44
 2317 007c FFF7FEFF 		bl	enet_delay
 2318              	.LVL168:
1572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2319              		.loc 1 1572 5 view .LVU708
1572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2320              		.loc 1 1572 18 is_stmt 0 view .LVU709
 2321 0080 0DF10603 		add	r3, sp, #6
 2322 0084 0022     		movs	r2, #0
 2323 0086 0121     		movs	r1, #1
 2324 0088 1046     		mov	r0, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 114


 2325 008a FFF7FEFF 		bl	enet_phy_write_read
 2326              	.LVL169:
1572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return enet_state;
 2327              		.loc 1 1572 7 view .LVU710
 2328 008e 0028     		cmp	r0, #0
 2329 0090 D4D0     		beq	.L178
1577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2330              		.loc 1 1577 5 is_stmt 1 view .LVU711
1577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2331              		.loc 1 1577 14 is_stmt 0 view .LVU712
 2332 0092 BDF90630 		ldrsh	r3, [sp, #6]
1577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2333              		.loc 1 1577 7 view .LVU713
 2334 0096 002B     		cmp	r3, #0
 2335 0098 01DB     		blt	.L183
1578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2336              		.loc 1 1578 20 view .LVU714
 2337 009a 0120     		movs	r0, #1
 2338 009c CEE7     		b	.L178
 2339              	.L183:
1538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2340              		.loc 1 1538 15 view .LVU715
 2341 009e 0020     		movs	r0, #0
 2342 00a0 CCE7     		b	.L178
 2343              	.LVL170:
 2344              	.L179:
1559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2345              		.loc 1 1559 16 view .LVU716
 2346 00a2 0020     		movs	r0, #0
 2347              	.LVL171:
1559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2348              		.loc 1 1559 16 view .LVU717
 2349 00a4 CAE7     		b	.L178
 2350              	.L185:
 2351 00a6 00BF     		.align	2
 2352              	.L184:
 2353 00a8 00800240 		.word	1073905664
 2354 00ac 00D3CEFE 		.word	-20000000
 2355 00b0 C0E1E400 		.word	15000000
 2356 00b4 40F1E9FD 		.word	-35000000
 2357 00b8 3F787D01 		.word	24999999
 2358 00bc 00796CFC 		.word	-60000000
 2359 00c0 005A6202 		.word	40000000
 2360 00c4 001F0AFA 		.word	-100000000
 2361 00c8 7FF0FA02 		.word	49999999
 2362 00cc 802E0FF7 		.word	-150000000
 2363 00d0 804A5D05 		.word	90000000
 2364 00d4 FFFF0400 		.word	327679
 2365              		.cfi_endproc
 2366              	.LFE145:
 2368              		.section	.text.enet_init,"ax",%progbits
 2369              		.align	1
 2370              		.global	enet_init
 2371              		.syntax unified
 2372              		.thumb
 2373              		.thumb_func
 2375              	enet_init:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 115


 2376              	.LVL172:
 2377              	.LFB118:
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2378              		.loc 1 338 1 is_stmt 1 view -0
 2379              		.cfi_startproc
 2380              		@ args = 0, pretend = 0, frame = 8
 2381              		@ frame_needed = 0, uses_anonymous_args = 0
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2382              		.loc 1 338 1 is_stmt 0 view .LVU719
 2383 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2384              	.LCFI20:
 2385              		.cfi_def_cfa_offset 20
 2386              		.cfi_offset 4, -20
 2387              		.cfi_offset 5, -16
 2388              		.cfi_offset 6, -12
 2389              		.cfi_offset 7, -8
 2390              		.cfi_offset 14, -4
 2391 0002 83B0     		sub	sp, sp, #12
 2392              	.LCFI21:
 2393              		.cfi_def_cfa_offset 32
 2394 0004 0446     		mov	r4, r0
 2395 0006 0D46     		mov	r5, r1
 2396 0008 1646     		mov	r6, r2
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 2397              		.loc 1 339 5 is_stmt 1 view .LVU720
 2398              	.LVL173:
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2399              		.loc 1 340 5 view .LVU721
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2400              		.loc 1 341 5 view .LVU722
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2401              		.loc 1 342 5 view .LVU723
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2402              		.loc 1 342 14 is_stmt 0 view .LVU724
 2403 000a 0023     		movs	r3, #0
 2404 000c ADF80630 		strh	r3, [sp, #6]	@ movhi
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2405              		.loc 1 343 5 is_stmt 1 view .LVU725
 2406              	.LVL174:
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2407              		.loc 1 346 5 view .LVU726
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2408              		.loc 1 346 17 is_stmt 0 view .LVU727
 2409 0010 FFF7FEFF 		bl	enet_phy_config
 2410              	.LVL175:
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2411              		.loc 1 346 7 view .LVU728
 2412 0014 38B9     		cbnz	r0, .L187
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 2413              		.loc 1 347 9 is_stmt 1 view .LVU729
 2414 0016 3B48     		ldr	r0, .L216
 2415 0018 FFF7FEFF 		bl	enet_delay
 2416              	.LVL176:
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2417              		.loc 1 348 9 view .LVU730
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2418              		.loc 1 348 21 is_stmt 0 view .LVU731
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 116


 2419 001c FFF7FEFF 		bl	enet_phy_config
 2420              	.LVL177:
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2421              		.loc 1 348 11 view .LVU732
 2422 0020 0346     		mov	r3, r0
 2423 0022 0028     		cmp	r0, #0
 2424 0024 6AD0     		beq	.L188
 2425              	.L187:
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2426              		.loc 1 353 5 is_stmt 1 view .LVU733
 2427 0026 FFF7FEFF 		bl	enet_default_init
 2428              	.LVL178:
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 2429              		.loc 1 356 5 view .LVU734
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 2430              		.loc 1 356 16 is_stmt 0 view .LVU735
 2431 002a 2746     		mov	r7, r4
 2432              	.LVL179:
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2433              		.loc 1 358 5 is_stmt 1 view .LVU736
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2434              		.loc 1 358 7 is_stmt 0 view .LVU737
 2435 002c 012C     		cmp	r4, #1
 2436 002e 51D1     		bne	.L189
 2437              	.LVL180:
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2438              		.loc 1 341 14 view .LVU738
 2439 0030 0024     		movs	r4, #0
 2440              	.LVL181:
 2441              	.L191:
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2442              		.loc 1 360 9 is_stmt 1 discriminator 2 view .LVU739
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 2443              		.loc 1 361 13 discriminator 2 view .LVU740
 2444 0032 0DF10603 		add	r3, sp, #6
 2445 0036 0122     		movs	r2, #1
 2446 0038 1146     		mov	r1, r2
 2447 003a 0020     		movs	r0, #0
 2448 003c FFF7FEFF 		bl	enet_phy_write_read
 2449              	.LVL182:
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2450              		.loc 1 362 13 discriminator 2 view .LVU741
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2451              		.loc 1 362 23 is_stmt 0 discriminator 2 view .LVU742
 2452 0040 BDF80630 		ldrh	r3, [sp, #6]
 2453 0044 03F00403 		and	r3, r3, #4
 2454 0048 ADF80630 		strh	r3, [sp, #6]	@ movhi
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 2455              		.loc 1 363 13 is_stmt 1 discriminator 2 view .LVU743
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 2456              		.loc 1 363 20 is_stmt 0 discriminator 2 view .LVU744
 2457 004c 0134     		adds	r4, r4, #1
 2458              	.LVL183:
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2459              		.loc 1 364 38 is_stmt 1 discriminator 2 view .LVU745
 2460 004e 13B9     		cbnz	r3, .L190
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 117


 2461              		.loc 1 364 38 is_stmt 0 discriminator 1 view .LVU746
 2462 0050 2D4B     		ldr	r3, .L216+4
 2463 0052 9C42     		cmp	r4, r3
 2464 0054 EDD9     		bls	.L191
 2465              	.L190:
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2466              		.loc 1 366 9 is_stmt 1 view .LVU747
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2467              		.loc 1 366 11 is_stmt 0 view .LVU748
 2468 0056 2D4B     		ldr	r3, .L216+8
 2469 0058 9C42     		cmp	r4, r3
 2470 005a 00F05B81 		beq	.L210
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2471              		.loc 1 370 9 is_stmt 1 view .LVU749
 2472              	.LVL184:
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2473              		.loc 1 373 9 view .LVU750
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2474              		.loc 1 373 19 is_stmt 0 view .LVU751
 2475 005e 4FF48053 		mov	r3, #4096
 2476 0062 ADF80630 		strh	r3, [sp, #6]	@ movhi
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2477              		.loc 1 374 9 is_stmt 1 view .LVU752
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2478              		.loc 1 374 21 is_stmt 0 view .LVU753
 2479 0066 0DF10603 		add	r3, sp, #6
 2480 006a 0022     		movs	r2, #0
 2481 006c 0121     		movs	r1, #1
 2482 006e 0220     		movs	r0, #2
 2483 0070 FFF7FEFF 		bl	enet_phy_write_read
 2484              	.LVL185:
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2485              		.loc 1 375 9 is_stmt 1 view .LVU754
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2486              		.loc 1 375 11 is_stmt 0 view .LVU755
 2487 0074 0346     		mov	r3, r0
 2488 0076 0028     		cmp	r0, #0
 2489 0078 40D0     		beq	.L188
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2490              		.loc 1 370 17 view .LVU756
 2491 007a 0024     		movs	r4, #0
 2492              	.LVL186:
 2493              	.L193:
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2494              		.loc 1 381 9 is_stmt 1 discriminator 2 view .LVU757
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 2495              		.loc 1 382 13 discriminator 2 view .LVU758
 2496 007c 0DF10603 		add	r3, sp, #6
 2497 0080 0122     		movs	r2, #1
 2498 0082 1146     		mov	r1, r2
 2499 0084 0020     		movs	r0, #0
 2500 0086 FFF7FEFF 		bl	enet_phy_write_read
 2501              	.LVL187:
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2502              		.loc 1 383 13 discriminator 2 view .LVU759
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 2503              		.loc 1 383 23 is_stmt 0 discriminator 2 view .LVU760
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 118


 2504 008a BDF80630 		ldrh	r3, [sp, #6]
 2505 008e 03F02003 		and	r3, r3, #32
 2506 0092 ADF80630 		strh	r3, [sp, #6]	@ movhi
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2507              		.loc 1 384 13 is_stmt 1 discriminator 2 view .LVU761
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2508              		.loc 1 384 20 is_stmt 0 discriminator 2 view .LVU762
 2509 0096 0134     		adds	r4, r4, #1
 2510              	.LVL188:
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2511              		.loc 1 385 38 is_stmt 1 discriminator 2 view .LVU763
 2512 0098 13B9     		cbnz	r3, .L192
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2513              		.loc 1 385 38 is_stmt 0 discriminator 1 view .LVU764
 2514 009a 1B4B     		ldr	r3, .L216+4
 2515 009c 9C42     		cmp	r4, r3
 2516 009e EDD9     		bls	.L193
 2517              	.L192:
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2518              		.loc 1 387 9 is_stmt 1 view .LVU765
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return enet_state;
 2519              		.loc 1 387 11 is_stmt 0 view .LVU766
 2520 00a0 1A4B     		ldr	r3, .L216+8
 2521 00a2 9C42     		cmp	r4, r3
 2522 00a4 00F03881 		beq	.L211
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2523              		.loc 1 391 9 is_stmt 1 view .LVU767
 2524              	.LVL189:
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 2525              		.loc 1 394 9 view .LVU768
 2526 00a8 0DF10603 		add	r3, sp, #6
 2527 00ac 1022     		movs	r2, #16
 2528 00ae 0121     		movs	r1, #1
 2529 00b0 0020     		movs	r0, #0
 2530 00b2 FFF7FEFF 		bl	enet_phy_write_read
 2531              	.LVL190:
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2532              		.loc 1 396 9 view .LVU769
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2533              		.loc 1 396 42 is_stmt 0 view .LVU770
 2534 00b6 BDF80630 		ldrh	r3, [sp, #6]
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2535              		.loc 1 396 11 view .LVU771
 2536 00ba 13F0040F 		tst	r3, #4
 2537 00be 07D0     		beq	.L212
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 2538              		.loc 1 397 24 view .LVU772
 2539 00c0 4FF40067 		mov	r7, #2048
 2540              	.LVL191:
 2541              	.L194:
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2542              		.loc 1 402 9 is_stmt 1 view .LVU773
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2543              		.loc 1 402 11 is_stmt 0 view .LVU774
 2544 00c4 13F0020F 		tst	r3, #2
 2545 00c8 26D1     		bne	.L195
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 119


 2546              		.loc 1 405 13 is_stmt 1 view .LVU775
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2547              		.loc 1 405 24 is_stmt 0 view .LVU776
 2548 00ca 47F48047 		orr	r7, r7, #16384
 2549              	.LVL192:
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2550              		.loc 1 405 24 view .LVU777
 2551 00ce 23E0     		b	.L195
 2552              	.L212:
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2553              		.loc 1 399 24 view .LVU778
 2554 00d0 0027     		movs	r7, #0
 2555              	.LVL193:
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 2556              		.loc 1 399 24 view .LVU779
 2557 00d2 F7E7     		b	.L194
 2558              	.LVL194:
 2559              	.L189:
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2560              		.loc 1 408 9 is_stmt 1 view .LVU780
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2561              		.loc 1 408 64 is_stmt 0 view .LVU781
 2562 00d4 E308     		lsrs	r3, r4, #3
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2563              		.loc 1 408 21 view .LVU782
 2564 00d6 03F48073 		and	r3, r3, #256
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2565              		.loc 1 408 19 view .LVU783
 2566 00da ADF80630 		strh	r3, [sp, #6]	@ movhi
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2567              		.loc 1 409 9 is_stmt 1 view .LVU784
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2568              		.loc 1 409 65 is_stmt 0 view .LVU785
 2569 00de 6408     		lsrs	r4, r4, #1
 2570              	.LVL195:
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2571              		.loc 1 409 22 view .LVU786
 2572 00e0 04F40054 		and	r4, r4, #8192
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2573              		.loc 1 409 19 view .LVU787
 2574 00e4 2343     		orrs	r3, r3, r4
 2575 00e6 ADF80630 		strh	r3, [sp, #6]	@ movhi
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2576              		.loc 1 410 9 is_stmt 1 view .LVU788
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2577              		.loc 1 410 21 is_stmt 0 view .LVU789
 2578 00ea 0DF10603 		add	r3, sp, #6
 2579 00ee 0022     		movs	r2, #0
 2580 00f0 0121     		movs	r1, #1
 2581 00f2 0220     		movs	r0, #2
 2582 00f4 FFF7FEFF 		bl	enet_phy_write_read
 2583              	.LVL196:
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2584              		.loc 1 411 9 is_stmt 1 view .LVU790
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2585              		.loc 1 411 11 is_stmt 0 view .LVU791
 2586 00f8 0346     		mov	r3, r0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 120


 2587 00fa 48B9     		cbnz	r0, .L215
 2588              	.LVL197:
 2589              	.L188:
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2590              		.loc 1 621 1 view .LVU792
 2591 00fc 1846     		mov	r0, r3
 2592 00fe 03B0     		add	sp, sp, #12
 2593              	.LCFI22:
 2594              		.cfi_remember_state
 2595              		.cfi_def_cfa_offset 20
 2596              		@ sp needed
 2597 0100 F0BD     		pop	{r4, r5, r6, r7, pc}
 2598              	.LVL198:
 2599              	.L217:
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2600              		.loc 1 621 1 view .LVU793
 2601 0102 00BF     		.align	2
 2602              	.L216:
 2603 0104 FFFF8F00 		.word	9437183
 2604 0108 FEFF0400 		.word	327678
 2605 010c FFFF0400 		.word	327679
 2606              	.LVL199:
 2607              	.L215:
 2608              	.LCFI23:
 2609              		.cfi_restore_state
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2610              		.loc 1 416 9 is_stmt 1 view .LVU794
 2611 0110 6FF07F40 		mvn	r0, #-16777216
 2612              	.LVL200:
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2613              		.loc 1 416 9 is_stmt 0 view .LVU795
 2614 0114 FFF7FEFF 		bl	enet_delay
 2615              	.LVL201:
 2616              	.L195:
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2617              		.loc 1 419 5 is_stmt 1 view .LVU796
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2618              		.loc 1 419 15 is_stmt 0 view .LVU797
 2619 0118 814A     		ldr	r2, .L218
 2620 011a 1368     		ldr	r3, [r2]
 2621              	.LVL202:
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2622              		.loc 1 421 5 is_stmt 1 view .LVU798
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2623              		.loc 1 421 15 is_stmt 0 view .LVU799
 2624 011c 23F4B043 		bic	r3, r3, #22528
 2625              	.LVL203:
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2626              		.loc 1 422 5 is_stmt 1 view .LVU800
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2627              		.loc 1 422 15 is_stmt 0 view .LVU801
 2628 0120 1F43     		orrs	r7, r7, r3
 2629              	.LVL204:
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2630              		.loc 1 423 5 is_stmt 1 view .LVU802
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2631              		.loc 1 423 18 is_stmt 0 view .LVU803
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 121


 2632 0122 1760     		str	r7, [r2]
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2633              		.loc 1 427 5 is_stmt 1 view .LVU804
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2634              		.loc 1 427 7 is_stmt 0 view .LVU805
 2635 0124 15F4806F 		tst	r5, #1024
 2636 0128 0CD0     		beq	.L196
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2637              		.loc 1 428 9 is_stmt 1 view .LVU806
 2638 012a 1368     		ldr	r3, [r2]
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2639              		.loc 1 428 22 is_stmt 0 view .LVU807
 2640 012c 43F48063 		orr	r3, r3, #1024
 2641 0130 1360     		str	r3, [r2]
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2642              		.loc 1 430 9 is_stmt 1 view .LVU808
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2643              		.loc 1 430 19 is_stmt 0 view .LVU809
 2644 0132 02F58052 		add	r2, r2, #4096
 2645 0136 9369     		ldr	r3, [r2, #24]
 2646              	.LVL205:
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2647              		.loc 1 432 9 is_stmt 1 view .LVU810
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2648              		.loc 1 432 19 is_stmt 0 view .LVU811
 2649 0138 23F08063 		bic	r3, r3, #67108864
 2650              	.LVL206:
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2651              		.loc 1 433 9 is_stmt 1 view .LVU812
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2652              		.loc 1 433 42 is_stmt 0 view .LVU813
 2653 013c 05F08065 		and	r5, r5, #67108864
 2654              	.LVL207:
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2655              		.loc 1 433 19 view .LVU814
 2656 0140 1D43     		orrs	r5, r5, r3
 2657              	.LVL208:
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2658              		.loc 1 434 9 is_stmt 1 view .LVU815
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2659              		.loc 1 434 22 is_stmt 0 view .LVU816
 2660 0142 9561     		str	r5, [r2, #24]
 2661              	.LVL209:
 2662              	.L196:
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2663              		.loc 1 438 5 is_stmt 1 view .LVU817
 2664 0144 764A     		ldr	r2, .L218
 2665 0146 5368     		ldr	r3, [r2, #4]
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2666              		.loc 1 438 19 is_stmt 0 view .LVU818
 2667 0148 3343     		orrs	r3, r3, r6
 2668 014a 5360     		str	r3, [r2, #4]
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2669              		.loc 1 442 5 is_stmt 1 view .LVU819
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2670              		.loc 1 442 31 is_stmt 0 view .LVU820
 2671 014c 754B     		ldr	r3, .L218+4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 122


 2672 014e 1B68     		ldr	r3, [r3]
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2673              		.loc 1 442 7 view .LVU821
 2674 0150 13F0010F 		tst	r3, #1
 2675 0154 15D0     		beq	.L197
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2676              		.loc 1 443 9 is_stmt 1 view .LVU822
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2677              		.loc 1 443 18 is_stmt 0 view .LVU823
 2678 0156 734B     		ldr	r3, .L218+4
 2679 0158 5B68     		ldr	r3, [r3, #4]
 2680              	.LVL210:
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2681              		.loc 1 445 9 is_stmt 1 view .LVU824
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2682              		.loc 1 445 19 is_stmt 0 view .LVU825
 2683 015a 1146     		mov	r1, r2
 2684 015c 1268     		ldr	r2, [r2]
 2685              	.LVL211:
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2686              		.loc 1 446 9 is_stmt 1 view .LVU826
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2687              		.loc 1 448 9 view .LVU827
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2688              		.loc 1 448 19 is_stmt 0 view .LVU828
 2689 015e 22F00072 		bic	r2, r2, #33554432
 2690              	.LVL212:
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2691              		.loc 1 448 19 view .LVU829
 2692 0162 22F08002 		bic	r2, r2, #128
 2693              	.LVL213:
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2694              		.loc 1 449 9 is_stmt 1 view .LVU830
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2695              		.loc 1 449 14 is_stmt 0 view .LVU831
 2696 0166 7048     		ldr	r0, .L218+8
 2697 0168 1840     		ands	r0, r0, r3
 2698              	.LVL214:
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2699              		.loc 1 450 9 is_stmt 1 view .LVU832
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2700              		.loc 1 450 19 is_stmt 0 view .LVU833
 2701 016a 0243     		orrs	r2, r2, r0
 2702              	.LVL215:
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2703              		.loc 1 451 9 is_stmt 1 view .LVU834
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2704              		.loc 1 451 22 is_stmt 0 view .LVU835
 2705 016c 0A60     		str	r2, [r1]
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2706              		.loc 1 453 9 is_stmt 1 view .LVU836
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2707              		.loc 1 453 19 is_stmt 0 view .LVU837
 2708 016e 01F58051 		add	r1, r1, #4096
 2709 0172 8A69     		ldr	r2, [r1, #24]
 2710              	.LVL216:
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 123


 2711              		.loc 1 454 9 is_stmt 1 view .LVU838
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2712              		.loc 1 456 9 view .LVU839
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2713              		.loc 1 456 19 is_stmt 0 view .LVU840
 2714 0174 22F0C002 		bic	r2, r2, #192
 2715              	.LVL217:
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 2716              		.loc 1 457 9 is_stmt 1 view .LVU841
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2717              		.loc 1 458 9 view .LVU842
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2718              		.loc 1 458 28 is_stmt 0 view .LVU843
 2719 0178 9B08     		lsrs	r3, r3, #2
 2720              	.LVL218:
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2721              		.loc 1 458 28 view .LVU844
 2722 017a 03F0C003 		and	r3, r3, #192
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2723              		.loc 1 458 19 view .LVU845
 2724 017e 1343     		orrs	r3, r3, r2
 2725              	.LVL219:
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2726              		.loc 1 459 9 is_stmt 1 view .LVU846
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2727              		.loc 1 459 22 is_stmt 0 view .LVU847
 2728 0180 8B61     		str	r3, [r1, #24]
 2729              	.LVL220:
 2730              	.L197:
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2731              		.loc 1 463 5 is_stmt 1 view .LVU848
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2732              		.loc 1 463 31 is_stmt 0 view .LVU849
 2733 0182 684B     		ldr	r3, .L218+4
 2734 0184 1B68     		ldr	r3, [r3]
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2735              		.loc 1 463 7 view .LVU850
 2736 0186 13F0020F 		tst	r3, #2
 2737 018a 09D0     		beq	.L198
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2738              		.loc 1 464 9 is_stmt 1 view .LVU851
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2739              		.loc 1 464 14 is_stmt 0 view .LVU852
 2740 018c 654B     		ldr	r3, .L218+4
 2741 018e 9A68     		ldr	r2, [r3, #8]
 2742              	.LVL221:
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2743              		.loc 1 466 9 is_stmt 1 view .LVU853
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2744              		.loc 1 466 19 is_stmt 0 view .LVU854
 2745 0190 6649     		ldr	r1, .L218+12
 2746 0192 0B68     		ldr	r3, [r1]
 2747              	.LVL222:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2748              		.loc 1 468 9 is_stmt 1 view .LVU855
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2749              		.loc 1 468 19 is_stmt 0 view .LVU856
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 124


 2750 0194 23F0E063 		bic	r3, r3, #117440512
 2751              	.LVL223:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2752              		.loc 1 468 19 view .LVU857
 2753 0198 23F48033 		bic	r3, r3, #65536
 2754              	.LVL224:
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2755              		.loc 1 470 9 is_stmt 1 view .LVU858
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2756              		.loc 1 470 19 is_stmt 0 view .LVU859
 2757 019c 1343     		orrs	r3, r3, r2
 2758              	.LVL225:
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2759              		.loc 1 471 9 is_stmt 1 view .LVU860
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2760              		.loc 1 471 23 is_stmt 0 view .LVU861
 2761 019e 0B60     		str	r3, [r1]
 2762              	.LVL226:
 2763              	.L198:
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2764              		.loc 1 475 5 is_stmt 1 view .LVU862
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2765              		.loc 1 475 31 is_stmt 0 view .LVU863
 2766 01a0 604B     		ldr	r3, .L218+4
 2767 01a2 1B68     		ldr	r3, [r3]
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2768              		.loc 1 475 7 view .LVU864
 2769 01a4 13F0040F 		tst	r3, #4
 2770 01a8 09D0     		beq	.L199
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2771              		.loc 1 476 9 is_stmt 1 view .LVU865
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2772              		.loc 1 476 14 is_stmt 0 view .LVU866
 2773 01aa 5E4B     		ldr	r3, .L218+4
 2774 01ac DA68     		ldr	r2, [r3, #12]
 2775              	.LVL227:
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2776              		.loc 1 478 9 is_stmt 1 view .LVU867
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2777              		.loc 1 478 19 is_stmt 0 view .LVU868
 2778 01ae 5F49     		ldr	r1, .L218+12
 2779 01b0 0B68     		ldr	r3, [r1]
 2780              	.LVL228:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2781              		.loc 1 480 9 is_stmt 1 view .LVU869
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2782              		.loc 1 480 19 is_stmt 0 view .LVU870
 2783 01b2 23F47E03 		bic	r3, r3, #16646144
 2784              	.LVL229:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2785              		.loc 1 480 19 view .LVU871
 2786 01b6 23F47C53 		bic	r3, r3, #16128
 2787              	.LVL230:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2788              		.loc 1 481 9 is_stmt 1 view .LVU872
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2789              		.loc 1 481 19 is_stmt 0 view .LVU873
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 125


 2790 01ba 1343     		orrs	r3, r3, r2
 2791              	.LVL231:
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2792              		.loc 1 482 9 is_stmt 1 view .LVU874
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2793              		.loc 1 482 23 is_stmt 0 view .LVU875
 2794 01bc 0B60     		str	r3, [r1]
 2795              	.LVL232:
 2796              	.L199:
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2797              		.loc 1 486 5 is_stmt 1 view .LVU876
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2798              		.loc 1 486 31 is_stmt 0 view .LVU877
 2799 01be 594B     		ldr	r3, .L218+4
 2800 01c0 1B68     		ldr	r3, [r3]
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2801              		.loc 1 486 7 view .LVU878
 2802 01c2 13F0080F 		tst	r3, #8
 2803 01c6 09D0     		beq	.L200
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2804              		.loc 1 487 9 is_stmt 1 view .LVU879
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2805              		.loc 1 487 14 is_stmt 0 view .LVU880
 2806 01c8 564B     		ldr	r3, .L218+4
 2807 01ca 1A69     		ldr	r2, [r3, #16]
 2808              	.LVL233:
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2809              		.loc 1 489 9 is_stmt 1 view .LVU881
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2810              		.loc 1 489 19 is_stmt 0 view .LVU882
 2811 01cc 5749     		ldr	r1, .L218+12
 2812 01ce 0B68     		ldr	r3, [r1]
 2813              	.LVL234:
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2814              		.loc 1 491 9 is_stmt 1 view .LVU883
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2815              		.loc 1 491 19 is_stmt 0 view .LVU884
 2816 01d0 23F44043 		bic	r3, r3, #49152
 2817              	.LVL235:
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2818              		.loc 1 491 19 view .LVU885
 2819 01d4 23F00203 		bic	r3, r3, #2
 2820              	.LVL236:
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2821              		.loc 1 492 9 is_stmt 1 view .LVU886
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2822              		.loc 1 492 19 is_stmt 0 view .LVU887
 2823 01d8 1343     		orrs	r3, r3, r2
 2824              	.LVL237:
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2825              		.loc 1 493 9 is_stmt 1 view .LVU888
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2826              		.loc 1 493 23 is_stmt 0 view .LVU889
 2827 01da 0B60     		str	r3, [r1]
 2828              	.LVL238:
 2829              	.L200:
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 126


 2830              		.loc 1 497 5 is_stmt 1 view .LVU890
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2831              		.loc 1 497 31 is_stmt 0 view .LVU891
 2832 01dc 514B     		ldr	r3, .L218+4
 2833 01de 1B68     		ldr	r3, [r3]
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2834              		.loc 1 497 7 view .LVU892
 2835 01e0 13F0100F 		tst	r3, #16
 2836 01e4 07D0     		beq	.L201
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2837              		.loc 1 498 9 is_stmt 1 view .LVU893
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2838              		.loc 1 498 14 is_stmt 0 view .LVU894
 2839 01e6 4F4B     		ldr	r3, .L218+4
 2840 01e8 5B69     		ldr	r3, [r3, #20]
 2841              	.LVL239:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2842              		.loc 1 500 9 is_stmt 1 view .LVU895
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2843              		.loc 1 500 19 is_stmt 0 view .LVU896
 2844 01ea 5049     		ldr	r1, .L218+12
 2845 01ec 8869     		ldr	r0, [r1, #24]
 2846              	.LVL240:
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2847              		.loc 1 502 9 is_stmt 1 view .LVU897
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2848              		.loc 1 502 19 is_stmt 0 view .LVU898
 2849 01ee 504A     		ldr	r2, .L218+16
 2850 01f0 0240     		ands	r2, r2, r0
 2851              	.LVL241:
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2852              		.loc 1 503 9 is_stmt 1 view .LVU899
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2853              		.loc 1 503 19 is_stmt 0 view .LVU900
 2854 01f2 1343     		orrs	r3, r3, r2
 2855              	.LVL242:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2856              		.loc 1 504 9 is_stmt 1 view .LVU901
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2857              		.loc 1 504 22 is_stmt 0 view .LVU902
 2858 01f4 8B61     		str	r3, [r1, #24]
 2859              	.LVL243:
 2860              	.L201:
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2861              		.loc 1 508 5 is_stmt 1 view .LVU903
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2862              		.loc 1 508 31 is_stmt 0 view .LVU904
 2863 01f6 4B4B     		ldr	r3, .L218+4
 2864 01f8 1B68     		ldr	r3, [r3]
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2865              		.loc 1 508 7 view .LVU905
 2866 01fa 13F0200F 		tst	r3, #32
 2867 01fe 12D0     		beq	.L202
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2868              		.loc 1 509 9 is_stmt 1 view .LVU906
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2869              		.loc 1 509 18 is_stmt 0 view .LVU907
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 127


 2870 0200 484B     		ldr	r3, .L218+4
 2871 0202 9969     		ldr	r1, [r3, #24]
 2872              	.LVL244:
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2873              		.loc 1 511 9 is_stmt 1 view .LVU908
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2874              		.loc 1 511 19 is_stmt 0 view .LVU909
 2875 0204 494A     		ldr	r2, .L218+12
 2876 0206 9369     		ldr	r3, [r2, #24]
 2877              	.LVL245:
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2878              		.loc 1 512 9 is_stmt 1 view .LVU910
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2879              		.loc 1 514 9 view .LVU911
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2880              		.loc 1 514 19 is_stmt 0 view .LVU912
 2881 0208 23F08073 		bic	r3, r3, #16777216
 2882              	.LVL246:
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2883              		.loc 1 514 19 view .LVU913
 2884 020c 23F00403 		bic	r3, r3, #4
 2885              	.LVL247:
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2886              		.loc 1 515 9 is_stmt 1 view .LVU914
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2887              		.loc 1 515 14 is_stmt 0 view .LVU915
 2888 0210 4848     		ldr	r0, .L218+20
 2889 0212 0840     		ands	r0, r0, r1
 2890              	.LVL248:
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2891              		.loc 1 516 9 is_stmt 1 view .LVU916
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2892              		.loc 1 516 19 is_stmt 0 view .LVU917
 2893 0214 0343     		orrs	r3, r3, r0
 2894              	.LVL249:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2895              		.loc 1 517 9 is_stmt 1 view .LVU918
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2896              		.loc 1 517 22 is_stmt 0 view .LVU919
 2897 0216 9361     		str	r3, [r2, #24]
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2898              		.loc 1 519 9 is_stmt 1 view .LVU920
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2899              		.loc 1 519 19 is_stmt 0 view .LVU921
 2900 0218 1368     		ldr	r3, [r2]
 2901              	.LVL250:
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2902              		.loc 1 520 9 is_stmt 1 view .LVU922
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 2903              		.loc 1 522 9 view .LVU923
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 2904              		.loc 1 522 19 is_stmt 0 view .LVU924
 2905 021a 23F08003 		bic	r3, r3, #128
 2906              	.LVL251:
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2907              		.loc 1 523 9 is_stmt 1 view .LVU925
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= temp;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 128


 2908              		.loc 1 523 14 is_stmt 0 view .LVU926
 2909 021e 01F08001 		and	r1, r1, #128
 2910              	.LVL252:
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2911              		.loc 1 524 9 is_stmt 1 view .LVU927
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2912              		.loc 1 524 19 is_stmt 0 view .LVU928
 2913 0222 0B43     		orrs	r3, r3, r1
 2914              	.LVL253:
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2915              		.loc 1 525 9 is_stmt 1 view .LVU929
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2916              		.loc 1 525 23 is_stmt 0 view .LVU930
 2917 0224 1360     		str	r3, [r2]
 2918              	.LVL254:
 2919              	.L202:
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2920              		.loc 1 529 5 is_stmt 1 view .LVU931
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2921              		.loc 1 529 31 is_stmt 0 view .LVU932
 2922 0226 3F4B     		ldr	r3, .L218+4
 2923 0228 1B68     		ldr	r3, [r3]
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2924              		.loc 1 529 7 view .LVU933
 2925 022a 13F0400F 		tst	r3, #64
 2926 022e 07D0     		beq	.L203
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2927              		.loc 1 530 9 is_stmt 1 view .LVU934
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2928              		.loc 1 530 18 is_stmt 0 view .LVU935
 2929 0230 3C4B     		ldr	r3, .L218+4
 2930 0232 DA69     		ldr	r2, [r3, #28]
 2931              	.LVL255:
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2932              		.loc 1 532 9 is_stmt 1 view .LVU936
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2933              		.loc 1 532 19 is_stmt 0 view .LVU937
 2934 0234 3A49     		ldr	r1, .L218
 2935 0236 CB69     		ldr	r3, [r1, #28]
 2936              	.LVL256:
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2937              		.loc 1 534 9 is_stmt 1 view .LVU938
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2938              		.loc 1 534 19 is_stmt 0 view .LVU939
 2939 0238 5B0C     		lsrs	r3, r3, #17
 2940              	.LVL257:
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2941              		.loc 1 534 19 view .LVU940
 2942 023a 5B04     		lsls	r3, r3, #17
 2943              	.LVL258:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2944              		.loc 1 535 9 is_stmt 1 view .LVU941
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2945              		.loc 1 535 19 is_stmt 0 view .LVU942
 2946 023c 1343     		orrs	r3, r3, r2
 2947              	.LVL259:
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 129


 2948              		.loc 1 536 9 is_stmt 1 view .LVU943
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 2949              		.loc 1 536 22 is_stmt 0 view .LVU944
 2950 023e CB61     		str	r3, [r1, #28]
 2951              	.LVL260:
 2952              	.L203:
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2953              		.loc 1 540 5 is_stmt 1 view .LVU945
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2954              		.loc 1 540 31 is_stmt 0 view .LVU946
 2955 0240 384B     		ldr	r3, .L218+4
 2956 0242 1B68     		ldr	r3, [r3]
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2957              		.loc 1 540 7 view .LVU947
 2958 0244 13F0800F 		tst	r3, #128
 2959 0248 18D0     		beq	.L204
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2960              		.loc 1 541 9 is_stmt 1 view .LVU948
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2961              		.loc 1 541 18 is_stmt 0 view .LVU949
 2962 024a 364B     		ldr	r3, .L218+4
 2963 024c 1B6A     		ldr	r3, [r3, #32]
 2964              	.LVL261:
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2965              		.loc 1 543 9 is_stmt 1 view .LVU950
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2966              		.loc 1 543 19 is_stmt 0 view .LVU951
 2967 024e 3448     		ldr	r0, .L218
 2968 0250 8269     		ldr	r2, [r0, #24]
 2969              	.LVL262:
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 2970              		.loc 1 544 9 is_stmt 1 view .LVU952
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2971              		.loc 1 546 9 view .LVU953
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2972              		.loc 1 546 19 is_stmt 0 view .LVU954
 2973 0252 22F0BE02 		bic	r2, r2, #190
 2974              	.LVL263:
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2975              		.loc 1 546 19 view .LVU955
 2976 0256 1204     		lsls	r2, r2, #16
 2977 0258 120C     		lsrs	r2, r2, #16
 2978              	.LVL264:
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2979              		.loc 1 548 9 is_stmt 1 view .LVU956
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2980              		.loc 1 548 14 is_stmt 0 view .LVU957
 2981 025a 23F47F41 		bic	r1, r3, #65280
 2982 025e 21F04101 		bic	r1, r1, #65
 2983              	.LVL265:
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2984              		.loc 1 550 9 is_stmt 1 view .LVU958
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2985              		.loc 1 550 19 is_stmt 0 view .LVU959
 2986 0262 0A43     		orrs	r2, r2, r1
 2987              	.LVL266:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 130


 2988              		.loc 1 551 9 is_stmt 1 view .LVU960
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 2989              		.loc 1 551 23 is_stmt 0 view .LVU961
 2990 0264 8261     		str	r2, [r0, #24]
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2991              		.loc 1 553 9 is_stmt 1 view .LVU962
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2992              		.loc 1 553 19 is_stmt 0 view .LVU963
 2993 0266 3149     		ldr	r1, .L218+12
 2994              	.LVL267:
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2995              		.loc 1 553 19 view .LVU964
 2996 0268 D1F88020 		ldr	r2, [r1, #128]
 2997              	.LVL268:
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 2998              		.loc 1 554 9 is_stmt 1 view .LVU965
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 2999              		.loc 1 556 9 view .LVU966
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 3000              		.loc 1 556 19 is_stmt 0 view .LVU967
 3001 026c 22F07702 		bic	r2, r2, #119
 3002              	.LVL269:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 3003              		.loc 1 557 9 is_stmt 1 view .LVU968
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3004              		.loc 1 558 9 view .LVU969
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3005              		.loc 1 558 28 is_stmt 0 view .LVU970
 3006 0270 1B0A     		lsrs	r3, r3, #8
 3007              	.LVL270:
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3008              		.loc 1 558 28 view .LVU971
 3009 0272 03F07703 		and	r3, r3, #119
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3010              		.loc 1 558 19 view .LVU972
 3011 0276 1343     		orrs	r3, r3, r2
 3012              	.LVL271:
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3013              		.loc 1 559 9 is_stmt 1 view .LVU973
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3014              		.loc 1 559 23 is_stmt 0 view .LVU974
 3015 0278 C1F88030 		str	r3, [r1, #128]
 3016              	.LVL272:
 3017              	.L204:
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3018              		.loc 1 563 5 is_stmt 1 view .LVU975
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3019              		.loc 1 563 31 is_stmt 0 view .LVU976
 3020 027c 294B     		ldr	r3, .L218+4
 3021 027e 1B68     		ldr	r3, [r3]
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3022              		.loc 1 563 7 view .LVU977
 3023 0280 13F4807F 		tst	r3, #256
 3024 0284 03D0     		beq	.L205
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3025              		.loc 1 564 9 is_stmt 1 view .LVU978
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 131


 3026              		.loc 1 564 37 is_stmt 0 view .LVU979
 3027 0286 274B     		ldr	r3, .L218+4
 3028 0288 5A6A     		ldr	r2, [r3, #36]
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3029              		.loc 1 564 22 view .LVU980
 3030 028a 254B     		ldr	r3, .L218
 3031 028c 9A60     		str	r2, [r3, #8]
 3032              	.L205:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3033              		.loc 1 568 5 is_stmt 1 view .LVU981
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3034              		.loc 1 568 31 is_stmt 0 view .LVU982
 3035 028e 254B     		ldr	r3, .L218+4
 3036 0290 1B68     		ldr	r3, [r3]
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3037              		.loc 1 568 7 view .LVU983
 3038 0292 13F4007F 		tst	r3, #512
 3039 0296 03D0     		beq	.L206
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3040              		.loc 1 569 9 is_stmt 1 view .LVU984
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3041              		.loc 1 569 37 is_stmt 0 view .LVU985
 3042 0298 224B     		ldr	r3, .L218+4
 3043 029a 9A6A     		ldr	r2, [r3, #40]
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3044              		.loc 1 569 22 view .LVU986
 3045 029c 204B     		ldr	r3, .L218
 3046 029e DA60     		str	r2, [r3, #12]
 3047              	.L206:
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3048              		.loc 1 573 5 is_stmt 1 view .LVU987
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3049              		.loc 1 573 31 is_stmt 0 view .LVU988
 3050 02a0 204B     		ldr	r3, .L218+4
 3051 02a2 1B68     		ldr	r3, [r3]
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3052              		.loc 1 573 7 view .LVU989
 3053 02a4 13F4806F 		tst	r3, #1024
 3054 02a8 09D0     		beq	.L207
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3055              		.loc 1 574 9 is_stmt 1 view .LVU990
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3056              		.loc 1 574 18 is_stmt 0 view .LVU991
 3057 02aa 1E4B     		ldr	r3, .L218+4
 3058 02ac DA6A     		ldr	r2, [r3, #44]
 3059              	.LVL273:
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3060              		.loc 1 576 9 is_stmt 1 view .LVU992
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3061              		.loc 1 576 19 is_stmt 0 view .LVU993
 3062 02ae 1C49     		ldr	r1, .L218
 3063 02b0 4B68     		ldr	r3, [r1, #4]
 3064              	.LVL274:
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3065              		.loc 1 578 9 is_stmt 1 view .LVU994
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3066              		.loc 1 578 19 is_stmt 0 view .LVU995
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 132


 3067 02b2 23F4FB63 		bic	r3, r3, #2008
 3068              	.LVL275:
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3069              		.loc 1 578 19 view .LVU996
 3070 02b6 23F00603 		bic	r3, r3, #6
 3071              	.LVL276:
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3072              		.loc 1 581 9 is_stmt 1 view .LVU997
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3073              		.loc 1 581 19 is_stmt 0 view .LVU998
 3074 02ba 1343     		orrs	r3, r3, r2
 3075              	.LVL277:
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3076              		.loc 1 582 9 is_stmt 1 view .LVU999
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3077              		.loc 1 582 23 is_stmt 0 view .LVU1000
 3078 02bc 4B60     		str	r3, [r1, #4]
 3079              	.LVL278:
 3080              	.L207:
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3081              		.loc 1 586 5 is_stmt 1 view .LVU1001
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3082              		.loc 1 586 31 is_stmt 0 view .LVU1002
 3083 02be 194B     		ldr	r3, .L218+4
 3084 02c0 1B68     		ldr	r3, [r3]
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3085              		.loc 1 586 7 view .LVU1003
 3086 02c2 13F4006F 		tst	r3, #2048
 3087 02c6 09D0     		beq	.L208
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3088              		.loc 1 587 9 is_stmt 1 view .LVU1004
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3089              		.loc 1 587 18 is_stmt 0 view .LVU1005
 3090 02c8 164B     		ldr	r3, .L218+4
 3091 02ca 1A6B     		ldr	r2, [r3, #48]
 3092              	.LVL279:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3093              		.loc 1 589 9 is_stmt 1 view .LVU1006
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3094              		.loc 1 589 19 is_stmt 0 view .LVU1007
 3095 02cc 1449     		ldr	r1, .L218
 3096 02ce 0B68     		ldr	r3, [r1]
 3097              	.LVL280:
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3098              		.loc 1 591 9 is_stmt 1 view .LVU1008
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3099              		.loc 1 591 19 is_stmt 0 view .LVU1009
 3100 02d0 23F49133 		bic	r3, r3, #74240
 3101              	.LVL281:
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3102              		.loc 1 591 19 view .LVU1010
 3103 02d4 23F07003 		bic	r3, r3, #112
 3104              	.LVL282:
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3105              		.loc 1 593 9 is_stmt 1 view .LVU1011
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3106              		.loc 1 593 19 is_stmt 0 view .LVU1012
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 133


 3107 02d8 1343     		orrs	r3, r3, r2
 3108              	.LVL283:
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3109              		.loc 1 594 9 is_stmt 1 view .LVU1013
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3110              		.loc 1 594 22 is_stmt 0 view .LVU1014
 3111 02da 0B60     		str	r3, [r1]
 3112              	.LVL284:
 3113              	.L208:
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3114              		.loc 1 598 5 is_stmt 1 view .LVU1015
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3115              		.loc 1 598 31 is_stmt 0 view .LVU1016
 3116 02dc 114B     		ldr	r3, .L218+4
 3117 02de 1B68     		ldr	r3, [r3]
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3118              		.loc 1 598 7 view .LVU1017
 3119 02e0 13F4805F 		tst	r3, #4096
 3120 02e4 07D0     		beq	.L209
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3121              		.loc 1 599 9 is_stmt 1 view .LVU1018
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3122              		.loc 1 599 18 is_stmt 0 view .LVU1019
 3123 02e6 0F4B     		ldr	r3, .L218+4
 3124 02e8 5B6B     		ldr	r3, [r3, #52]
 3125              	.LVL285:
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3126              		.loc 1 601 9 is_stmt 1 view .LVU1020
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3127              		.loc 1 601 19 is_stmt 0 view .LVU1021
 3128 02ea 0D49     		ldr	r1, .L218
 3129 02ec 0A68     		ldr	r2, [r1]
 3130              	.LVL286:
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3131              		.loc 1 603 9 is_stmt 1 view .LVU1022
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3132              		.loc 1 603 19 is_stmt 0 view .LVU1023
 3133 02ee 22F44002 		bic	r2, r2, #12582912
 3134              	.LVL287:
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3135              		.loc 1 604 9 is_stmt 1 view .LVU1024
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3136              		.loc 1 604 19 is_stmt 0 view .LVU1025
 3137 02f2 1343     		orrs	r3, r3, r2
 3138              	.LVL288:
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3139              		.loc 1 605 9 is_stmt 1 view .LVU1026
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3140              		.loc 1 605 22 is_stmt 0 view .LVU1027
 3141 02f4 0B60     		str	r3, [r1]
 3142              	.LVL289:
 3143              	.L209:
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3144              		.loc 1 609 5 is_stmt 1 view .LVU1028
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3145              		.loc 1 609 31 is_stmt 0 view .LVU1029
 3146 02f6 0B4B     		ldr	r3, .L218+4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 134


 3147 02f8 1B68     		ldr	r3, [r3]
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3148              		.loc 1 609 7 view .LVU1030
 3149 02fa 13F4005F 		tst	r3, #8192
 3150 02fe 0DD0     		beq	.L213
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3151              		.loc 1 610 9 is_stmt 1 view .LVU1031
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3152              		.loc 1 610 18 is_stmt 0 view .LVU1032
 3153 0300 084B     		ldr	r3, .L218+4
 3154 0302 9B6B     		ldr	r3, [r3, #56]
 3155              	.LVL290:
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3156              		.loc 1 612 9 is_stmt 1 view .LVU1033
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3157              		.loc 1 612 19 is_stmt 0 view .LVU1034
 3158 0304 0649     		ldr	r1, .L218
 3159 0306 0A68     		ldr	r2, [r1]
 3160              	.LVL291:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3161              		.loc 1 614 9 is_stmt 1 view .LVU1035
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3162              		.loc 1 614 19 is_stmt 0 view .LVU1036
 3163 0308 22F46022 		bic	r2, r2, #917504
 3164              	.LVL292:
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3165              		.loc 1 615 9 is_stmt 1 view .LVU1037
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3166              		.loc 1 615 19 is_stmt 0 view .LVU1038
 3167 030c 1343     		orrs	r3, r3, r2
 3168              	.LVL293:
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3169              		.loc 1 616 9 is_stmt 1 view .LVU1039
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3170              		.loc 1 616 22 is_stmt 0 view .LVU1040
 3171 030e 0B60     		str	r3, [r1]
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3172              		.loc 1 620 12 view .LVU1041
 3173 0310 0123     		movs	r3, #1
 3174              	.LVL294:
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3175              		.loc 1 620 12 view .LVU1042
 3176 0312 F3E6     		b	.L188
 3177              	.LVL295:
 3178              	.L210:
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 3179              		.loc 1 367 20 view .LVU1043
 3180 0314 0023     		movs	r3, #0
 3181 0316 F1E6     		b	.L188
 3182              	.LVL296:
 3183              	.L211:
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 3184              		.loc 1 388 20 view .LVU1044
 3185 0318 0023     		movs	r3, #0
 3186 031a EFE6     		b	.L188
 3187              	.LVL297:
 3188              	.L213:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 135


 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3189              		.loc 1 620 12 view .LVU1045
 3190 031c 0123     		movs	r3, #1
 3191 031e EDE6     		b	.L188
 3192              	.L219:
 3193              		.align	2
 3194              	.L218:
 3195 0320 00800240 		.word	1073905664
 3196 0324 00000000 		.word	enet_initpara
 3197 0328 80000002 		.word	33554560
 3198 032c 00900240 		.word	1073909760
 3199 0330 E73FDEFD 		.word	-35766297
 3200 0334 04000001 		.word	16777220
 3201              		.cfi_endproc
 3202              	.LFE118:
 3204              		.section	.text.enet_phyloopback_enable,"ax",%progbits
 3205              		.align	1
 3206              		.global	enet_phyloopback_enable
 3207              		.syntax unified
 3208              		.thumb
 3209              		.thumb_func
 3211              	enet_phyloopback_enable:
 3212              	.LFB147:
1638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 3213              		.loc 1 1638 1 is_stmt 1 view -0
 3214              		.cfi_startproc
 3215              		@ args = 0, pretend = 0, frame = 8
 3216              		@ frame_needed = 0, uses_anonymous_args = 0
 3217 0000 10B5     		push	{r4, lr}
 3218              	.LCFI24:
 3219              		.cfi_def_cfa_offset 8
 3220              		.cfi_offset 4, -8
 3221              		.cfi_offset 14, -4
 3222 0002 82B0     		sub	sp, sp, #8
 3223              	.LCFI25:
 3224              		.cfi_def_cfa_offset 16
1639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3225              		.loc 1 1639 5 view .LVU1047
1639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3226              		.loc 1 1639 14 is_stmt 0 view .LVU1048
 3227 0004 0024     		movs	r4, #0
 3228 0006 ADF80640 		strh	r4, [sp, #6]	@ movhi
1640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3229              		.loc 1 1640 5 is_stmt 1 view .LVU1049
 3230              	.LVL298:
1643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3231              		.loc 1 1643 5 view .LVU1050
 3232 000a 0DF10603 		add	r3, sp, #6
 3233 000e 2246     		mov	r2, r4
 3234 0010 0121     		movs	r1, #1
 3235 0012 2046     		mov	r0, r4
 3236 0014 FFF7FEFF 		bl	enet_phy_write_read
 3237              	.LVL299:
1646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3238              		.loc 1 1646 5 view .LVU1051
1646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3239              		.loc 1 1646 14 is_stmt 0 view .LVU1052
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 136


 3240 0018 BDF80630 		ldrh	r3, [sp, #6]
 3241 001c 43F48043 		orr	r3, r3, #16384
 3242 0020 ADF80630 		strh	r3, [sp, #6]	@ movhi
1649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3243              		.loc 1 1649 5 is_stmt 1 view .LVU1053
1649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3244              		.loc 1 1649 17 is_stmt 0 view .LVU1054
 3245 0024 0DF10603 		add	r3, sp, #6
 3246 0028 2246     		mov	r2, r4
 3247 002a 0121     		movs	r1, #1
 3248 002c 0220     		movs	r0, #2
 3249 002e FFF7FEFF 		bl	enet_phy_write_read
 3250              	.LVL300:
1651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3251              		.loc 1 1651 5 is_stmt 1 view .LVU1055
1652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3252              		.loc 1 1652 1 is_stmt 0 view .LVU1056
 3253 0032 02B0     		add	sp, sp, #8
 3254              	.LCFI26:
 3255              		.cfi_def_cfa_offset 8
 3256              		@ sp needed
 3257 0034 10BD     		pop	{r4, pc}
 3258              		.cfi_endproc
 3259              	.LFE147:
 3261              		.section	.text.enet_phyloopback_disable,"ax",%progbits
 3262              		.align	1
 3263              		.global	enet_phyloopback_disable
 3264              		.syntax unified
 3265              		.thumb
 3266              		.thumb_func
 3268              	enet_phyloopback_disable:
 3269              	.LFB148:
1661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 3270              		.loc 1 1661 1 is_stmt 1 view -0
 3271              		.cfi_startproc
 3272              		@ args = 0, pretend = 0, frame = 8
 3273              		@ frame_needed = 0, uses_anonymous_args = 0
 3274 0000 10B5     		push	{r4, lr}
 3275              	.LCFI27:
 3276              		.cfi_def_cfa_offset 8
 3277              		.cfi_offset 4, -8
 3278              		.cfi_offset 14, -4
 3279 0002 82B0     		sub	sp, sp, #8
 3280              	.LCFI28:
 3281              		.cfi_def_cfa_offset 16
1662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3282              		.loc 1 1662 5 view .LVU1058
1662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3283              		.loc 1 1662 14 is_stmt 0 view .LVU1059
 3284 0004 0024     		movs	r4, #0
 3285 0006 ADF80640 		strh	r4, [sp, #6]	@ movhi
1663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3286              		.loc 1 1663 5 is_stmt 1 view .LVU1060
 3287              	.LVL301:
1666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3288              		.loc 1 1666 5 view .LVU1061
 3289 000a 0DF10603 		add	r3, sp, #6
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 137


 3290 000e 2246     		mov	r2, r4
 3291 0010 0121     		movs	r1, #1
 3292 0012 2046     		mov	r0, r4
 3293 0014 FFF7FEFF 		bl	enet_phy_write_read
 3294              	.LVL302:
1669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3295              		.loc 1 1669 5 view .LVU1062
1669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3296              		.loc 1 1669 14 is_stmt 0 view .LVU1063
 3297 0018 BDF80630 		ldrh	r3, [sp, #6]
 3298 001c 23F48043 		bic	r3, r3, #16384
 3299 0020 ADF80630 		strh	r3, [sp, #6]	@ movhi
1672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3300              		.loc 1 1672 5 is_stmt 1 view .LVU1064
1672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3301              		.loc 1 1672 17 is_stmt 0 view .LVU1065
 3302 0024 0DF10603 		add	r3, sp, #6
 3303 0028 2246     		mov	r2, r4
 3304 002a 0121     		movs	r1, #1
 3305 002c 0220     		movs	r0, #2
 3306 002e FFF7FEFF 		bl	enet_phy_write_read
 3307              	.LVL303:
1674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3308              		.loc 1 1674 5 is_stmt 1 view .LVU1066
1675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3309              		.loc 1 1675 1 is_stmt 0 view .LVU1067
 3310 0032 02B0     		add	sp, sp, #8
 3311              	.LCFI29:
 3312              		.cfi_def_cfa_offset 8
 3313              		@ sp needed
 3314 0034 10BD     		pop	{r4, pc}
 3315              		.cfi_endproc
 3316              	.LFE148:
 3318              		.section	.text.enet_forward_feature_enable,"ax",%progbits
 3319              		.align	1
 3320              		.global	enet_forward_feature_enable
 3321              		.syntax unified
 3322              		.thumb
 3323              		.thumb_func
 3325              	enet_forward_feature_enable:
 3326              	.LVL304:
 3327              	.LFB149:
1689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3328              		.loc 1 1689 1 is_stmt 1 view -0
 3329              		.cfi_startproc
 3330              		@ args = 0, pretend = 0, frame = 0
 3331              		@ frame_needed = 0, uses_anonymous_args = 0
 3332              		@ link register save eliminated.
1690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3333              		.loc 1 1690 5 view .LVU1069
1692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3334              		.loc 1 1692 5 view .LVU1070
1692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3335              		.loc 1 1692 10 is_stmt 0 view .LVU1071
 3336 0000 20F44071 		bic	r1, r0, #768
 3337              	.LVL305:
1693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 138


 3338              		.loc 1 1693 5 is_stmt 1 view .LVU1072
 3339 0004 054A     		ldr	r2, .L225
 3340 0006 1368     		ldr	r3, [r2]
1693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3341              		.loc 1 1693 18 is_stmt 0 view .LVU1073
 3342 0008 0B43     		orrs	r3, r3, r1
 3343 000a 1360     		str	r3, [r2]
1695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
 3344              		.loc 1 1695 5 is_stmt 1 view .LVU1074
 3345              	.LVL306:
1696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3346              		.loc 1 1696 5 view .LVU1075
 3347 000c 0449     		ldr	r1, .L225+4
 3348 000e 8B69     		ldr	r3, [r1, #24]
1696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3349              		.loc 1 1696 27 is_stmt 0 view .LVU1076
 3350 0010 044A     		ldr	r2, .L225+8
 3351 0012 02EA9002 		and	r2, r2, r0, lsr #2
1696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3352              		.loc 1 1696 18 view .LVU1077
 3353 0016 1343     		orrs	r3, r3, r2
 3354 0018 8B61     		str	r3, [r1, #24]
1697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3355              		.loc 1 1697 1 view .LVU1078
 3356 001a 7047     		bx	lr
 3357              	.L226:
 3358              		.align	2
 3359              	.L225:
 3360 001c 00800240 		.word	1073905664
 3361 0020 00900240 		.word	1073909760
 3362 0024 DFFF7F3F 		.word	1065353183
 3363              		.cfi_endproc
 3364              	.LFE149:
 3366              		.section	.text.enet_forward_feature_disable,"ax",%progbits
 3367              		.align	1
 3368              		.global	enet_forward_feature_disable
 3369              		.syntax unified
 3370              		.thumb
 3371              		.thumb_func
 3373              	enet_forward_feature_disable:
 3374              	.LVL307:
 3375              	.LFB150:
1711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3376              		.loc 1 1711 1 is_stmt 1 view -0
 3377              		.cfi_startproc
 3378              		@ args = 0, pretend = 0, frame = 0
 3379              		@ frame_needed = 0, uses_anonymous_args = 0
 3380              		@ link register save eliminated.
1712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3381              		.loc 1 1712 5 view .LVU1080
1714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3382              		.loc 1 1714 5 view .LVU1081
1714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3383              		.loc 1 1714 10 is_stmt 0 view .LVU1082
 3384 0000 20F44071 		bic	r1, r0, #768
 3385              	.LVL308:
1715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 139


 3386              		.loc 1 1715 5 is_stmt 1 view .LVU1083
 3387 0004 064A     		ldr	r2, .L228
 3388 0006 1368     		ldr	r3, [r2]
1715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3389              		.loc 1 1715 18 is_stmt 0 view .LVU1084
 3390 0008 23EA0103 		bic	r3, r3, r1
 3391 000c 1360     		str	r3, [r2]
1717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
 3392              		.loc 1 1717 5 is_stmt 1 view .LVU1085
 3393              	.LVL309:
1718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3394              		.loc 1 1718 5 view .LVU1086
 3395 000e 0549     		ldr	r1, .L228+4
 3396 0010 8B69     		ldr	r3, [r1, #24]
1718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3397              		.loc 1 1718 28 is_stmt 0 view .LVU1087
 3398 0012 054A     		ldr	r2, .L228+8
 3399 0014 02EA9002 		and	r2, r2, r0, lsr #2
1718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3400              		.loc 1 1718 18 view .LVU1088
 3401 0018 23EA0203 		bic	r3, r3, r2
 3402 001c 8B61     		str	r3, [r1, #24]
1719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3403              		.loc 1 1719 1 view .LVU1089
 3404 001e 7047     		bx	lr
 3405              	.L229:
 3406              		.align	2
 3407              	.L228:
 3408 0020 00800240 		.word	1073905664
 3409 0024 00900240 		.word	1073909760
 3410 0028 DFFF7F3F 		.word	1065353183
 3411              		.cfi_endproc
 3412              	.LFE150:
 3414              		.section	.text.enet_fliter_feature_enable,"ax",%progbits
 3415              		.align	1
 3416              		.global	enet_fliter_feature_enable
 3417              		.syntax unified
 3418              		.thumb
 3419              		.thumb_func
 3421              	enet_fliter_feature_enable:
 3422              	.LVL310:
 3423              	.LFB151:
1736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
 3424              		.loc 1 1736 1 is_stmt 1 view -0
 3425              		.cfi_startproc
 3426              		@ args = 0, pretend = 0, frame = 0
 3427              		@ frame_needed = 0, uses_anonymous_args = 0
 3428              		@ link register save eliminated.
1737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3429              		.loc 1 1737 5 view .LVU1091
 3430 0000 024A     		ldr	r2, .L231
 3431 0002 5368     		ldr	r3, [r2, #4]
1737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3432              		.loc 1 1737 19 is_stmt 0 view .LVU1092
 3433 0004 0343     		orrs	r3, r3, r0
 3434 0006 5360     		str	r3, [r2, #4]
1738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 140


 3435              		.loc 1 1738 1 view .LVU1093
 3436 0008 7047     		bx	lr
 3437              	.L232:
 3438 000a 00BF     		.align	2
 3439              	.L231:
 3440 000c 00800240 		.word	1073905664
 3441              		.cfi_endproc
 3442              	.LFE151:
 3444              		.section	.text.enet_fliter_feature_disable,"ax",%progbits
 3445              		.align	1
 3446              		.global	enet_fliter_feature_disable
 3447              		.syntax unified
 3448              		.thumb
 3449              		.thumb_func
 3451              	enet_fliter_feature_disable:
 3452              	.LVL311:
 3453              	.LFB152:
1755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
 3454              		.loc 1 1755 1 is_stmt 1 view -0
 3455              		.cfi_startproc
 3456              		@ args = 0, pretend = 0, frame = 0
 3457              		@ frame_needed = 0, uses_anonymous_args = 0
 3458              		@ link register save eliminated.
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3459              		.loc 1 1756 5 view .LVU1095
 3460 0000 024A     		ldr	r2, .L234
 3461 0002 5368     		ldr	r3, [r2, #4]
1756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3462              		.loc 1 1756 19 is_stmt 0 view .LVU1096
 3463 0004 23EA0003 		bic	r3, r3, r0
 3464 0008 5360     		str	r3, [r2, #4]
1757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3465              		.loc 1 1757 1 view .LVU1097
 3466 000a 7047     		bx	lr
 3467              	.L235:
 3468              		.align	2
 3469              	.L234:
 3470 000c 00800240 		.word	1073905664
 3471              		.cfi_endproc
 3472              	.LFE152:
 3474              		.section	.text.enet_pauseframe_generate,"ax",%progbits
 3475              		.align	1
 3476              		.global	enet_pauseframe_generate
 3477              		.syntax unified
 3478              		.thumb
 3479              		.thumb_func
 3481              	enet_pauseframe_generate:
 3482              	.LFB153:
1767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3483              		.loc 1 1767 1 is_stmt 1 view -0
 3484              		.cfi_startproc
 3485              		@ args = 0, pretend = 0, frame = 0
 3486              		@ frame_needed = 0, uses_anonymous_args = 0
 3487              		@ link register save eliminated.
1768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3488              		.loc 1 1768 5 view .LVU1099
 3489              	.LVL312:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 141


1769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3490              		.loc 1 1769 5 view .LVU1100
1772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3491              		.loc 1 1772 5 view .LVU1101
1772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3492              		.loc 1 1772 12 is_stmt 0 view .LVU1102
 3493 0000 064B     		ldr	r3, .L239
 3494 0002 9B69     		ldr	r3, [r3, #24]
 3495              	.LVL313:
1773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3496              		.loc 1 1773 5 is_stmt 1 view .LVU1103
1773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3497              		.loc 1 1773 7 is_stmt 0 view .LVU1104
 3498 0004 13F0010F 		tst	r3, #1
 3499 0008 06D1     		bne	.L238
1774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3500              		.loc 1 1774 9 is_stmt 1 view .LVU1105
 3501 000a 044A     		ldr	r2, .L239
 3502 000c 9369     		ldr	r3, [r2, #24]
 3503              	.LVL314:
1774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3504              		.loc 1 1774 23 is_stmt 0 view .LVU1106
 3505 000e 43F00103 		orr	r3, r3, #1
 3506 0012 9361     		str	r3, [r2, #24]
1775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3507              		.loc 1 1775 9 is_stmt 1 view .LVU1107
 3508              	.LVL315:
1775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3509              		.loc 1 1775 20 is_stmt 0 view .LVU1108
 3510 0014 0120     		movs	r0, #1
 3511 0016 7047     		bx	lr
 3512              	.LVL316:
 3513              	.L238:
1768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3514              		.loc 1 1768 15 view .LVU1109
 3515 0018 0020     		movs	r0, #0
 3516              	.LVL317:
1777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3517              		.loc 1 1777 5 is_stmt 1 view .LVU1110
1778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3518              		.loc 1 1778 1 is_stmt 0 view .LVU1111
 3519 001a 7047     		bx	lr
 3520              	.L240:
 3521              		.align	2
 3522              	.L239:
 3523 001c 00800240 		.word	1073905664
 3524              		.cfi_endproc
 3525              	.LFE153:
 3527              		.section	.text.enet_pauseframe_detect_config,"ax",%progbits
 3528              		.align	1
 3529              		.global	enet_pauseframe_detect_config
 3530              		.syntax unified
 3531              		.thumb
 3532              		.thumb_func
 3534              	enet_pauseframe_detect_config:
 3535              	.LVL318:
 3536              	.LFB154:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 142


1792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
 3537              		.loc 1 1792 1 is_stmt 1 view -0
 3538              		.cfi_startproc
 3539              		@ args = 0, pretend = 0, frame = 0
 3540              		@ frame_needed = 0, uses_anonymous_args = 0
 3541              		@ link register save eliminated.
1793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3542              		.loc 1 1793 5 view .LVU1113
 3543 0000 044B     		ldr	r3, .L242
 3544 0002 9A69     		ldr	r2, [r3, #24]
1793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3545              		.loc 1 1793 19 is_stmt 0 view .LVU1114
 3546 0004 22F00802 		bic	r2, r2, #8
 3547 0008 9A61     		str	r2, [r3, #24]
1794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3548              		.loc 1 1794 5 is_stmt 1 view .LVU1115
 3549 000a 9A69     		ldr	r2, [r3, #24]
1794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3550              		.loc 1 1794 19 is_stmt 0 view .LVU1116
 3551 000c 0243     		orrs	r2, r2, r0
 3552 000e 9A61     		str	r2, [r3, #24]
1795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3553              		.loc 1 1795 1 view .LVU1117
 3554 0010 7047     		bx	lr
 3555              	.L243:
 3556 0012 00BF     		.align	2
 3557              	.L242:
 3558 0014 00800240 		.word	1073905664
 3559              		.cfi_endproc
 3560              	.LFE154:
 3562              		.section	.text.enet_pauseframe_config,"ax",%progbits
 3563              		.align	1
 3564              		.global	enet_pauseframe_config
 3565              		.syntax unified
 3566              		.thumb
 3567              		.thumb_func
 3569              	enet_pauseframe_config:
 3570              	.LVL319:
 3571              	.LFB155:
1811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 3572              		.loc 1 1811 1 is_stmt 1 view -0
 3573              		.cfi_startproc
 3574              		@ args = 0, pretend = 0, frame = 0
 3575              		@ frame_needed = 0, uses_anonymous_args = 0
 3576              		@ link register save eliminated.
1812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3577              		.loc 1 1812 5 view .LVU1119
 3578 0000 064B     		ldr	r3, .L245
 3579 0002 9A69     		ldr	r2, [r3, #24]
1812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3580              		.loc 1 1812 19 is_stmt 0 view .LVU1120
 3581 0004 22F03002 		bic	r2, r2, #48
 3582 0008 1204     		lsls	r2, r2, #16
 3583 000a 120C     		lsrs	r2, r2, #16
 3584 000c 9A61     		str	r2, [r3, #24]
1813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3585              		.loc 1 1813 5 is_stmt 1 view .LVU1121
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 143


 3586 000e 9A69     		ldr	r2, [r3, #24]
1813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3587              		.loc 1 1813 47 is_stmt 0 view .LVU1122
 3588 0010 41EA0041 		orr	r1, r1, r0, lsl #16
 3589              	.LVL320:
1813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3590              		.loc 1 1813 19 view .LVU1123
 3591 0014 0A43     		orrs	r2, r2, r1
 3592 0016 9A61     		str	r2, [r3, #24]
1814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3593              		.loc 1 1814 1 view .LVU1124
 3594 0018 7047     		bx	lr
 3595              	.L246:
 3596 001a 00BF     		.align	2
 3597              	.L245:
 3598 001c 00800240 		.word	1073905664
 3599              		.cfi_endproc
 3600              	.LFE155:
 3602              		.section	.text.enet_flowcontrol_threshold_config,"ax",%progbits
 3603              		.align	1
 3604              		.global	enet_flowcontrol_threshold_config
 3605              		.syntax unified
 3606              		.thumb
 3607              		.thumb_func
 3609              	enet_flowcontrol_threshold_config:
 3610              	.LVL321:
 3611              	.LFB156:
1841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
 3612              		.loc 1 1841 1 is_stmt 1 view -0
 3613              		.cfi_startproc
 3614              		@ args = 0, pretend = 0, frame = 0
 3615              		@ frame_needed = 0, uses_anonymous_args = 0
 3616              		@ link register save eliminated.
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3617              		.loc 1 1842 5 view .LVU1126
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3618              		.loc 1 1842 32 is_stmt 0 view .LVU1127
 3619 0000 0843     		orrs	r0, r0, r1
 3620              	.LVL322:
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3621              		.loc 1 1842 42 view .LVU1128
 3622 0002 000A     		lsrs	r0, r0, #8
1842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3623              		.loc 1 1842 19 view .LVU1129
 3624 0004 014B     		ldr	r3, .L248
 3625 0006 C3F88000 		str	r0, [r3, #128]
1843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3626              		.loc 1 1843 1 view .LVU1130
 3627 000a 7047     		bx	lr
 3628              	.L249:
 3629              		.align	2
 3630              	.L248:
 3631 000c 00900240 		.word	1073909760
 3632              		.cfi_endproc
 3633              	.LFE156:
 3635              		.section	.text.enet_flowcontrol_feature_enable,"ax",%progbits
 3636              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 144


 3637              		.global	enet_flowcontrol_feature_enable
 3638              		.syntax unified
 3639              		.thumb
 3640              		.thumb_func
 3642              	enet_flowcontrol_feature_enable:
 3643              	.LVL323:
 3644              	.LFB157:
1857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3645              		.loc 1 1857 1 is_stmt 1 view -0
 3646              		.cfi_startproc
 3647              		@ args = 0, pretend = 0, frame = 0
 3648              		@ frame_needed = 0, uses_anonymous_args = 0
 3649              		@ link register save eliminated.
1858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3650              		.loc 1 1858 5 view .LVU1132
1858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3651              		.loc 1 1858 7 is_stmt 0 view .LVU1133
 3652 0000 10F0800F 		tst	r0, #128
 3653 0004 04D0     		beq	.L251
1859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3654              		.loc 1 1859 9 is_stmt 1 view .LVU1134
 3655 0006 064A     		ldr	r2, .L252
 3656 0008 9369     		ldr	r3, [r2, #24]
1859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3657              		.loc 1 1859 23 is_stmt 0 view .LVU1135
 3658 000a 23F08003 		bic	r3, r3, #128
 3659 000e 9361     		str	r3, [r2, #24]
 3660              	.L251:
1861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 3661              		.loc 1 1861 5 is_stmt 1 view .LVU1136
1861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 3662              		.loc 1 1861 13 is_stmt 0 view .LVU1137
 3663 0010 20F08000 		bic	r0, r0, #128
 3664              	.LVL324:
1862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3665              		.loc 1 1862 5 is_stmt 1 view .LVU1138
 3666 0014 024A     		ldr	r2, .L252
 3667 0016 9369     		ldr	r3, [r2, #24]
1862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3668              		.loc 1 1862 19 is_stmt 0 view .LVU1139
 3669 0018 0343     		orrs	r3, r3, r0
 3670 001a 9361     		str	r3, [r2, #24]
1863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3671              		.loc 1 1863 1 view .LVU1140
 3672 001c 7047     		bx	lr
 3673              	.L253:
 3674 001e 00BF     		.align	2
 3675              	.L252:
 3676 0020 00800240 		.word	1073905664
 3677              		.cfi_endproc
 3678              	.LFE157:
 3680              		.section	.text.enet_flowcontrol_feature_disable,"ax",%progbits
 3681              		.align	1
 3682              		.global	enet_flowcontrol_feature_disable
 3683              		.syntax unified
 3684              		.thumb
 3685              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 145


 3687              	enet_flowcontrol_feature_disable:
 3688              	.LVL325:
 3689              	.LFB158:
1877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3690              		.loc 1 1877 1 is_stmt 1 view -0
 3691              		.cfi_startproc
 3692              		@ args = 0, pretend = 0, frame = 0
 3693              		@ frame_needed = 0, uses_anonymous_args = 0
 3694              		@ link register save eliminated.
1878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3695              		.loc 1 1878 5 view .LVU1142
1878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3696              		.loc 1 1878 7 is_stmt 0 view .LVU1143
 3697 0000 10F0800F 		tst	r0, #128
 3698 0004 04D0     		beq	.L255
1879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3699              		.loc 1 1879 9 is_stmt 1 view .LVU1144
 3700 0006 064A     		ldr	r2, .L256
 3701 0008 9369     		ldr	r3, [r2, #24]
1879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3702              		.loc 1 1879 23 is_stmt 0 view .LVU1145
 3703 000a 43F08003 		orr	r3, r3, #128
 3704 000e 9361     		str	r3, [r2, #24]
 3705              	.L255:
1881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3706              		.loc 1 1881 5 is_stmt 1 view .LVU1146
1881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3707              		.loc 1 1881 13 is_stmt 0 view .LVU1147
 3708 0010 20F08000 		bic	r0, r0, #128
 3709              	.LVL326:
1882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3710              		.loc 1 1882 5 is_stmt 1 view .LVU1148
 3711 0014 024A     		ldr	r2, .L256
 3712 0016 9369     		ldr	r3, [r2, #24]
1882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3713              		.loc 1 1882 19 is_stmt 0 view .LVU1149
 3714 0018 23EA0003 		bic	r3, r3, r0
 3715 001c 9361     		str	r3, [r2, #24]
1883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3716              		.loc 1 1883 1 view .LVU1150
 3717 001e 7047     		bx	lr
 3718              	.L257:
 3719              		.align	2
 3720              	.L256:
 3721 0020 00800240 		.word	1073905664
 3722              		.cfi_endproc
 3723              	.LFE158:
 3725              		.section	.text.enet_dmaprocess_state_get,"ax",%progbits
 3726              		.align	1
 3727              		.global	enet_dmaprocess_state_get
 3728              		.syntax unified
 3729              		.thumb
 3730              		.thumb_func
 3732              	enet_dmaprocess_state_get:
 3733              	.LVL327:
 3734              	.LFB159:
1899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 146


 3735              		.loc 1 1899 1 is_stmt 1 view -0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
 3739              		@ link register save eliminated.
1900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
 3740              		.loc 1 1900 5 view .LVU1152
1901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3741              		.loc 1 1901 5 view .LVU1153
1901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 3742              		.loc 1 1901 24 is_stmt 0 view .LVU1154
 3743 0000 014B     		ldr	r3, .L259
 3744 0002 5B69     		ldr	r3, [r3, #20]
 3745              	.LVL328:
1902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3746              		.loc 1 1902 5 is_stmt 1 view .LVU1155
1903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3747              		.loc 1 1903 1 is_stmt 0 view .LVU1156
 3748 0004 1840     		ands	r0, r0, r3
 3749              	.LVL329:
1903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3750              		.loc 1 1903 1 view .LVU1157
 3751 0006 7047     		bx	lr
 3752              	.L260:
 3753              		.align	2
 3754              	.L259:
 3755 0008 00900240 		.word	1073909760
 3756              		.cfi_endproc
 3757              	.LFE159:
 3759              		.section	.text.enet_dmaprocess_resume,"ax",%progbits
 3760              		.align	1
 3761              		.global	enet_dmaprocess_resume
 3762              		.syntax unified
 3763              		.thumb
 3764              		.thumb_func
 3766              	enet_dmaprocess_resume:
 3767              	.LVL330:
 3768              	.LFB160:
1916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 3769              		.loc 1 1916 1 is_stmt 1 view -0
 3770              		.cfi_startproc
 3771              		@ args = 0, pretend = 0, frame = 0
 3772              		@ frame_needed = 0, uses_anonymous_args = 0
 3773              		@ link register save eliminated.
1917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3774              		.loc 1 1917 5 view .LVU1159
1917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3775              		.loc 1 1917 7 is_stmt 0 view .LVU1160
 3776 0000 B0F5E00F 		cmp	r0, #7340032
 3777 0004 03D0     		beq	.L264
1920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3778              		.loc 1 1920 9 is_stmt 1 view .LVU1161
1920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3779              		.loc 1 1920 23 is_stmt 0 view .LVU1162
 3780 0006 044B     		ldr	r3, .L265
 3781 0008 0022     		movs	r2, #0
 3782 000a 9A60     		str	r2, [r3, #8]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 147


1922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3783              		.loc 1 1922 1 view .LVU1163
 3784 000c 7047     		bx	lr
 3785              	.L264:
1918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 3786              		.loc 1 1918 9 is_stmt 1 view .LVU1164
1918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 3787              		.loc 1 1918 23 is_stmt 0 view .LVU1165
 3788 000e 024B     		ldr	r3, .L265
 3789 0010 0022     		movs	r2, #0
 3790 0012 5A60     		str	r2, [r3, #4]
 3791 0014 7047     		bx	lr
 3792              	.L266:
 3793 0016 00BF     		.align	2
 3794              	.L265:
 3795 0018 00900240 		.word	1073909760
 3796              		.cfi_endproc
 3797              	.LFE160:
 3799              		.section	.text.enet_rxprocess_check_recovery,"ax",%progbits
 3800              		.align	1
 3801              		.global	enet_rxprocess_check_recovery
 3802              		.syntax unified
 3803              		.thumb
 3804              		.thumb_func
 3806              	enet_rxprocess_check_recovery:
 3807              	.LFB161:
1931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 3808              		.loc 1 1931 1 is_stmt 1 view -0
 3809              		.cfi_startproc
 3810              		@ args = 0, pretend = 0, frame = 0
 3811              		@ frame_needed = 0, uses_anonymous_args = 0
 3812              		@ link register save eliminated.
1932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3813              		.loc 1 1932 5 view .LVU1167
1935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3814              		.loc 1 1935 5 view .LVU1168
1935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3815              		.loc 1 1935 32 is_stmt 0 view .LVU1169
 3816 0000 074B     		ldr	r3, .L270
 3817 0002 1B68     		ldr	r3, [r3]
1935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3818              		.loc 1 1935 12 view .LVU1170
 3819 0004 1968     		ldr	r1, [r3]
 3820              	.LVL331:
1936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3821              		.loc 1 1936 5 is_stmt 1 view .LVU1171
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3822              		.loc 1 1940 5 view .LVU1172
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3823              		.loc 1 1940 9 is_stmt 0 view .LVU1173
 3824 0006 074A     		ldr	r2, .L270+4
 3825 0008 D26C     		ldr	r2, [r2, #76]
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3826              		.loc 1 1940 7 view .LVU1174
 3827 000a 9A42     		cmp	r2, r3
 3828 000c 01D0     		beq	.L267
1940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 148


 3829              		.loc 1 1940 61 discriminator 1 view .LVU1175
 3830 000e 0029     		cmp	r1, #0
 3831 0010 00DB     		blt	.L269
 3832              	.L267:
1944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3833              		.loc 1 1944 1 view .LVU1176
 3834 0012 7047     		bx	lr
 3835              	.L269:
1942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3836              		.loc 1 1942 9 is_stmt 1 view .LVU1177
1942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3837              		.loc 1 1942 57 is_stmt 0 view .LVU1178
 3838 0014 034B     		ldr	r3, .L270+4
 3839 0016 DA6C     		ldr	r2, [r3, #76]
1942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3840              		.loc 1 1942 28 view .LVU1179
 3841 0018 014B     		ldr	r3, .L270
 3842 001a 1A60     		str	r2, [r3]
1944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3843              		.loc 1 1944 1 view .LVU1180
 3844 001c F9E7     		b	.L267
 3845              	.L271:
 3846 001e 00BF     		.align	2
 3847              	.L270:
 3848 0020 00000000 		.word	dma_current_rxdesc
 3849 0024 00900240 		.word	1073909760
 3850              		.cfi_endproc
 3851              	.LFE161:
 3853              		.section	.text.enet_txfifo_flush,"ax",%progbits
 3854              		.align	1
 3855              		.global	enet_txfifo_flush
 3856              		.syntax unified
 3857              		.thumb
 3858              		.thumb_func
 3860              	enet_txfifo_flush:
 3861              	.LFB162:
1953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
 3862              		.loc 1 1953 1 is_stmt 1 view -0
 3863              		.cfi_startproc
 3864              		@ args = 0, pretend = 0, frame = 0
 3865              		@ frame_needed = 0, uses_anonymous_args = 0
 3866              		@ link register save eliminated.
1954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3867              		.loc 1 1954 5 view .LVU1182
1955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3868              		.loc 1 1955 5 view .LVU1183
 3869              	.LVL332:
1956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3870              		.loc 1 1956 5 view .LVU1184
1959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3871              		.loc 1 1959 5 view .LVU1185
 3872 0000 094A     		ldr	r2, .L277
 3873 0002 9369     		ldr	r3, [r2, #24]
1959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3874              		.loc 1 1959 18 is_stmt 0 view .LVU1186
 3875 0004 43F48013 		orr	r3, r3, #1048576
 3876 0008 9361     		str	r3, [r2, #24]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 149


1955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3877              		.loc 1 1955 14 view .LVU1187
 3878 000a 0022     		movs	r2, #0
 3879              	.LVL333:
 3880              	.L274:
1961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 3881              		.loc 1 1961 5 is_stmt 1 discriminator 2 view .LVU1188
1962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 3882              		.loc 1 1962 9 discriminator 2 view .LVU1189
1962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timeout++;
 3883              		.loc 1 1962 23 is_stmt 0 discriminator 2 view .LVU1190
 3884 000c 064B     		ldr	r3, .L277
 3885 000e 9B69     		ldr	r3, [r3, #24]
 3886              	.LVL334:
1963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 3887              		.loc 1 1963 9 is_stmt 1 discriminator 2 view .LVU1191
1963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 3888              		.loc 1 1963 16 is_stmt 0 discriminator 2 view .LVU1192
 3889 0010 0132     		adds	r2, r2, #1
 3890              	.LVL335:
1964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3891              		.loc 1 1964 36 is_stmt 1 discriminator 2 view .LVU1193
 3892 0012 13F48013 		ands	r3, r3, #1048576
 3893              	.LVL336:
1964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3894              		.loc 1 1964 36 is_stmt 0 discriminator 2 view .LVU1194
 3895 0016 02D0     		beq	.L273
1964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3896              		.loc 1 1964 36 discriminator 1 view .LVU1195
 3897 0018 0449     		ldr	r1, .L277+4
 3898 001a 8A42     		cmp	r2, r1
 3899 001c F6D9     		bls	.L274
 3900              	.L273:
1966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3901              		.loc 1 1966 5 is_stmt 1 view .LVU1196
1966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3902              		.loc 1 1966 7 is_stmt 0 view .LVU1197
 3903 001e 0BB1     		cbz	r3, .L276
1956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3904              		.loc 1 1956 15 view .LVU1198
 3905 0020 0020     		movs	r0, #0
 3906 0022 7047     		bx	lr
 3907              	.L276:
1967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 3908              		.loc 1 1967 20 view .LVU1199
 3909 0024 0120     		movs	r0, #1
 3910              	.LVL337:
1970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3911              		.loc 1 1970 5 is_stmt 1 view .LVU1200
1971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3912              		.loc 1 1971 1 is_stmt 0 view .LVU1201
 3913 0026 7047     		bx	lr
 3914              	.L278:
 3915              		.align	2
 3916              	.L277:
 3917 0028 00900240 		.word	1073909760
 3918 002c FEFF0400 		.word	327678
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 150


 3919              		.cfi_endproc
 3920              	.LFE162:
 3922              		.section	.text.enet_tx_enable,"ax",%progbits
 3923              		.align	1
 3924              		.global	enet_tx_enable
 3925              		.syntax unified
 3926              		.thumb
 3927              		.thumb_func
 3929              	enet_tx_enable:
 3930              	.LFB136:
1340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
 3931              		.loc 1 1340 1 is_stmt 1 view -0
 3932              		.cfi_startproc
 3933              		@ args = 0, pretend = 0, frame = 0
 3934              		@ frame_needed = 0, uses_anonymous_args = 0
 3935 0000 08B5     		push	{r3, lr}
 3936              	.LCFI30:
 3937              		.cfi_def_cfa_offset 8
 3938              		.cfi_offset 3, -8
 3939              		.cfi_offset 14, -4
1341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3940              		.loc 1 1341 5 view .LVU1203
 3941 0002 064A     		ldr	r2, .L281
 3942 0004 1368     		ldr	r3, [r2]
1341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3943              		.loc 1 1341 18 is_stmt 0 view .LVU1204
 3944 0006 43F00803 		orr	r3, r3, #8
 3945 000a 1360     		str	r3, [r2]
1342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
 3946              		.loc 1 1342 5 is_stmt 1 view .LVU1205
 3947 000c FFF7FEFF 		bl	enet_txfifo_flush
 3948              	.LVL338:
1343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3949              		.loc 1 1343 5 view .LVU1206
 3950 0010 034A     		ldr	r2, .L281+4
 3951 0012 9369     		ldr	r3, [r2, #24]
1343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3952              		.loc 1 1343 18 is_stmt 0 view .LVU1207
 3953 0014 43F40053 		orr	r3, r3, #8192
 3954 0018 9361     		str	r3, [r2, #24]
1344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3955              		.loc 1 1344 1 view .LVU1208
 3956 001a 08BD     		pop	{r3, pc}
 3957              	.L282:
 3958              		.align	2
 3959              	.L281:
 3960 001c 00800240 		.word	1073905664
 3961 0020 00900240 		.word	1073909760
 3962              		.cfi_endproc
 3963              	.LFE136:
 3965              		.section	.text.enet_enable,"ax",%progbits
 3966              		.align	1
 3967              		.global	enet_enable
 3968              		.syntax unified
 3969              		.thumb
 3970              		.thumb_func
 3972              	enet_enable:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 151


 3973              	.LFB126:
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_enable();
 3974              		.loc 1 1039 1 is_stmt 1 view -0
 3975              		.cfi_startproc
 3976              		@ args = 0, pretend = 0, frame = 0
 3977              		@ frame_needed = 0, uses_anonymous_args = 0
 3978 0000 08B5     		push	{r3, lr}
 3979              	.LCFI31:
 3980              		.cfi_def_cfa_offset 8
 3981              		.cfi_offset 3, -8
 3982              		.cfi_offset 14, -4
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_enable();
 3983              		.loc 1 1040 5 view .LVU1210
 3984 0002 FFF7FEFF 		bl	enet_tx_enable
 3985              	.LVL339:
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 3986              		.loc 1 1041 5 view .LVU1211
 3987 0006 FFF7FEFF 		bl	enet_rx_enable
 3988              	.LVL340:
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 3989              		.loc 1 1042 1 is_stmt 0 view .LVU1212
 3990 000a 08BD     		pop	{r3, pc}
 3991              		.cfi_endproc
 3992              	.LFE126:
 3994              		.section	.text.enet_tx_disable,"ax",%progbits
 3995              		.align	1
 3996              		.global	enet_tx_disable
 3997              		.syntax unified
 3998              		.thumb
 3999              		.thumb_func
 4001              	enet_tx_disable:
 4002              	.LFB137:
1353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
 4003              		.loc 1 1353 1 is_stmt 1 view -0
 4004              		.cfi_startproc
 4005              		@ args = 0, pretend = 0, frame = 0
 4006              		@ frame_needed = 0, uses_anonymous_args = 0
 4007 0000 08B5     		push	{r3, lr}
 4008              	.LCFI32:
 4009              		.cfi_def_cfa_offset 8
 4010              		.cfi_offset 3, -8
 4011              		.cfi_offset 14, -4
1354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 4012              		.loc 1 1354 5 view .LVU1214
 4013 0002 064A     		ldr	r2, .L287
 4014 0004 9369     		ldr	r3, [r2, #24]
1354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 4015              		.loc 1 1354 18 is_stmt 0 view .LVU1215
 4016 0006 23F40053 		bic	r3, r3, #8192
 4017 000a 9361     		str	r3, [r2, #24]
1355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
 4018              		.loc 1 1355 5 is_stmt 1 view .LVU1216
 4019 000c FFF7FEFF 		bl	enet_txfifo_flush
 4020              	.LVL341:
1356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4021              		.loc 1 1356 5 view .LVU1217
 4022 0010 034A     		ldr	r2, .L287+4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 152


 4023 0012 1368     		ldr	r3, [r2]
1356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4024              		.loc 1 1356 18 is_stmt 0 view .LVU1218
 4025 0014 23F00803 		bic	r3, r3, #8
 4026 0018 1360     		str	r3, [r2]
1357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4027              		.loc 1 1357 1 view .LVU1219
 4028 001a 08BD     		pop	{r3, pc}
 4029              	.L288:
 4030              		.align	2
 4031              	.L287:
 4032 001c 00900240 		.word	1073909760
 4033 0020 00800240 		.word	1073905664
 4034              		.cfi_endproc
 4035              	.LFE137:
 4037              		.section	.text.enet_disable,"ax",%progbits
 4038              		.align	1
 4039              		.global	enet_disable
 4040              		.syntax unified
 4041              		.thumb
 4042              		.thumb_func
 4044              	enet_disable:
 4045              	.LFB127:
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_tx_disable();
 4046              		.loc 1 1051 1 is_stmt 1 view -0
 4047              		.cfi_startproc
 4048              		@ args = 0, pretend = 0, frame = 0
 4049              		@ frame_needed = 0, uses_anonymous_args = 0
 4050 0000 08B5     		push	{r3, lr}
 4051              	.LCFI33:
 4052              		.cfi_def_cfa_offset 8
 4053              		.cfi_offset 3, -8
 4054              		.cfi_offset 14, -4
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_rx_disable();
 4055              		.loc 1 1052 5 view .LVU1221
 4056 0002 FFF7FEFF 		bl	enet_tx_disable
 4057              	.LVL342:
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4058              		.loc 1 1053 5 view .LVU1222
 4059 0006 FFF7FEFF 		bl	enet_rx_disable
 4060              	.LVL343:
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4061              		.loc 1 1054 1 is_stmt 0 view .LVU1223
 4062 000a 08BD     		pop	{r3, pc}
 4063              		.cfi_endproc
 4064              	.LFE127:
 4066              		.section	.text.enet_current_desc_address_get,"ax",%progbits
 4067              		.align	1
 4068              		.global	enet_current_desc_address_get
 4069              		.syntax unified
 4070              		.thumb
 4071              		.thumb_func
 4073              	enet_current_desc_address_get:
 4074              	.LVL344:
 4075              	.LFB163:
1989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
 4076              		.loc 1 1989 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 153


 4077              		.cfi_startproc
 4078              		@ args = 0, pretend = 0, frame = 0
 4079              		@ frame_needed = 0, uses_anonymous_args = 0
 4080              		@ link register save eliminated.
1990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4081              		.loc 1 1990 5 view .LVU1225
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 4082              		.loc 1 1992 5 view .LVU1226
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 4083              		.loc 1 1992 13 is_stmt 0 view .LVU1227
 4084 0000 00F18040 		add	r0, r0, #1073741824
 4085              	.LVL345:
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 4086              		.loc 1 1992 13 view .LVU1228
 4087 0004 00F52030 		add	r0, r0, #163840
1992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     return reval;
 4088              		.loc 1 1992 11 view .LVU1229
 4089 0008 0068     		ldr	r0, [r0]
 4090              	.LVL346:
1993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4091              		.loc 1 1993 5 is_stmt 1 view .LVU1230
1994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4092              		.loc 1 1994 1 is_stmt 0 view .LVU1231
 4093 000a 7047     		bx	lr
 4094              		.cfi_endproc
 4095              	.LFE163:
 4097              		.section	.text.enet_desc_information_get,"ax",%progbits
 4098              		.align	1
 4099              		.global	enet_desc_information_get
 4100              		.syntax unified
 4101              		.thumb
 4102              		.thumb_func
 4104              	enet_desc_information_get:
 4105              	.LVL347:
 4106              	.LFB164:
2011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
 4107              		.loc 1 2011 1 is_stmt 1 view -0
 4108              		.cfi_startproc
 4109              		@ args = 0, pretend = 0, frame = 0
 4110              		@ frame_needed = 0, uses_anonymous_args = 0
 4111              		@ link register save eliminated.
2012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4112              		.loc 1 2012 5 view .LVU1233
2014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4113              		.loc 1 2014 5 view .LVU1234
 4114 0000 0529     		cmp	r1, #5
 4115 0002 23D8     		bhi	.L301
 4116 0004 DFE801F0 		tbb	[pc, r1]
 4117              	.L295:
 4118 0008 1E       		.byte	(.L300-.L295)/2
 4119 0009 1C       		.byte	(.L299-.L295)/2
 4120 000a 0B       		.byte	(.L298-.L295)/2
 4121 000b 03       		.byte	(.L297-.L295)/2
 4122 000c 07       		.byte	(.L296-.L295)/2
 4123 000d 1A       		.byte	(.L294-.L295)/2
 4124              		.p2align 1
 4125              	.L297:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 154


2016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4126              		.loc 1 2016 9 view .LVU1235
2016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4127              		.loc 1 2016 17 is_stmt 0 view .LVU1236
 4128 000e 4068     		ldr	r0, [r0, #4]
 4129              	.LVL348:
2016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4130              		.loc 1 2016 15 view .LVU1237
 4131 0010 C0F30C00 		ubfx	r0, r0, #0, #13
 4132              	.LVL349:
2017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
 4133              		.loc 1 2017 9 is_stmt 1 view .LVU1238
 4134 0014 7047     		bx	lr
 4135              	.LVL350:
 4136              	.L296:
2019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4137              		.loc 1 2019 9 view .LVU1239
2019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4138              		.loc 1 2019 17 is_stmt 0 view .LVU1240
 4139 0016 C088     		ldrh	r0, [r0, #6]
 4140              	.LVL351:
2019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4141              		.loc 1 2019 15 view .LVU1241
 4142 0018 C0F30C00 		ubfx	r0, r0, #0, #13
 4143              	.LVL352:
2020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
 4144              		.loc 1 2020 9 is_stmt 1 view .LVU1242
 4145 001c 7047     		bx	lr
 4146              	.LVL353:
 4147              	.L298:
2022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4148              		.loc 1 2022 9 view .LVU1243
2022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4149              		.loc 1 2022 17 is_stmt 0 view .LVU1244
 4150 001e 0268     		ldr	r2, [r0]
2022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4151              		.loc 1 2022 15 view .LVU1245
 4152 0020 C2F30D43 		ubfx	r3, r2, #16, #14
 4153              	.LVL354:
2023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 4154              		.loc 1 2023 9 is_stmt 1 view .LVU1246
2023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 4155              		.loc 1 2023 11 is_stmt 0 view .LVU1247
 4156 0024 042B     		cmp	r3, #4
 4157 0026 14D9     		bls	.L302
2024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4158              		.loc 1 2024 13 is_stmt 1 view .LVU1248
2024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4159              		.loc 1 2024 19 is_stmt 0 view .LVU1249
 4160 0028 181F     		subs	r0, r3, #4
 4161              	.LVL355:
2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4162              		.loc 1 2027 13 is_stmt 1 view .LVU1250
2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4163              		.loc 1 2027 27 is_stmt 0 view .LVU1251
 4164 002a 0C49     		ldr	r1, .L304
 4165              	.LVL356:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 155


2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4166              		.loc 1 2027 27 view .LVU1252
 4167 002c 0968     		ldr	r1, [r1]
2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4168              		.loc 1 2027 15 view .LVU1253
 4169 002e 11F0007F 		tst	r1, #33554432
 4170 0032 11D0     		beq	.L292
2027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4171              		.loc 1 2027 62 discriminator 1 view .LVU1254
 4172 0034 12F0200F 		tst	r2, #32
 4173 0038 0DD1     		bne	.L303
 4174 003a 7047     		bx	lr
 4175              	.LVL357:
 4176              	.L294:
2036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4177              		.loc 1 2036 9 is_stmt 1 view .LVU1255
2036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4178              		.loc 1 2036 15 is_stmt 0 view .LVU1256
 4179 003c 8068     		ldr	r0, [r0, #8]
 4180              	.LVL358:
2037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
 4181              		.loc 1 2037 9 is_stmt 1 view .LVU1257
 4182 003e 7047     		bx	lr
 4183              	.LVL359:
 4184              	.L299:
2039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4185              		.loc 1 2039 9 view .LVU1258
2039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4186              		.loc 1 2039 15 is_stmt 0 view .LVU1259
 4187 0040 8068     		ldr	r0, [r0, #8]
 4188              	.LVL360:
2040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
 4189              		.loc 1 2040 9 is_stmt 1 view .LVU1260
 4190 0042 7047     		bx	lr
 4191              	.LVL361:
 4192              	.L300:
2042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4193              		.loc 1 2042 9 view .LVU1261
2042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4194              		.loc 1 2042 17 is_stmt 0 view .LVU1262
 4195 0044 0068     		ldr	r0, [r0]
 4196              	.LVL362:
2042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 4197              		.loc 1 2042 15 view .LVU1263
 4198 0046 C0F3C300 		ubfx	r0, r0, #3, #4
 4199              	.LVL363:
2043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     default:
 4200              		.loc 1 2043 9 is_stmt 1 view .LVU1264
 4201 004a 7047     		bx	lr
 4202              	.LVL364:
 4203              	.L301:
2014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4204              		.loc 1 2014 5 is_stmt 0 view .LVU1265
 4205 004c 4FF0FF30 		mov	r0, #-1
 4206              	.LVL365:
2014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4207              		.loc 1 2014 5 view .LVU1266
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 156


 4208 0050 7047     		bx	lr
 4209              	.LVL366:
 4210              	.L302:
2031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4211              		.loc 1 2031 19 view .LVU1267
 4212 0052 0020     		movs	r0, #0
 4213              	.LVL367:
2031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4214              		.loc 1 2031 19 view .LVU1268
 4215 0054 7047     		bx	lr
 4216              	.LVL368:
 4217              	.L303:
2028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4218              		.loc 1 2028 23 view .LVU1269
 4219 0056 1846     		mov	r0, r3
 4220              	.LVL369:
2047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4221              		.loc 1 2047 5 is_stmt 1 view .LVU1270
 4222              	.L292:
2048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4223              		.loc 1 2048 1 is_stmt 0 view .LVU1271
 4224 0058 7047     		bx	lr
 4225              	.L305:
 4226 005a 00BF     		.align	2
 4227              	.L304:
 4228 005c 00800240 		.word	1073905664
 4229              		.cfi_endproc
 4230              	.LFE164:
 4232              		.section	.text.enet_missed_frame_counter_get,"ax",%progbits
 4233              		.align	1
 4234              		.global	enet_missed_frame_counter_get
 4235              		.syntax unified
 4236              		.thumb
 4237              		.thumb_func
 4239              	enet_missed_frame_counter_get:
 4240              	.LVL370:
 4241              	.LFB165:
2058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
 4242              		.loc 1 2058 1 is_stmt 1 view -0
 4243              		.cfi_startproc
 4244              		@ args = 0, pretend = 0, frame = 0
 4245              		@ frame_needed = 0, uses_anonymous_args = 0
 4246              		@ link register save eliminated.
2059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4247              		.loc 1 2059 5 view .LVU1273
2061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 4248              		.loc 1 2061 5 view .LVU1274
2061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 4249              		.loc 1 2061 18 is_stmt 0 view .LVU1275
 4250 0000 034B     		ldr	r3, .L307
 4251 0002 1B6A     		ldr	r3, [r3, #32]
 4252              	.LVL371:
2062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4253              		.loc 1 2062 5 is_stmt 1 view .LVU1276
2062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4254              		.loc 1 2062 20 is_stmt 0 view .LVU1277
 4255 0004 C3F34A42 		ubfx	r2, r3, #17, #11
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 157


2062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4256              		.loc 1 2062 18 view .LVU1278
 4257 0008 0260     		str	r2, [r0]
2063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4258              		.loc 1 2063 5 is_stmt 1 view .LVU1279
2063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4259              		.loc 1 2063 19 is_stmt 0 view .LVU1280
 4260 000a 9BB2     		uxth	r3, r3
 4261              	.LVL372:
2063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4262              		.loc 1 2063 17 view .LVU1281
 4263 000c 0B60     		str	r3, [r1]
2064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4264              		.loc 1 2064 1 view .LVU1282
 4265 000e 7047     		bx	lr
 4266              	.L308:
 4267              		.align	2
 4268              	.L307:
 4269 0010 00900240 		.word	1073909760
 4270              		.cfi_endproc
 4271              	.LFE165:
 4273              		.section	.text.enet_desc_flag_get,"ax",%progbits
 4274              		.align	1
 4275              		.global	enet_desc_flag_get
 4276              		.syntax unified
 4277              		.thumb
 4278              		.thumb_func
 4280              	enet_desc_flag_get:
 4281              	.LVL373:
 4282              	.LFB166:
2119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
 4283              		.loc 1 2119 1 is_stmt 1 view -0
 4284              		.cfi_startproc
 4285              		@ args = 0, pretend = 0, frame = 0
 4286              		@ frame_needed = 0, uses_anonymous_args = 0
 4287              		@ link register save eliminated.
2120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4288              		.loc 1 2120 5 view .LVU1284
2122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4289              		.loc 1 2122 5 view .LVU1285
2122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4290              		.loc 1 2122 32 is_stmt 0 view .LVU1286
 4291 0000 0368     		ldr	r3, [r0]
2122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4292              		.loc 1 2122 7 view .LVU1287
 4293 0002 0B42     		tst	r3, r1
 4294 0004 01D1     		bne	.L311
2120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4295              		.loc 1 2120 16 view .LVU1288
 4296 0006 0020     		movs	r0, #0
 4297              	.LVL374:
2120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4298              		.loc 1 2120 16 view .LVU1289
 4299 0008 7047     		bx	lr
 4300              	.LVL375:
 4301              	.L311:
2123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 158


 4302              		.loc 1 2123 19 view .LVU1290
 4303 000a 0120     		movs	r0, #1
 4304              	.LVL376:
2126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4305              		.loc 1 2126 5 is_stmt 1 view .LVU1291
2127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4306              		.loc 1 2127 1 is_stmt 0 view .LVU1292
 4307 000c 7047     		bx	lr
 4308              		.cfi_endproc
 4309              	.LFE166:
 4311              		.section	.text.enet_desc_flag_set,"ax",%progbits
 4312              		.align	1
 4313              		.global	enet_desc_flag_set
 4314              		.syntax unified
 4315              		.thumb
 4316              		.thumb_func
 4318              	enet_desc_flag_set:
 4319              	.LVL377:
 4320              	.LFB167:
2150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
 4321              		.loc 1 2150 1 is_stmt 1 view -0
 4322              		.cfi_startproc
 4323              		@ args = 0, pretend = 0, frame = 0
 4324              		@ frame_needed = 0, uses_anonymous_args = 0
 4325              		@ link register save eliminated.
2151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4326              		.loc 1 2151 5 view .LVU1294
2151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4327              		.loc 1 2151 9 is_stmt 0 view .LVU1295
 4328 0000 0368     		ldr	r3, [r0]
2151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4329              		.loc 1 2151 18 view .LVU1296
 4330 0002 0B43     		orrs	r3, r3, r1
 4331 0004 0360     		str	r3, [r0]
2152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4332              		.loc 1 2152 1 view .LVU1297
 4333 0006 7047     		bx	lr
 4334              		.cfi_endproc
 4335              	.LFE167:
 4337              		.section	.text.enet_desc_flag_clear,"ax",%progbits
 4338              		.align	1
 4339              		.global	enet_desc_flag_clear
 4340              		.syntax unified
 4341              		.thumb
 4342              		.thumb_func
 4344              	enet_desc_flag_clear:
 4345              	.LVL378:
 4346              	.LFB168:
2175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
 4347              		.loc 1 2175 1 is_stmt 1 view -0
 4348              		.cfi_startproc
 4349              		@ args = 0, pretend = 0, frame = 0
 4350              		@ frame_needed = 0, uses_anonymous_args = 0
 4351              		@ link register save eliminated.
2176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4352              		.loc 1 2176 5 view .LVU1299
2176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 159


 4353              		.loc 1 2176 9 is_stmt 0 view .LVU1300
 4354 0000 0368     		ldr	r3, [r0]
2176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4355              		.loc 1 2176 18 view .LVU1301
 4356 0002 23EA0103 		bic	r3, r3, r1
 4357 0006 0360     		str	r3, [r0]
2177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4358              		.loc 1 2177 1 view .LVU1302
 4359 0008 7047     		bx	lr
 4360              		.cfi_endproc
 4361              	.LFE168:
 4363              		.section	.text.enet_rx_desc_immediate_receive_complete_interrupt,"ax",%progbits
 4364              		.align	1
 4365              		.global	enet_rx_desc_immediate_receive_complete_interrupt
 4366              		.syntax unified
 4367              		.thumb
 4368              		.thumb_func
 4370              	enet_rx_desc_immediate_receive_complete_interrupt:
 4371              	.LVL379:
 4372              	.LFB169:
2186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
 4373              		.loc 1 2186 1 is_stmt 1 view -0
 4374              		.cfi_startproc
 4375              		@ args = 0, pretend = 0, frame = 0
 4376              		@ frame_needed = 0, uses_anonymous_args = 0
 4377              		@ link register save eliminated.
2187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4378              		.loc 1 2187 5 view .LVU1304
2187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4379              		.loc 1 2187 9 is_stmt 0 view .LVU1305
 4380 0000 4368     		ldr	r3, [r0, #4]
2187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4381              		.loc 1 2187 31 view .LVU1306
 4382 0002 23F00043 		bic	r3, r3, #-2147483648
 4383 0006 4360     		str	r3, [r0, #4]
2188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4384              		.loc 1 2188 1 view .LVU1307
 4385 0008 7047     		bx	lr
 4386              		.cfi_endproc
 4387              	.LFE169:
 4389              		.section	.text.enet_rx_desc_delay_receive_complete_interrupt,"ax",%progbits
 4390              		.align	1
 4391              		.global	enet_rx_desc_delay_receive_complete_interrupt
 4392              		.syntax unified
 4393              		.thumb
 4394              		.thumb_func
 4396              	enet_rx_desc_delay_receive_complete_interrupt:
 4397              	.LVL380:
 4398              	.LFB170:
2198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
 4399              		.loc 1 2198 1 is_stmt 1 view -0
 4400              		.cfi_startproc
 4401              		@ args = 0, pretend = 0, frame = 0
 4402              		@ frame_needed = 0, uses_anonymous_args = 0
 4403              		@ link register save eliminated.
2199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4404              		.loc 1 2199 5 view .LVU1309
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 160


2199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4405              		.loc 1 2199 9 is_stmt 0 view .LVU1310
 4406 0000 4368     		ldr	r3, [r0, #4]
2199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4407              		.loc 1 2199 31 view .LVU1311
 4408 0002 43F00043 		orr	r3, r3, #-2147483648
 4409 0006 4360     		str	r3, [r0, #4]
2200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4410              		.loc 1 2200 5 is_stmt 1 view .LVU1312
2200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4411              		.loc 1 2200 22 is_stmt 0 view .LVU1313
 4412 0008 C9B2     		uxtb	r1, r1
 4413              	.LVL381:
2200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4414              		.loc 1 2200 20 view .LVU1314
 4415 000a 014B     		ldr	r3, .L316
 4416 000c 5962     		str	r1, [r3, #36]
2201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4417              		.loc 1 2201 1 view .LVU1315
 4418 000e 7047     		bx	lr
 4419              	.L317:
 4420              		.align	2
 4421              	.L316:
 4422 0010 00900240 		.word	1073909760
 4423              		.cfi_endproc
 4424              	.LFE170:
 4426              		.section	.text.enet_rxframe_drop,"ax",%progbits
 4427              		.align	1
 4428              		.global	enet_rxframe_drop
 4429              		.syntax unified
 4430              		.thumb
 4431              		.thumb_func
 4433              	enet_rxframe_drop:
 4434              	.LFB171:
2210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 4435              		.loc 1 2210 1 is_stmt 1 view -0
 4436              		.cfi_startproc
 4437              		@ args = 0, pretend = 0, frame = 0
 4438              		@ frame_needed = 0, uses_anonymous_args = 0
 4439              		@ link register save eliminated.
2212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4440              		.loc 1 2212 5 view .LVU1317
2212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4441              		.loc 1 2212 23 is_stmt 0 view .LVU1318
 4442 0000 1C4B     		ldr	r3, .L324
 4443 0002 1A68     		ldr	r2, [r3]
2212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4444              		.loc 1 2212 32 view .LVU1319
 4445 0004 4FF00041 		mov	r1, #-2147483648
 4446 0008 1160     		str	r1, [r2]
2215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4447              		.loc 1 2215 5 is_stmt 1 view .LVU1320
2215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4448              		.loc 1 2215 46 is_stmt 0 view .LVU1321
 4449 000a 1A68     		ldr	r2, [r3]
 4450 000c 5368     		ldr	r3, [r2, #4]
2215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 161


 4451              		.loc 1 2215 7 view .LVU1322
 4452 000e 13F4804F 		tst	r3, #16384
 4453 0012 12D0     		beq	.L319
2216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4454              		.loc 1 2216 9 is_stmt 1 view .LVU1323
2216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4455              		.loc 1 2216 17 is_stmt 0 view .LVU1324
 4456 0014 184B     		ldr	r3, .L324+4
 4457 0016 1B68     		ldr	r3, [r3]
2216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4458              		.loc 1 2216 11 view .LVU1325
 4459 0018 5BB1     		cbz	r3, .L320
2217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4460              		.loc 1 2217 13 is_stmt 1 view .LVU1326
2217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4461              		.loc 1 2217 84 is_stmt 0 view .LVU1327
 4462 001a D968     		ldr	r1, [r3, #12]
2217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4463              		.loc 1 2217 32 view .LVU1328
 4464 001c 154A     		ldr	r2, .L324
 4465 001e 1160     		str	r1, [r2]
2219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4466              		.loc 1 2219 13 is_stmt 1 view .LVU1329
2219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4467              		.loc 1 2219 44 is_stmt 0 view .LVU1330
 4468 0020 1A68     		ldr	r2, [r3]
2219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4469              		.loc 1 2219 15 view .LVU1331
 4470 0022 12B1     		cbz	r2, .L321
2221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4471              		.loc 1 2221 17 is_stmt 1 view .LVU1332
2221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 4472              		.loc 1 2221 40 is_stmt 0 view .LVU1333
 4473 0024 144B     		ldr	r3, .L324+4
 4474 0026 1A60     		str	r2, [r3]
 4475 0028 7047     		bx	lr
 4476              	.L321:
2224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4477              		.loc 1 2224 17 is_stmt 1 view .LVU1334
2224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4478              		.loc 1 2224 39 is_stmt 0 view .LVU1335
 4479 002a 1033     		adds	r3, r3, #16
 4480 002c 124A     		ldr	r2, .L324+4
 4481 002e 1360     		str	r3, [r2]
 4482 0030 7047     		bx	lr
 4483              	.L320:
2227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4484              		.loc 1 2227 13 is_stmt 1 view .LVU1336
2227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4485              		.loc 1 2227 80 is_stmt 0 view .LVU1337
 4486 0032 D268     		ldr	r2, [r2, #12]
2227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4487              		.loc 1 2227 32 view .LVU1338
 4488 0034 0F4B     		ldr	r3, .L324
 4489 0036 1A60     		str	r2, [r3]
 4490 0038 7047     		bx	lr
 4491              	.L319:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 162


2232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4492              		.loc 1 2232 9 is_stmt 1 view .LVU1339
2232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4493              		.loc 1 2232 11 is_stmt 0 view .LVU1340
 4494 003a 13F4004F 		tst	r3, #32768
 4495 003e 0AD0     		beq	.L323
2234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4496              		.loc 1 2234 13 is_stmt 1 view .LVU1341
2234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4497              		.loc 1 2234 62 is_stmt 0 view .LVU1342
 4498 0040 0E4B     		ldr	r3, .L324+8
 4499 0042 DA68     		ldr	r2, [r3, #12]
2234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4500              		.loc 1 2234 32 view .LVU1343
 4501 0044 0B4B     		ldr	r3, .L324
 4502 0046 1A60     		str	r2, [r3]
2235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4503              		.loc 1 2235 13 is_stmt 1 view .LVU1344
2235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4504              		.loc 1 2235 21 is_stmt 0 view .LVU1345
 4505 0048 0B4B     		ldr	r3, .L324+4
 4506 004a 1B68     		ldr	r3, [r3]
2235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4507              		.loc 1 2235 15 view .LVU1346
 4508 004c 8BB1     		cbz	r3, .L318
2236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4509              		.loc 1 2236 17 is_stmt 1 view .LVU1347
2236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4510              		.loc 1 2236 92 is_stmt 0 view .LVU1348
 4511 004e 1A68     		ldr	r2, [r3]
2236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4512              		.loc 1 2236 40 view .LVU1349
 4513 0050 094B     		ldr	r3, .L324+4
 4514 0052 1A60     		str	r2, [r3]
 4515 0054 7047     		bx	lr
 4516              	.L323:
2240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4517              		.loc 1 2240 13 is_stmt 1 view .LVU1350
2240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4518              		.loc 1 2240 124 is_stmt 0 view .LVU1351
 4519 0056 094B     		ldr	r3, .L324+8
 4520 0058 1B68     		ldr	r3, [r3]
 4521 005a C3F38403 		ubfx	r3, r3, #2, #5
2240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4522              		.loc 1 2240 61 view .LVU1352
 4523 005e 1344     		add	r3, r3, r2
 4524 0060 1033     		adds	r3, r3, #16
2240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4525              		.loc 1 2240 32 view .LVU1353
 4526 0062 044A     		ldr	r2, .L324
 4527 0064 1360     		str	r3, [r2]
2241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4528              		.loc 1 2241 13 is_stmt 1 view .LVU1354
2241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4529              		.loc 1 2241 21 is_stmt 0 view .LVU1355
 4530 0066 044B     		ldr	r3, .L324+4
 4531 0068 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 163


2241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4532              		.loc 1 2241 15 view .LVU1356
 4533 006a 13B1     		cbz	r3, .L318
2242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4534              		.loc 1 2242 17 is_stmt 1 view .LVU1357
2242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 4535              		.loc 1 2242 39 is_stmt 0 view .LVU1358
 4536 006c 1033     		adds	r3, r3, #16
 4537 006e 024A     		ldr	r2, .L324+4
 4538 0070 1360     		str	r3, [r2]
 4539              	.L318:
2246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4540              		.loc 1 2246 1 view .LVU1359
 4541 0072 7047     		bx	lr
 4542              	.L325:
 4543              		.align	2
 4544              	.L324:
 4545 0074 00000000 		.word	dma_current_rxdesc
 4546 0078 00000000 		.word	dma_current_ptp_rxdesc
 4547 007c 00900240 		.word	1073909760
 4548              		.cfi_endproc
 4549              	.LFE171:
 4551              		.section	.text.enet_rxframe_size_get,"ax",%progbits
 4552              		.align	1
 4553              		.global	enet_rxframe_size_get
 4554              		.syntax unified
 4555              		.thumb
 4556              		.thumb_func
 4558              	enet_rxframe_size_get:
 4559              	.LFB120:
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 4560              		.loc 1 659 1 is_stmt 1 view -0
 4561              		.cfi_startproc
 4562              		@ args = 0, pretend = 0, frame = 0
 4563              		@ frame_needed = 0, uses_anonymous_args = 0
 4564 0000 08B5     		push	{r3, lr}
 4565              	.LCFI34:
 4566              		.cfi_def_cfa_offset 8
 4567              		.cfi_offset 3, -8
 4568              		.cfi_offset 14, -4
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t status;
 4569              		.loc 1 660 5 view .LVU1361
 4570              	.LVL382:
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4571              		.loc 1 661 5 view .LVU1362
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4572              		.loc 1 664 5 view .LVU1363
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4573              		.loc 1 664 32 is_stmt 0 view .LVU1364
 4574 0002 124B     		ldr	r3, .L335
 4575 0004 1B68     		ldr	r3, [r3]
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4576              		.loc 1 664 12 view .LVU1365
 4577 0006 1B68     		ldr	r3, [r3]
 4578              	.LVL383:
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 4579              		.loc 1 667 5 is_stmt 1 view .LVU1366
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 164


 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return 0U;
 4580              		.loc 1 667 7 is_stmt 0 view .LVU1367
 4581 0008 002B     		cmp	r3, #0
 4582 000a 1DDB     		blt	.L330
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4583              		.loc 1 672 5 is_stmt 1 view .LVU1368
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 4584              		.loc 1 673 63 is_stmt 0 view .LVU1369
 4585 000c 03F40342 		and	r2, r3, #33536
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4586              		.loc 1 672 7 view .LVU1370
 4587 0010 B2F5407F 		cmp	r2, #768
 4588 0014 10D1     		bne	.L333
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4589              		.loc 1 691 5 is_stmt 1 view .LVU1371
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4590              		.loc 1 691 58 is_stmt 0 view .LVU1372
 4591 0016 03F02102 		and	r2, r3, #33
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4592              		.loc 1 691 7 view .LVU1373
 4593 001a 212A     		cmp	r2, #33
 4594 001c 10D0     		beq	.L334
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 4595              		.loc 1 700 5 is_stmt 1 view .LVU1374
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4596              		.loc 1 705 9 view .LVU1375
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4597              		.loc 1 705 14 is_stmt 0 view .LVU1376
 4598 001e C3F30D42 		ubfx	r2, r3, #16, #14
 4599              	.LVL384:
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4600              		.loc 1 707 9 is_stmt 1 view .LVU1377
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4601              		.loc 1 707 14 is_stmt 0 view .LVU1378
 4602 0022 101F     		subs	r0, r2, #4
 4603              	.LVL385:
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4604              		.loc 1 710 9 is_stmt 1 view .LVU1379
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4605              		.loc 1 710 23 is_stmt 0 view .LVU1380
 4606 0024 0A49     		ldr	r1, .L335+4
 4607 0026 0968     		ldr	r1, [r1]
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4608              		.loc 1 710 11 view .LVU1381
 4609 0028 11F0007F 		tst	r1, #33554432
 4610 002c 0DD0     		beq	.L326
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4611              		.loc 1 710 58 discriminator 1 view .LVU1382
 4612 002e 13F0200F 		tst	r3, #32
 4613 0032 0AD0     		beq	.L326
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4614              		.loc 1 711 18 view .LVU1383
 4615 0034 1046     		mov	r0, r2
 4616              	.LVL386:
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4617              		.loc 1 711 18 view .LVU1384
 4618 0036 08E0     		b	.L326
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 165


 4619              	.LVL387:
 4620              	.L333:
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4621              		.loc 1 676 9 is_stmt 1 view .LVU1385
 4622 0038 FFF7FEFF 		bl	enet_rxframe_drop
 4623              	.LVL388:
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4624              		.loc 1 678 9 view .LVU1386
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4625              		.loc 1 678 16 is_stmt 0 view .LVU1387
 4626 003c 0120     		movs	r0, #1
 4627 003e 04E0     		b	.L326
 4628              	.LVL389:
 4629              	.L334:
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4630              		.loc 1 694 9 is_stmt 1 view .LVU1388
 4631 0040 FFF7FEFF 		bl	enet_rxframe_drop
 4632              	.LVL390:
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4633              		.loc 1 696 9 view .LVU1389
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4634              		.loc 1 696 16 is_stmt 0 view .LVU1390
 4635 0044 0120     		movs	r0, #1
 4636 0046 00E0     		b	.L326
 4637              	.LVL391:
 4638              	.L330:
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4639              		.loc 1 668 16 view .LVU1391
 4640 0048 0020     		movs	r0, #0
 4641              	.LVL392:
 4642              	.L326:
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4643              		.loc 1 722 1 view .LVU1392
 4644 004a 08BD     		pop	{r3, pc}
 4645              	.L336:
 4646              		.align	2
 4647              	.L335:
 4648 004c 00000000 		.word	dma_current_rxdesc
 4649 0050 00800240 		.word	1073905664
 4650              		.cfi_endproc
 4651              	.LFE120:
 4653              		.section	.text.enet_dma_feature_enable,"ax",%progbits
 4654              		.align	1
 4655              		.global	enet_dma_feature_enable
 4656              		.syntax unified
 4657              		.thumb
 4658              		.thumb_func
 4660              	enet_dma_feature_enable:
 4661              	.LVL393:
 4662              	.LFB172:
2258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
 4663              		.loc 1 2258 1 is_stmt 1 view -0
 4664              		.cfi_startproc
 4665              		@ args = 0, pretend = 0, frame = 0
 4666              		@ frame_needed = 0, uses_anonymous_args = 0
 4667              		@ link register save eliminated.
2259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 166


 4668              		.loc 1 2259 5 view .LVU1394
 4669 0000 024A     		ldr	r2, .L338
 4670 0002 9369     		ldr	r3, [r2, #24]
2259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4671              		.loc 1 2259 18 is_stmt 0 view .LVU1395
 4672 0004 0343     		orrs	r3, r3, r0
 4673 0006 9361     		str	r3, [r2, #24]
2260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4674              		.loc 1 2260 1 view .LVU1396
 4675 0008 7047     		bx	lr
 4676              	.L339:
 4677 000a 00BF     		.align	2
 4678              	.L338:
 4679 000c 00900240 		.word	1073909760
 4680              		.cfi_endproc
 4681              	.LFE172:
 4683              		.section	.text.enet_dma_feature_disable,"ax",%progbits
 4684              		.align	1
 4685              		.global	enet_dma_feature_disable
 4686              		.syntax unified
 4687              		.thumb
 4688              		.thumb_func
 4690              	enet_dma_feature_disable:
 4691              	.LVL394:
 4692              	.LFB173:
2272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
 4693              		.loc 1 2272 1 is_stmt 1 view -0
 4694              		.cfi_startproc
 4695              		@ args = 0, pretend = 0, frame = 0
 4696              		@ frame_needed = 0, uses_anonymous_args = 0
 4697              		@ link register save eliminated.
2273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4698              		.loc 1 2273 5 view .LVU1398
 4699 0000 024A     		ldr	r2, .L341
 4700 0002 9369     		ldr	r3, [r2, #24]
2273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4701              		.loc 1 2273 18 is_stmt 0 view .LVU1399
 4702 0004 23EA0003 		bic	r3, r3, r0
 4703 0008 9361     		str	r3, [r2, #24]
2274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4704              		.loc 1 2274 1 view .LVU1400
 4705 000a 7047     		bx	lr
 4706              	.L342:
 4707              		.align	2
 4708              	.L341:
 4709 000c 00900240 		.word	1073909760
 4710              		.cfi_endproc
 4711              	.LFE173:
 4713              		.section	.text.enet_desc_select_normal_mode,"ax",%progbits
 4714              		.align	1
 4715              		.global	enet_desc_select_normal_mode
 4716              		.syntax unified
 4717              		.thumb
 4718              		.thumb_func
 4720              	enet_desc_select_normal_mode:
 4721              	.LFB174:
2669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 167


 4722              		.loc 1 2669 1 is_stmt 1 view -0
 4723              		.cfi_startproc
 4724              		@ args = 0, pretend = 0, frame = 0
 4725              		@ frame_needed = 0, uses_anonymous_args = 0
 4726              		@ link register save eliminated.
2670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4727              		.loc 1 2670 5 view .LVU1402
 4728 0000 024A     		ldr	r2, .L344
 4729 0002 1368     		ldr	r3, [r2]
2670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4730              		.loc 1 2670 19 is_stmt 0 view .LVU1403
 4731 0004 23F08003 		bic	r3, r3, #128
 4732 0008 1360     		str	r3, [r2]
2671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4733              		.loc 1 2671 1 view .LVU1404
 4734 000a 7047     		bx	lr
 4735              	.L345:
 4736              		.align	2
 4737              	.L344:
 4738 000c 00900240 		.word	1073909760
 4739              		.cfi_endproc
 4740              	.LFE174:
 4742              		.section	.text.enet_ptp_normal_descriptors_chain_init,"ax",%progbits
 4743              		.align	1
 4744              		.global	enet_ptp_normal_descriptors_chain_init
 4745              		.syntax unified
 4746              		.thumb
 4747              		.thumb_func
 4749              	enet_ptp_normal_descriptors_chain_init:
 4750              	.LVL395:
 4751              	.LFB175:
2684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4752              		.loc 1 2684 1 is_stmt 1 view -0
 4753              		.cfi_startproc
 4754              		@ args = 0, pretend = 0, frame = 0
 4755              		@ frame_needed = 0, uses_anonymous_args = 0
2684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4756              		.loc 1 2684 1 is_stmt 0 view .LVU1406
 4757 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4758              	.LCFI35:
 4759              		.cfi_def_cfa_offset 20
 4760              		.cfi_offset 4, -20
 4761              		.cfi_offset 5, -16
 4762              		.cfi_offset 6, -12
 4763              		.cfi_offset 7, -8
 4764              		.cfi_offset 14, -4
2685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4765              		.loc 1 2685 5 is_stmt 1 view .LVU1407
 4766              	.LVL396:
2686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4767              		.loc 1 2686 5 view .LVU1408
2687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4768              		.loc 1 2687 5 view .LVU1409
2688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4769              		.loc 1 2688 5 view .LVU1410
2691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4770              		.loc 1 2691 5 view .LVU1411
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 168


2691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4771              		.loc 1 2691 7 is_stmt 0 view .LVU1412
 4772 0002 B0F5E00F 		cmp	r0, #7340032
 4773 0006 0DD0     		beq	.L354
2708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4774              		.loc 1 2708 9 is_stmt 1 view .LVU1413
 4775              	.LVL397:
2709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4776              		.loc 1 2709 9 view .LVU1414
2710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4777              		.loc 1 2710 9 view .LVU1415
2711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4778              		.loc 1 2711 9 view .LVU1416
2714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4779              		.loc 1 2714 9 view .LVU1417
2716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4780              		.loc 1 2716 9 view .LVU1418
2719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4781              		.loc 1 2719 9 view .LVU1419
2719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4782              		.loc 1 2719 28 is_stmt 0 view .LVU1420
 4783 0008 1F4C     		ldr	r4, .L357
2719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4784              		.loc 1 2719 26 view .LVU1421
 4785 000a 204B     		ldr	r3, .L357+4
 4786 000c DC60     		str	r4, [r3, #12]
2720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4787              		.loc 1 2720 9 is_stmt 1 view .LVU1422
2720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4788              		.loc 1 2720 28 is_stmt 0 view .LVU1423
 4789 000e 204B     		ldr	r3, .L357+8
 4790 0010 1C60     		str	r4, [r3]
2721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4791              		.loc 1 2721 9 is_stmt 1 view .LVU1424
2721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4792              		.loc 1 2721 32 is_stmt 0 view .LVU1425
 4793 0012 204B     		ldr	r3, .L357+12
 4794 0014 1960     		str	r1, [r3]
2709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4795              		.loc 1 2709 13 view .LVU1426
 4796 0016 204E     		ldr	r6, .L357+16
2716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4797              		.loc 1 2716 22 view .LVU1427
 4798 0018 44F2F45E 		movw	lr, #17908
2714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4799              		.loc 1 2714 21 view .LVU1428
 4800 001c 4FF00047 		mov	r7, #-2147483648
 4801              	.LVL398:
 4802              	.L348:
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4803              		.loc 1 2725 5 is_stmt 1 view .LVU1429
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4804              		.loc 1 2725 13 is_stmt 0 view .LVU1430
 4805 0020 0023     		movs	r3, #0
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4806              		.loc 1 2725 5 view .LVU1431
 4807 0022 17E0     		b	.L349
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 169


 4808              	.LVL399:
 4809              	.L354:
2693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 4810              		.loc 1 2693 9 is_stmt 1 view .LVU1432
2694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4811              		.loc 1 2694 9 view .LVU1433
2695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 4812              		.loc 1 2695 9 view .LVU1434
2696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4813              		.loc 1 2696 9 view .LVU1435
2699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4814              		.loc 1 2699 9 view .LVU1436
2702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4815              		.loc 1 2702 9 view .LVU1437
2702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4816              		.loc 1 2702 28 is_stmt 0 view .LVU1438
 4817 0024 1D4C     		ldr	r4, .L357+20
2702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4818              		.loc 1 2702 26 view .LVU1439
 4819 0026 194B     		ldr	r3, .L357+4
 4820 0028 1C61     		str	r4, [r3, #16]
2703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4821              		.loc 1 2703 9 is_stmt 1 view .LVU1440
2703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4822              		.loc 1 2703 28 is_stmt 0 view .LVU1441
 4823 002a 1D4B     		ldr	r3, .L357+24
 4824 002c 1C60     		str	r4, [r3]
2704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4825              		.loc 1 2704 9 is_stmt 1 view .LVU1442
2704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 4826              		.loc 1 2704 32 is_stmt 0 view .LVU1443
 4827 002e 1D4B     		ldr	r3, .L357+28
 4828 0030 1960     		str	r1, [r3]
2694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4829              		.loc 1 2694 13 view .LVU1444
 4830 0032 1D4E     		ldr	r6, .L357+32
2686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4831              		.loc 1 2686 32 view .LVU1445
 4832 0034 4FF0000E 		mov	lr, #0
2699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4833              		.loc 1 2699 21 view .LVU1446
 4834 0038 4FF00477 		mov	r7, #34603008
 4835 003c F0E7     		b	.L348
 4836              	.LVL400:
 4837              	.L356:
2737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4838              		.loc 1 2737 13 is_stmt 1 view .LVU1447
2737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4839              		.loc 1 2737 70 is_stmt 0 view .LVU1448
 4840 003e 5D1C     		adds	r5, r3, #1
 4841 0040 04EB0515 		add	r5, r4, r5, lsl #4
2737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 4842              		.loc 1 2737 42 view .LVU1449
 4843 0044 CCF80C50 		str	r5, [ip, #12]
 4844              	.L351:
2744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4845              		.loc 1 2744 9 is_stmt 1 discriminator 2 view .LVU1450
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 170


2744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4846              		.loc 1 2744 10 is_stmt 0 discriminator 2 view .LVU1451
 4847 0048 0A44     		add	r2, r2, r1
2744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4848              		.loc 1 2744 43 discriminator 2 view .LVU1452
 4849 004a 9060     		str	r0, [r2, #8]
2745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4850              		.loc 1 2745 9 is_stmt 1 discriminator 2 view .LVU1453
2745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4851              		.loc 1 2745 59 is_stmt 0 discriminator 2 view .LVU1454
 4852 004c DCF80C00 		ldr	r0, [ip, #12]
2745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4853              		.loc 1 2745 53 discriminator 2 view .LVU1455
 4854 0050 D060     		str	r0, [r2, #12]
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4855              		.loc 1 2725 35 is_stmt 1 discriminator 2 view .LVU1456
 4856 0052 0133     		adds	r3, r3, #1
 4857              	.LVL401:
 4858              	.L349:
2725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4859              		.loc 1 2725 23 discriminator 1 view .LVU1457
 4860 0054 042B     		cmp	r3, #4
 4861 0056 10D8     		bhi	.L355
2727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4862              		.loc 1 2727 9 view .LVU1458
2727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4863              		.loc 1 2727 25 is_stmt 0 view .LVU1459
 4864 0058 1A01     		lsls	r2, r3, #4
2727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4865              		.loc 1 2727 14 view .LVU1460
 4866 005a 04EB031C 		add	ip, r4, r3, lsl #4
 4867              	.LVL402:
2730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4868              		.loc 1 2730 9 is_stmt 1 view .LVU1461
2730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4869              		.loc 1 2730 22 is_stmt 0 view .LVU1462
 4870 005e A750     		str	r7, [r4, r2]
2731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4871              		.loc 1 2731 9 is_stmt 1 view .LVU1463
2731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4872              		.loc 1 2731 35 is_stmt 0 view .LVU1464
 4873 0060 CCF804E0 		str	lr, [ip, #4]
2732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4874              		.loc 1 2732 9 is_stmt 1 view .LVU1465
2732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4875              		.loc 1 2732 41 is_stmt 0 view .LVU1466
 4876 0064 40F2F450 		movw	r0, #1524
 4877 0068 00FB0360 		mla	r0, r0, r3, r6
2732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4878              		.loc 1 2732 28 view .LVU1467
 4879 006c CCF80800 		str	r0, [ip, #8]
2735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4880              		.loc 1 2735 9 is_stmt 1 view .LVU1468
2735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4881              		.loc 1 2735 11 is_stmt 0 view .LVU1469
 4882 0070 032B     		cmp	r3, #3
 4883 0072 E4D9     		bls	.L356
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 171


2741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4884              		.loc 1 2741 13 is_stmt 1 view .LVU1470
2741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 4885              		.loc 1 2741 42 is_stmt 0 view .LVU1471
 4886 0074 CCF80C40 		str	r4, [ip, #12]
 4887 0078 E6E7     		b	.L351
 4888              	.LVL403:
 4889              	.L355:
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4890              		.loc 1 2749 5 is_stmt 1 view .LVU1472
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4891              		.loc 1 2749 18 is_stmt 0 view .LVU1473
 4892 007a 03F18053 		add	r3, r3, #268435456
 4893              	.LVL404:
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4894              		.loc 1 2749 18 view .LVU1474
 4895 007e 013B     		subs	r3, r3, #1
 4896              	.LVL405:
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4897              		.loc 1 2749 18 view .LVU1475
 4898 0080 1B01     		lsls	r3, r3, #4
 4899              	.LVL406:
2749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 4900              		.loc 1 2749 38 view .LVU1476
 4901 0082 C950     		str	r1, [r1, r3]
2750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4902              		.loc 1 2750 1 view .LVU1477
 4903 0084 F0BD     		pop	{r4, r5, r6, r7, pc}
 4904              	.LVL407:
 4905              	.L358:
2750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4906              		.loc 1 2750 1 view .LVU1478
 4907 0086 00BF     		.align	2
 4908              	.L357:
 4909 0088 00000000 		.word	rxdesc_tab
 4910 008c 00900240 		.word	1073909760
 4911 0090 00000000 		.word	dma_current_rxdesc
 4912 0094 00000000 		.word	dma_current_ptp_rxdesc
 4913 0098 00000000 		.word	rx_buff
 4914 009c 00000000 		.word	txdesc_tab
 4915 00a0 00000000 		.word	dma_current_txdesc
 4916 00a4 00000000 		.word	dma_current_ptp_txdesc
 4917 00a8 00000000 		.word	tx_buff
 4918              		.cfi_endproc
 4919              	.LFE175:
 4921              		.section	.text.enet_ptp_normal_descriptors_ring_init,"ax",%progbits
 4922              		.align	1
 4923              		.global	enet_ptp_normal_descriptors_ring_init
 4924              		.syntax unified
 4925              		.thumb
 4926              		.thumb_func
 4928              	enet_ptp_normal_descriptors_ring_init:
 4929              	.LVL408:
 4930              	.LFB176:
2763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4931              		.loc 1 2763 1 is_stmt 1 view -0
 4932              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 172


 4933              		@ args = 0, pretend = 0, frame = 0
 4934              		@ frame_needed = 0, uses_anonymous_args = 0
2763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4935              		.loc 1 2763 1 is_stmt 0 view .LVU1480
 4936 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4937              	.LCFI36:
 4938              		.cfi_def_cfa_offset 24
 4939              		.cfi_offset 4, -24
 4940              		.cfi_offset 5, -20
 4941              		.cfi_offset 6, -16
 4942              		.cfi_offset 7, -12
 4943              		.cfi_offset 8, -8
 4944              		.cfi_offset 14, -4
2764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4945              		.loc 1 2764 5 is_stmt 1 view .LVU1481
 4946              	.LVL409:
2765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4947              		.loc 1 2765 5 view .LVU1482
2766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4948              		.loc 1 2766 5 view .LVU1483
2767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4949              		.loc 1 2767 5 view .LVU1484
2770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4950              		.loc 1 2770 5 view .LVU1485
 4951 0004 274B     		ldr	r3, .L370
 4952 0006 1A68     		ldr	r2, [r3]
2770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4953              		.loc 1 2770 19 is_stmt 0 view .LVU1486
 4954 0008 22F07C02 		bic	r2, r2, #124
 4955 000c 1A60     		str	r2, [r3]
2771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4956              		.loc 1 2771 5 is_stmt 1 view .LVU1487
2771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4957              		.loc 1 2771 19 is_stmt 0 view .LVU1488
 4958 000e 1A68     		ldr	r2, [r3]
 4959 0010 1A60     		str	r2, [r3]
2774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4960              		.loc 1 2774 5 is_stmt 1 view .LVU1489
2774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4961              		.loc 1 2774 7 is_stmt 0 view .LVU1490
 4962 0012 B0F5E00F 		cmp	r0, #7340032
 4963 0016 0ED0     		beq	.L367
2791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4964              		.loc 1 2791 9 is_stmt 1 view .LVU1491
 4965              	.LVL410:
2792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4966              		.loc 1 2792 9 view .LVU1492
2793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4967              		.loc 1 2793 9 view .LVU1493
2794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4968              		.loc 1 2794 9 view .LVU1494
2797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4969              		.loc 1 2797 9 view .LVU1495
2799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4970              		.loc 1 2799 9 view .LVU1496
2802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4971              		.loc 1 2802 9 view .LVU1497
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 173


2802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4972              		.loc 1 2802 28 is_stmt 0 view .LVU1498
 4973 0018 234B     		ldr	r3, .L370+4
2802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4974              		.loc 1 2802 26 view .LVU1499
 4975 001a 224A     		ldr	r2, .L370
 4976 001c D360     		str	r3, [r2, #12]
2803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4977              		.loc 1 2803 9 is_stmt 1 view .LVU1500
2803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4978              		.loc 1 2803 28 is_stmt 0 view .LVU1501
 4979 001e 234A     		ldr	r2, .L370+8
 4980 0020 1360     		str	r3, [r2]
2804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4981              		.loc 1 2804 9 is_stmt 1 view .LVU1502
2804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 4982              		.loc 1 2804 32 is_stmt 0 view .LVU1503
 4983 0022 234A     		ldr	r2, .L370+12
 4984 0024 1160     		str	r1, [r2]
2792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4985              		.loc 1 2792 13 view .LVU1504
 4986 0026 234F     		ldr	r7, .L370+16
2791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4987              		.loc 1 2791 18 view .LVU1505
 4988 0028 9E46     		mov	lr, r3
2799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 4989              		.loc 1 2799 22 view .LVU1506
 4990 002a 40F2F455 		movw	r5, #1524
2797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4991              		.loc 1 2797 21 view .LVU1507
 4992 002e 4FF00046 		mov	r6, #-2147483648
 4993              	.LVL411:
 4994              	.L361:
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4995              		.loc 1 2808 5 is_stmt 1 view .LVU1508
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4996              		.loc 1 2808 13 is_stmt 0 view .LVU1509
 4997 0032 0023     		movs	r3, #0
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4998              		.loc 1 2808 5 view .LVU1510
 4999 0034 16E0     		b	.L362
 5000              	.LVL412:
 5001              	.L367:
2776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 5002              		.loc 1 2776 9 is_stmt 1 view .LVU1511
2777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 5003              		.loc 1 2777 9 view .LVU1512
2778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 5004              		.loc 1 2778 9 view .LVU1513
2779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5005              		.loc 1 2779 9 view .LVU1514
2782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5006              		.loc 1 2782 9 view .LVU1515
2785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5007              		.loc 1 2785 9 view .LVU1516
2785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5008              		.loc 1 2785 28 is_stmt 0 view .LVU1517
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 174


 5009 0036 204B     		ldr	r3, .L370+20
2785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5010              		.loc 1 2785 26 view .LVU1518
 5011 0038 1A4A     		ldr	r2, .L370
 5012 003a 1361     		str	r3, [r2, #16]
2786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 5013              		.loc 1 2786 9 is_stmt 1 view .LVU1519
2786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 5014              		.loc 1 2786 28 is_stmt 0 view .LVU1520
 5015 003c 1F4A     		ldr	r2, .L370+24
 5016 003e 1360     		str	r3, [r2]
2787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 5017              		.loc 1 2787 9 is_stmt 1 view .LVU1521
2787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     } else {
 5018              		.loc 1 2787 32 is_stmt 0 view .LVU1522
 5019 0040 1F4A     		ldr	r2, .L370+28
 5020 0042 1160     		str	r1, [r2]
2777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 5021              		.loc 1 2777 13 view .LVU1523
 5022 0044 1F4F     		ldr	r7, .L370+32
2776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 5023              		.loc 1 2776 18 view .LVU1524
 5024 0046 9E46     		mov	lr, r3
2765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 5025              		.loc 1 2765 32 view .LVU1525
 5026 0048 0025     		movs	r5, #0
2782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5027              		.loc 1 2782 21 view .LVU1526
 5028 004a 4FF00076 		mov	r6, #33554432
 5029 004e F0E7     		b	.L361
 5030              	.LVL413:
 5031              	.L369:
2821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 5032              		.loc 1 2821 17 is_stmt 1 view .LVU1527
2821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             } else {
 5033              		.loc 1 2821 30 is_stmt 0 view .LVU1528
 5034 0050 46F40018 		orr	r8, r6, #2097152
 5035 0054 CCF80080 		str	r8, [ip]
 5036              	.L363:
2828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5037              		.loc 1 2828 9 is_stmt 1 discriminator 2 view .LVU1529
2828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5038              		.loc 1 2828 10 is_stmt 0 discriminator 2 view .LVU1530
 5039 0058 0A44     		add	r2, r2, r1
2828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5040              		.loc 1 2828 43 discriminator 2 view .LVU1531
 5041 005a 9460     		str	r4, [r2, #8]
2829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5042              		.loc 1 2829 9 is_stmt 1 discriminator 2 view .LVU1532
2829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5043              		.loc 1 2829 59 is_stmt 0 discriminator 2 view .LVU1533
 5044 005c DCF80C40 		ldr	r4, [ip, #12]
2829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5045              		.loc 1 2829 53 discriminator 2 view .LVU1534
 5046 0060 D460     		str	r4, [r2, #12]
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5047              		.loc 1 2808 35 is_stmt 1 discriminator 2 view .LVU1535
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 175


 5048 0062 0133     		adds	r3, r3, #1
 5049              	.LVL414:
 5050              	.L362:
2808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5051              		.loc 1 2808 23 discriminator 1 view .LVU1536
 5052 0064 042B     		cmp	r3, #4
 5053 0066 16D8     		bhi	.L368
2810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5054              		.loc 1 2810 9 view .LVU1537
2810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5055              		.loc 1 2810 25 is_stmt 0 view .LVU1538
 5056 0068 1A01     		lsls	r2, r3, #4
2810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5057              		.loc 1 2810 14 view .LVU1539
 5058 006a 0EEB031C 		add	ip, lr, r3, lsl #4
 5059              	.LVL415:
2813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 5060              		.loc 1 2813 9 is_stmt 1 view .LVU1540
2813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 5061              		.loc 1 2813 22 is_stmt 0 view .LVU1541
 5062 006e 4EF80260 		str	r6, [lr, r2]
2814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 5063              		.loc 1 2814 9 is_stmt 1 view .LVU1542
2814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 5064              		.loc 1 2814 35 is_stmt 0 view .LVU1543
 5065 0072 CCF80450 		str	r5, [ip, #4]
2815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5066              		.loc 1 2815 9 is_stmt 1 view .LVU1544
2815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5067              		.loc 1 2815 41 is_stmt 0 view .LVU1545
 5068 0076 40F2F454 		movw	r4, #1524
 5069 007a 04FB0374 		mla	r4, r4, r3, r7
2815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5070              		.loc 1 2815 28 view .LVU1546
 5071 007e CCF80840 		str	r4, [ip, #8]
2818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 5072              		.loc 1 2818 9 is_stmt 1 view .LVU1547
2818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 5073              		.loc 1 2818 11 is_stmt 0 view .LVU1548
 5074 0082 042B     		cmp	r3, #4
 5075 0084 E8D1     		bne	.L363
2819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 5076              		.loc 1 2819 13 is_stmt 1 view .LVU1549
2819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 5077              		.loc 1 2819 15 is_stmt 0 view .LVU1550
 5078 0086 B0F5E00F 		cmp	r0, #7340032
 5079 008a E1D0     		beq	.L369
2824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5080              		.loc 1 2824 17 is_stmt 1 view .LVU1551
2824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5081              		.loc 1 2824 43 is_stmt 0 view .LVU1552
 5082 008c 45F40048 		orr	r8, r5, #32768
 5083 0090 CCF80480 		str	r8, [ip, #4]
 5084 0094 E0E7     		b	.L363
 5085              	.LVL416:
 5086              	.L368:
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 176


 5087              		.loc 1 2833 5 is_stmt 1 view .LVU1553
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5088              		.loc 1 2833 18 is_stmt 0 view .LVU1554
 5089 0096 03F18053 		add	r3, r3, #268435456
 5090              	.LVL417:
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5091              		.loc 1 2833 18 view .LVU1555
 5092 009a 013B     		subs	r3, r3, #1
 5093              	.LVL418:
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5094              		.loc 1 2833 18 view .LVU1556
 5095 009c 1B01     		lsls	r3, r3, #4
 5096              	.LVL419:
2833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5097              		.loc 1 2833 38 view .LVU1557
 5098 009e C950     		str	r1, [r1, r3]
2834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5099              		.loc 1 2834 1 view .LVU1558
 5100 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5101              	.LVL420:
 5102              	.L371:
2834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5103              		.loc 1 2834 1 view .LVU1559
 5104              		.align	2
 5105              	.L370:
 5106 00a4 00900240 		.word	1073909760
 5107 00a8 00000000 		.word	rxdesc_tab
 5108 00ac 00000000 		.word	dma_current_rxdesc
 5109 00b0 00000000 		.word	dma_current_ptp_rxdesc
 5110 00b4 00000000 		.word	rx_buff
 5111 00b8 00000000 		.word	txdesc_tab
 5112 00bc 00000000 		.word	dma_current_txdesc
 5113 00c0 00000000 		.word	dma_current_ptp_txdesc
 5114 00c4 00000000 		.word	tx_buff
 5115              		.cfi_endproc
 5116              	.LFE176:
 5118              		.section	.text.enet_ptpframe_receive_normal_mode,"ax",%progbits
 5119              		.align	1
 5120              		.global	enet_ptpframe_receive_normal_mode
 5121              		.syntax unified
 5122              		.thumb
 5123              		.thumb_func
 5125              	enet_ptpframe_receive_normal_mode:
 5126              	.LVL421:
 5127              	.LFB177:
2845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 5128              		.loc 1 2845 1 is_stmt 1 view -0
 5129              		.cfi_startproc
 5130              		@ args = 0, pretend = 0, frame = 0
 5131              		@ frame_needed = 0, uses_anonymous_args = 0
2846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5132              		.loc 1 2846 5 view .LVU1561
2849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5133              		.loc 1 2849 5 view .LVU1562
2849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5134              		.loc 1 2849 46 is_stmt 0 view .LVU1563
 5135 0000 3A4B     		ldr	r3, .L390
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 177


 5136 0002 1B68     		ldr	r3, [r3]
 5137 0004 1B68     		ldr	r3, [r3]
2849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5138              		.loc 1 2849 7 view .LVU1564
 5139 0006 002B     		cmp	r3, #0
 5140 0008 6ADB     		blt	.L382
2845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 5141              		.loc 1 2845 1 view .LVU1565
 5142 000a 10B5     		push	{r4, lr}
 5143              	.LCFI37:
 5144              		.cfi_def_cfa_offset 8
 5145              		.cfi_offset 4, -8
 5146              		.cfi_offset 14, -4
2854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 5147              		.loc 1 2854 5 is_stmt 1 view .LVU1566
2854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 5148              		.loc 1 2854 7 is_stmt 0 view .LVU1567
 5149 000c E8B1     		cbz	r0, .L374
2856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 5150              		.loc 1 2856 9 is_stmt 1 view .LVU1568
2857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 5151              		.loc 1 2857 85 is_stmt 0 view .LVU1569
 5152 000e 03F4034C 		and	ip, r3, #33536
2856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 5153              		.loc 1 2856 11 view .LVU1570
 5154 0012 BCF5407F 		cmp	ip, #768
 5155 0016 65D1     		bne	.L383
2861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5156              		.loc 1 2861 13 is_stmt 1 view .LVU1571
2861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5157              		.loc 1 2861 20 is_stmt 0 view .LVU1572
 5158 0018 C3F30D4E 		ubfx	lr, r3, #16, #14
2861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5159              		.loc 1 2861 18 view .LVU1573
 5160 001c AEF1040C 		sub	ip, lr, #4
 5161              	.LVL422:
2863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5162              		.loc 1 2863 13 is_stmt 1 view .LVU1574
2863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5163              		.loc 1 2863 27 is_stmt 0 view .LVU1575
 5164 0020 334C     		ldr	r4, .L390+4
 5165 0022 2468     		ldr	r4, [r4]
2863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5166              		.loc 1 2863 15 view .LVU1576
 5167 0024 14F0007F 		tst	r4, #33554432
 5168 0028 03D0     		beq	.L375
2863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5169              		.loc 1 2863 62 discriminator 1 view .LVU1577
 5170 002a 13F0200F 		tst	r3, #32
 5171 002e 00D0     		beq	.L375
2864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5172              		.loc 1 2864 22 view .LVU1578
 5173 0030 F446     		mov	ip, lr
 5174              	.LVL423:
 5175              	.L375:
2868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 5176              		.loc 1 2868 13 is_stmt 1 view .LVU1579
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 178


2868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 return ERROR;
 5177              		.loc 1 2868 15 is_stmt 0 view .LVU1580
 5178 0032 8C45     		cmp	ip, r1
 5179 0034 58D8     		bhi	.L385
2873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5180              		.loc 1 2873 24 view .LVU1581
 5181 0036 0023     		movs	r3, #0
 5182 0038 05E0     		b	.L376
 5183              	.LVL424:
 5184              	.L377:
2874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5185              		.loc 1 2874 17 is_stmt 1 discriminator 3 view .LVU1582
2874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5186              		.loc 1 2874 92 is_stmt 0 discriminator 3 view .LVU1583
 5187 003a 2E49     		ldr	r1, .L390+8
 5188 003c 0968     		ldr	r1, [r1]
 5189 003e 8968     		ldr	r1, [r1, #8]
2874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5190              		.loc 1 2874 41 discriminator 3 view .LVU1584
 5191 0040 C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
2874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5192              		.loc 1 2874 38 discriminator 3 view .LVU1585
 5193 0042 C154     		strb	r1, [r0, r3]
2873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5194              		.loc 1 2873 51 is_stmt 1 discriminator 3 view .LVU1586
 5195 0044 0133     		adds	r3, r3, #1
 5196              	.LVL425:
 5197              	.L376:
2873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5198              		.loc 1 2873 37 discriminator 1 view .LVU1587
 5199 0046 6345     		cmp	r3, ip
 5200 0048 F7D3     		bcc	.L377
 5201              	.LVL426:
 5202              	.L374:
2882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5203              		.loc 1 2882 5 view .LVU1588
2882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5204              		.loc 1 2882 38 is_stmt 0 view .LVU1589
 5205 004a 284B     		ldr	r3, .L390
 5206 004c 1968     		ldr	r1, [r3]
 5207 004e 8968     		ldr	r1, [r1, #8]
2882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5208              		.loc 1 2882 18 view .LVU1590
 5209 0050 1160     		str	r1, [r2]
2883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5210              		.loc 1 2883 5 is_stmt 1 view .LVU1591
2883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5211              		.loc 1 2883 38 is_stmt 0 view .LVU1592
 5212 0052 1B68     		ldr	r3, [r3]
 5213 0054 D968     		ldr	r1, [r3, #12]
2883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5214              		.loc 1 2883 18 view .LVU1593
 5215 0056 5160     		str	r1, [r2, #4]
2885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5216              		.loc 1 2885 5 is_stmt 1 view .LVU1594
2885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5217              		.loc 1 2885 63 is_stmt 0 view .LVU1595
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 179


 5218 0058 264A     		ldr	r2, .L390+8
 5219              	.LVL427:
2885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5220              		.loc 1 2885 63 view .LVU1596
 5221 005a 1268     		ldr	r2, [r2]
 5222 005c 9168     		ldr	r1, [r2, #8]
2885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5223              		.loc 1 2885 38 view .LVU1597
 5224 005e 9960     		str	r1, [r3, #8]
2886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5225              		.loc 1 2886 5 is_stmt 1 view .LVU1598
2886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5226              		.loc 1 2886 73 is_stmt 0 view .LVU1599
 5227 0060 D268     		ldr	r2, [r2, #12]
2886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5228              		.loc 1 2886 48 view .LVU1600
 5229 0062 DA60     		str	r2, [r3, #12]
2889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5230              		.loc 1 2889 5 is_stmt 1 view .LVU1601
2889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5231              		.loc 1 2889 32 is_stmt 0 view .LVU1602
 5232 0064 4FF00042 		mov	r2, #-2147483648
 5233 0068 1A60     		str	r2, [r3]
2892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5234              		.loc 1 2892 5 is_stmt 1 view .LVU1603
2892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5235              		.loc 1 2892 28 is_stmt 0 view .LVU1604
 5236 006a 234B     		ldr	r3, .L390+12
 5237 006c 5B69     		ldr	r3, [r3, #20]
2892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5238              		.loc 1 2892 7 view .LVU1605
 5239 006e 13F0800F 		tst	r3, #128
 5240 0072 04D0     		beq	.L378
2894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 5241              		.loc 1 2894 9 is_stmt 1 view .LVU1606
2894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 5242              		.loc 1 2894 23 is_stmt 0 view .LVU1607
 5243 0074 204B     		ldr	r3, .L390+12
 5244 0076 8022     		movs	r2, #128
 5245 0078 5A61     		str	r2, [r3, #20]
2896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5246              		.loc 1 2896 9 is_stmt 1 view .LVU1608
2896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5247              		.loc 1 2896 23 is_stmt 0 view .LVU1609
 5248 007a 0022     		movs	r2, #0
 5249 007c 9A60     		str	r2, [r3, #8]
 5250              	.L378:
2902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5251              		.loc 1 2902 5 is_stmt 1 view .LVU1610
2902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5252              		.loc 1 2902 46 is_stmt 0 view .LVU1611
 5253 007e 1B4B     		ldr	r3, .L390
 5254 0080 1A68     		ldr	r2, [r3]
 5255 0082 5368     		ldr	r3, [r2, #4]
2902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5256              		.loc 1 2902 7 view .LVU1612
 5257 0084 13F4804F 		tst	r3, #16384
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 180


 5258 0088 0FD0     		beq	.L379
2903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5259              		.loc 1 2903 9 is_stmt 1 view .LVU1613
2903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5260              		.loc 1 2903 80 is_stmt 0 view .LVU1614
 5261 008a 1A4B     		ldr	r3, .L390+8
 5262 008c 1B68     		ldr	r3, [r3]
 5263 008e D968     		ldr	r1, [r3, #12]
2903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5264              		.loc 1 2903 28 view .LVU1615
 5265 0090 164A     		ldr	r2, .L390
 5266 0092 1160     		str	r1, [r2]
2905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5267              		.loc 1 2905 9 is_stmt 1 view .LVU1616
2905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5268              		.loc 1 2905 40 is_stmt 0 view .LVU1617
 5269 0094 1A68     		ldr	r2, [r3]
2905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5270              		.loc 1 2905 11 view .LVU1618
 5271 0096 1AB1     		cbz	r2, .L380
2907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5272              		.loc 1 2907 13 is_stmt 1 view .LVU1619
2907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5273              		.loc 1 2907 36 is_stmt 0 view .LVU1620
 5274 0098 164B     		ldr	r3, .L390+8
 5275 009a 1A60     		str	r2, [r3]
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5276              		.loc 1 2927 12 view .LVU1621
 5277 009c 0120     		movs	r0, #1
 5278              	.LVL428:
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5279              		.loc 1 2927 12 view .LVU1622
 5280 009e 22E0     		b	.L373
 5281              	.LVL429:
 5282              	.L380:
2910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5283              		.loc 1 2910 13 is_stmt 1 view .LVU1623
2910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5284              		.loc 1 2910 35 is_stmt 0 view .LVU1624
 5285 00a0 1033     		adds	r3, r3, #16
 5286 00a2 144A     		ldr	r2, .L390+8
 5287 00a4 1360     		str	r3, [r2]
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5288              		.loc 1 2927 12 view .LVU1625
 5289 00a6 0120     		movs	r0, #1
 5290              	.LVL430:
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5291              		.loc 1 2927 12 view .LVU1626
 5292 00a8 1DE0     		b	.L373
 5293              	.LVL431:
 5294              	.L379:
2914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5295              		.loc 1 2914 9 is_stmt 1 view .LVU1627
2914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5296              		.loc 1 2914 11 is_stmt 0 view .LVU1628
 5297 00aa 13F4004F 		tst	r3, #32768
 5298 00ae 09D0     		beq	.L381
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 181


2916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5299              		.loc 1 2916 13 is_stmt 1 view .LVU1629
2916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5300              		.loc 1 2916 62 is_stmt 0 view .LVU1630
 5301 00b0 114B     		ldr	r3, .L390+12
 5302 00b2 DA68     		ldr	r2, [r3, #12]
2916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5303              		.loc 1 2916 32 view .LVU1631
 5304 00b4 0D4B     		ldr	r3, .L390
 5305 00b6 1A60     		str	r2, [r3]
2919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5306              		.loc 1 2919 13 is_stmt 1 view .LVU1632
2919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5307              		.loc 1 2919 88 is_stmt 0 view .LVU1633
 5308 00b8 0E4B     		ldr	r3, .L390+8
 5309 00ba 1A68     		ldr	r2, [r3]
 5310 00bc 1268     		ldr	r2, [r2]
2919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5311              		.loc 1 2919 36 view .LVU1634
 5312 00be 1A60     		str	r2, [r3]
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5313              		.loc 1 2927 12 view .LVU1635
 5314 00c0 0120     		movs	r0, #1
 5315              	.LVL432:
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5316              		.loc 1 2927 12 view .LVU1636
 5317 00c2 10E0     		b	.L373
 5318              	.LVL433:
 5319              	.L381:
2922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5320              		.loc 1 2922 13 is_stmt 1 view .LVU1637
2922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5321              		.loc 1 2922 124 is_stmt 0 view .LVU1638
 5322 00c4 0C4B     		ldr	r3, .L390+12
 5323 00c6 1B68     		ldr	r3, [r3]
 5324 00c8 C3F38403 		ubfx	r3, r3, #2, #5
2922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5325              		.loc 1 2922 61 view .LVU1639
 5326 00cc 1344     		add	r3, r3, r2
 5327 00ce 1033     		adds	r3, r3, #16
2922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5328              		.loc 1 2922 32 view .LVU1640
 5329 00d0 064A     		ldr	r2, .L390
 5330 00d2 1360     		str	r3, [r2]
2923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5331              		.loc 1 2923 13 is_stmt 1 view .LVU1641
2923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5332              		.loc 1 2923 36 is_stmt 0 view .LVU1642
 5333 00d4 074A     		ldr	r2, .L390+8
 5334 00d6 1368     		ldr	r3, [r2]
 5335 00d8 1033     		adds	r3, r3, #16
 5336 00da 1360     		str	r3, [r2]
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5337              		.loc 1 2927 12 view .LVU1643
 5338 00dc 0120     		movs	r0, #1
 5339              	.LVL434:
2927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 182


 5340              		.loc 1 2927 12 view .LVU1644
 5341 00de 02E0     		b	.L373
 5342              	.LVL435:
 5343              	.L382:
 5344              	.LCFI38:
 5345              		.cfi_def_cfa_offset 0
 5346              		.cfi_restore 4
 5347              		.cfi_restore 14
2850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5348              		.loc 1 2850 16 view .LVU1645
 5349 00e0 0020     		movs	r0, #0
 5350              	.LVL436:
2928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5351              		.loc 1 2928 1 view .LVU1646
 5352 00e2 7047     		bx	lr
 5353              	.LVL437:
 5354              	.L383:
 5355              	.LCFI39:
 5356              		.cfi_def_cfa_offset 8
 5357              		.cfi_offset 4, -8
 5358              		.cfi_offset 14, -4
2878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5359              		.loc 1 2878 20 view .LVU1647
 5360 00e4 0020     		movs	r0, #0
 5361              	.LVL438:
 5362              	.L373:
2928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5363              		.loc 1 2928 1 view .LVU1648
 5364 00e6 10BD     		pop	{r4, pc}
 5365              	.LVL439:
 5366              	.L385:
2869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5367              		.loc 1 2869 24 view .LVU1649
 5368 00e8 0020     		movs	r0, #0
 5369              	.LVL440:
2869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             }
 5370              		.loc 1 2869 24 view .LVU1650
 5371 00ea FCE7     		b	.L373
 5372              	.L391:
 5373              		.align	2
 5374              	.L390:
 5375 00ec 00000000 		.word	dma_current_rxdesc
 5376 00f0 00800240 		.word	1073905664
 5377 00f4 00000000 		.word	dma_current_ptp_rxdesc
 5378 00f8 00900240 		.word	1073909760
 5379              		.cfi_endproc
 5380              	.LFE177:
 5382              		.section	.text.enet_ptpframe_transmit_normal_mode,"ax",%progbits
 5383              		.align	1
 5384              		.global	enet_ptpframe_transmit_normal_mode
 5385              		.syntax unified
 5386              		.thumb
 5387              		.thumb_func
 5389              	enet_ptpframe_transmit_normal_mode:
 5390              	.LVL441:
 5391              	.LFB178:
2940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 183


 5392              		.loc 1 2940 1 is_stmt 1 view -0
 5393              		.cfi_startproc
 5394              		@ args = 0, pretend = 0, frame = 0
 5395              		@ frame_needed = 0, uses_anonymous_args = 0
 5396              		@ link register save eliminated.
2941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 5397              		.loc 1 2941 5 view .LVU1652
2942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5398              		.loc 1 2942 5 view .LVU1653
2945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5399              		.loc 1 2945 5 view .LVU1654
2945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5400              		.loc 1 2945 46 is_stmt 0 view .LVU1655
 5401 0000 424B     		ldr	r3, .L413
 5402 0002 1B68     		ldr	r3, [r3]
 5403 0004 1B68     		ldr	r3, [r3]
2945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5404              		.loc 1 2945 7 view .LVU1656
 5405 0006 002B     		cmp	r3, #0
 5406 0008 7ADB     		blt	.L405
2950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5407              		.loc 1 2950 5 is_stmt 1 view .LVU1657
2950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         return ERROR;
 5408              		.loc 1 2950 7 is_stmt 0 view .LVU1658
 5409 000a 40F2F453 		movw	r3, #1524
 5410 000e 9942     		cmp	r1, r3
 5411 0010 78D8     		bhi	.L406
2940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 5412              		.loc 1 2940 1 view .LVU1659
 5413 0012 10B4     		push	{r4}
 5414              	.LCFI40:
 5415              		.cfi_def_cfa_offset 4
 5416              		.cfi_offset 4, -4
2955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 5417              		.loc 1 2955 5 is_stmt 1 view .LVU1660
2955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 5418              		.loc 1 2955 7 is_stmt 0 view .LVU1661
 5419 0014 58B1     		cbz	r0, .L395
2957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5420              		.loc 1 2957 20 view .LVU1662
 5421 0016 0023     		movs	r3, #0
 5422              	.LVL442:
 5423              	.L394:
2957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5424              		.loc 1 2957 33 is_stmt 1 discriminator 1 view .LVU1663
 5425 0018 8B42     		cmp	r3, r1
 5426 001a 08D2     		bcs	.L395
2958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5427              		.loc 1 2958 13 discriminator 3 view .LVU1664
2958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5428              		.loc 1 2958 65 is_stmt 0 discriminator 3 view .LVU1665
 5429 001c 3C4C     		ldr	r4, .L413+4
 5430 001e 2468     		ldr	r4, [r4]
 5431 0020 A468     		ldr	r4, [r4, #8]
2958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5432              		.loc 1 2958 95 discriminator 3 view .LVU1666
 5433 0022 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 184


2958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5434              		.loc 1 2958 92 discriminator 3 view .LVU1667
 5435 0026 04F803C0 		strb	ip, [r4, r3]
2957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5436              		.loc 1 2957 49 is_stmt 1 discriminator 3 view .LVU1668
 5437 002a 0133     		adds	r3, r3, #1
 5438              	.LVL443:
2957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5439              		.loc 1 2957 49 is_stmt 0 discriminator 3 view .LVU1669
 5440 002c F4E7     		b	.L394
 5441              	.LVL444:
 5442              	.L395:
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5443              		.loc 1 2962 5 is_stmt 1 view .LVU1670
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5444              		.loc 1 2962 23 is_stmt 0 view .LVU1671
 5445 002e 3748     		ldr	r0, .L413
 5446              	.LVL445:
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5447              		.loc 1 2962 23 view .LVU1672
 5448 0030 0368     		ldr	r3, [r0]
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5449              		.loc 1 2962 55 view .LVU1673
 5450 0032 C1F30C01 		ubfx	r1, r1, #0, #13
 5451              	.LVL446:
2962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5452              		.loc 1 2962 45 view .LVU1674
 5453 0036 5960     		str	r1, [r3, #4]
2964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5454              		.loc 1 2964 5 is_stmt 1 view .LVU1675
2964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5455              		.loc 1 2964 23 is_stmt 0 view .LVU1676
 5456 0038 1968     		ldr	r1, [r3]
2964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5457              		.loc 1 2964 32 view .LVU1677
 5458 003a 41F04051 		orr	r1, r1, #805306368
 5459 003e 1960     		str	r1, [r3]
2966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5460              		.loc 1 2966 5 is_stmt 1 view .LVU1678
2966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5461              		.loc 1 2966 23 is_stmt 0 view .LVU1679
 5462 0040 0168     		ldr	r1, [r0]
 5463 0042 0B68     		ldr	r3, [r1]
2966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5464              		.loc 1 2966 32 view .LVU1680
 5465 0044 43F00043 		orr	r3, r3, #-2147483648
 5466 0048 0B60     		str	r3, [r1]
2969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5467              		.loc 1 2969 5 is_stmt 1 view .LVU1681
2969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5468              		.loc 1 2969 21 is_stmt 0 view .LVU1682
 5469 004a 3249     		ldr	r1, .L413+8
 5470 004c 4B69     		ldr	r3, [r1, #20]
 5471              	.LVL447:
2970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5472              		.loc 1 2970 5 is_stmt 1 view .LVU1683
2970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 185


 5473              		.loc 1 2970 20 is_stmt 0 view .LVU1684
 5474 004e 4969     		ldr	r1, [r1, #20]
2970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5475              		.loc 1 2970 17 view .LVU1685
 5476 0050 01F02001 		and	r1, r1, #32
 5477              	.LVL448:
2972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5478              		.loc 1 2972 5 is_stmt 1 view .LVU1686
2972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5479              		.loc 1 2972 7 is_stmt 0 view .LVU1687
 5480 0054 13F00403 		ands	r3, r3, #4
 5481              	.LVL449:
2972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5482              		.loc 1 2972 7 view .LVU1688
 5483 0058 00D1     		bne	.L397
2972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5484              		.loc 1 2972 32 discriminator 1 view .LVU1689
 5485 005a 21B1     		cbz	r1, .L398
 5486              	.L397:
2974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5487              		.loc 1 2974 9 is_stmt 1 view .LVU1690
2974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5488              		.loc 1 2974 39 is_stmt 0 view .LVU1691
 5489 005c 0B43     		orrs	r3, r3, r1
 5490              	.LVL450:
2974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5491              		.loc 1 2974 23 view .LVU1692
 5492 005e 2D49     		ldr	r1, .L413+8
 5493              	.LVL451:
2974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5494              		.loc 1 2974 23 view .LVU1693
 5495 0060 4B61     		str	r3, [r1, #20]
2976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5496              		.loc 1 2976 9 is_stmt 1 view .LVU1694
2976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5497              		.loc 1 2976 23 is_stmt 0 view .LVU1695
 5498 0062 0023     		movs	r3, #0
 5499 0064 4B60     		str	r3, [r1, #4]
 5500              	.L398:
2980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5501              		.loc 1 2980 5 is_stmt 1 view .LVU1696
2980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5502              		.loc 1 2980 7 is_stmt 0 view .LVU1697
 5503 0066 BAB1     		cbz	r2, .L399
2941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 5504              		.loc 1 2941 27 view .LVU1698
 5505 0068 0023     		movs	r3, #0
 5506              	.LVL452:
 5507              	.L401:
2982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
 5508              		.loc 1 2982 9 is_stmt 1 discriminator 2 view .LVU1699
2983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5509              		.loc 1 2983 13 discriminator 2 view .LVU1700
2983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 5510              		.loc 1 2983 51 is_stmt 0 discriminator 2 view .LVU1701
 5511 006a 2849     		ldr	r1, .L413
 5512 006c 0868     		ldr	r0, [r1]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 186


 5513 006e 0168     		ldr	r1, [r0]
 5514              	.LVL453:
2984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 5515              		.loc 1 2984 13 is_stmt 1 discriminator 2 view .LVU1702
2984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 5516              		.loc 1 2984 20 is_stmt 0 discriminator 2 view .LVU1703
 5517 0070 0133     		adds	r3, r3, #1
 5518              	.LVL454:
2985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5519              		.loc 1 2985 45 is_stmt 1 discriminator 2 view .LVU1704
 5520 0072 11F4003F 		tst	r1, #131072
 5521 0076 02D1     		bne	.L400
2985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5522              		.loc 1 2985 45 is_stmt 0 discriminator 1 view .LVU1705
 5523 0078 274C     		ldr	r4, .L413+12
 5524 007a A342     		cmp	r3, r4
 5525 007c F5D9     		bls	.L401
 5526              	.L400:
2988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
 5527              		.loc 1 2988 9 is_stmt 1 view .LVU1706
2988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             return ERROR;
 5528              		.loc 1 2988 11 is_stmt 0 view .LVU1707
 5529 007e 274C     		ldr	r4, .L413+16
 5530 0080 A342     		cmp	r3, r4
 5531 0082 41D0     		beq	.L408
2993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5532              		.loc 1 2993 9 is_stmt 1 view .LVU1708
2993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5533              		.loc 1 2993 36 is_stmt 0 view .LVU1709
 5534 0084 21F40031 		bic	r1, r1, #131072
 5535              	.LVL455:
2993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5536              		.loc 1 2993 36 view .LVU1710
 5537 0088 0160     		str	r1, [r0]
 5538              	.LVL456:
2995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5539              		.loc 1 2995 9 is_stmt 1 view .LVU1711
2995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5540              		.loc 1 2995 42 is_stmt 0 view .LVU1712
 5541 008a 204B     		ldr	r3, .L413
 5542              	.LVL457:
2995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5543              		.loc 1 2995 42 view .LVU1713
 5544 008c 1968     		ldr	r1, [r3]
 5545 008e 8968     		ldr	r1, [r1, #8]
2995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5546              		.loc 1 2995 22 view .LVU1714
 5547 0090 1160     		str	r1, [r2]
2996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5548              		.loc 1 2996 9 is_stmt 1 view .LVU1715
2996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5549              		.loc 1 2996 42 is_stmt 0 view .LVU1716
 5550 0092 1B68     		ldr	r3, [r3]
 5551 0094 DB68     		ldr	r3, [r3, #12]
2996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5552              		.loc 1 2996 22 view .LVU1717
 5553 0096 5360     		str	r3, [r2, #4]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 187


 5554              	.LVL458:
 5555              	.L399:
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5556              		.loc 1 2998 5 is_stmt 1 view .LVU1718
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5557              		.loc 1 2998 63 is_stmt 0 view .LVU1719
 5558 0098 1D4B     		ldr	r3, .L413+4
 5559 009a 1B68     		ldr	r3, [r3]
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5560              		.loc 1 2998 23 view .LVU1720
 5561 009c 1B4A     		ldr	r2, .L413
 5562              	.LVL459:
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5563              		.loc 1 2998 23 view .LVU1721
 5564 009e 1268     		ldr	r2, [r2]
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5565              		.loc 1 2998 63 view .LVU1722
 5566 00a0 9968     		ldr	r1, [r3, #8]
2998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5567              		.loc 1 2998 38 view .LVU1723
 5568 00a2 9160     		str	r1, [r2, #8]
2999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5569              		.loc 1 2999 5 is_stmt 1 view .LVU1724
2999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5570              		.loc 1 2999 73 is_stmt 0 view .LVU1725
 5571 00a4 D868     		ldr	r0, [r3, #12]
2999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5572              		.loc 1 2999 48 view .LVU1726
 5573 00a6 D060     		str	r0, [r2, #12]
3003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5574              		.loc 1 3003 5 is_stmt 1 view .LVU1727
3003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5575              		.loc 1 3003 46 is_stmt 0 view .LVU1728
 5576 00a8 1168     		ldr	r1, [r2]
3003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5577              		.loc 1 3003 7 view .LVU1729
 5578 00aa 11F4801F 		tst	r1, #1048576
 5579 00ae 0ED0     		beq	.L402
3004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5580              		.loc 1 3004 9 is_stmt 1 view .LVU1730
3004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5581              		.loc 1 3004 28 is_stmt 0 view .LVU1731
 5582 00b0 164A     		ldr	r2, .L413
 5583 00b2 1060     		str	r0, [r2]
3006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5584              		.loc 1 3006 9 is_stmt 1 view .LVU1732
3006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5585              		.loc 1 3006 40 is_stmt 0 view .LVU1733
 5586 00b4 1A68     		ldr	r2, [r3]
3006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5587              		.loc 1 3006 11 view .LVU1734
 5588 00b6 2AB1     		cbz	r2, .L403
3008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5589              		.loc 1 3008 13 is_stmt 1 view .LVU1735
3008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5590              		.loc 1 3008 36 is_stmt 0 view .LVU1736
 5591 00b8 154B     		ldr	r3, .L413+4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 188


 5592 00ba 1A60     		str	r2, [r3]
3027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5593              		.loc 1 3027 12 view .LVU1737
 5594 00bc 0120     		movs	r0, #1
 5595              	.L393:
3028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5596              		.loc 1 3028 1 view .LVU1738
 5597 00be 5DF8044B 		ldr	r4, [sp], #4
 5598              	.LCFI41:
 5599              		.cfi_remember_state
 5600              		.cfi_restore 4
 5601              		.cfi_def_cfa_offset 0
 5602 00c2 7047     		bx	lr
 5603              	.L403:
 5604              	.LCFI42:
 5605              		.cfi_restore_state
3011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5606              		.loc 1 3011 13 is_stmt 1 view .LVU1739
3011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5607              		.loc 1 3011 35 is_stmt 0 view .LVU1740
 5608 00c4 1033     		adds	r3, r3, #16
 5609 00c6 124A     		ldr	r2, .L413+4
 5610 00c8 1360     		str	r3, [r2]
3027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5611              		.loc 1 3027 12 view .LVU1741
 5612 00ca 0120     		movs	r0, #1
 5613 00cc F7E7     		b	.L393
 5614              	.L402:
3015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5615              		.loc 1 3015 9 is_stmt 1 view .LVU1742
3015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5616              		.loc 1 3015 11 is_stmt 0 view .LVU1743
 5617 00ce 11F4001F 		tst	r1, #2097152
 5618 00d2 08D0     		beq	.L404
3017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5619              		.loc 1 3017 13 is_stmt 1 view .LVU1744
3017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5620              		.loc 1 3017 62 is_stmt 0 view .LVU1745
 5621 00d4 0F4A     		ldr	r2, .L413+8
 5622 00d6 1169     		ldr	r1, [r2, #16]
3017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5623              		.loc 1 3017 32 view .LVU1746
 5624 00d8 0C4A     		ldr	r2, .L413
 5625 00da 1160     		str	r1, [r2]
3020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5626              		.loc 1 3020 13 is_stmt 1 view .LVU1747
3020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5627              		.loc 1 3020 88 is_stmt 0 view .LVU1748
 5628 00dc 1A68     		ldr	r2, [r3]
3020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 5629              		.loc 1 3020 36 view .LVU1749
 5630 00de 0C4B     		ldr	r3, .L413+4
 5631 00e0 1A60     		str	r2, [r3]
3027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5632              		.loc 1 3027 12 view .LVU1750
 5633 00e2 0120     		movs	r0, #1
 5634 00e4 EBE7     		b	.L393
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 189


 5635              	.L404:
3023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5636              		.loc 1 3023 13 is_stmt 1 view .LVU1751
3023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5637              		.loc 1 3023 124 is_stmt 0 view .LVU1752
 5638 00e6 0B49     		ldr	r1, .L413+8
 5639 00e8 0968     		ldr	r1, [r1]
 5640 00ea C1F38401 		ubfx	r1, r1, #2, #5
3023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5641              		.loc 1 3023 61 view .LVU1753
 5642 00ee 0A44     		add	r2, r2, r1
 5643 00f0 1032     		adds	r2, r2, #16
3023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5644              		.loc 1 3023 32 view .LVU1754
 5645 00f2 0649     		ldr	r1, .L413
 5646 00f4 0A60     		str	r2, [r1]
3024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5647              		.loc 1 3024 13 is_stmt 1 view .LVU1755
3024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5648              		.loc 1 3024 36 is_stmt 0 view .LVU1756
 5649 00f6 1033     		adds	r3, r3, #16
 5650 00f8 054A     		ldr	r2, .L413+4
 5651 00fa 1360     		str	r3, [r2]
3027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5652              		.loc 1 3027 12 view .LVU1757
 5653 00fc 0120     		movs	r0, #1
 5654 00fe DEE7     		b	.L393
 5655              	.LVL460:
 5656              	.L405:
 5657              	.LCFI43:
 5658              		.cfi_def_cfa_offset 0
 5659              		.cfi_restore 4
2946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5660              		.loc 1 2946 16 view .LVU1758
 5661 0100 0020     		movs	r0, #0
 5662              	.LVL461:
2946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5663              		.loc 1 2946 16 view .LVU1759
 5664 0102 7047     		bx	lr
 5665              	.LVL462:
 5666              	.L406:
2951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5667              		.loc 1 2951 16 view .LVU1760
 5668 0104 0020     		movs	r0, #0
 5669              	.LVL463:
3028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5670              		.loc 1 3028 1 view .LVU1761
 5671 0106 7047     		bx	lr
 5672              	.LVL464:
 5673              	.L408:
 5674              	.LCFI44:
 5675              		.cfi_def_cfa_offset 4
 5676              		.cfi_offset 4, -4
2989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 5677              		.loc 1 2989 20 view .LVU1762
 5678 0108 0020     		movs	r0, #0
 5679 010a D8E7     		b	.L393
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 190


 5680              	.L414:
 5681              		.align	2
 5682              	.L413:
 5683 010c 00000000 		.word	dma_current_txdesc
 5684 0110 00000000 		.word	dma_current_ptp_txdesc
 5685 0114 00900240 		.word	1073909760
 5686 0118 FEFF0400 		.word	327678
 5687 011c FFFF0400 		.word	327679
 5688              		.cfi_endproc
 5689              	.LFE178:
 5691              		.section	.text.enet_wum_filter_register_pointer_reset,"ax",%progbits
 5692              		.align	1
 5693              		.global	enet_wum_filter_register_pointer_reset
 5694              		.syntax unified
 5695              		.thumb
 5696              		.thumb_func
 5698              	enet_wum_filter_register_pointer_reset:
 5699              	.LFB179:
3039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
 5700              		.loc 1 3039 1 is_stmt 1 view -0
 5701              		.cfi_startproc
 5702              		@ args = 0, pretend = 0, frame = 0
 5703              		@ frame_needed = 0, uses_anonymous_args = 0
 5704              		@ link register save eliminated.
3040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5705              		.loc 1 3040 5 view .LVU1764
 5706 0000 024A     		ldr	r2, .L416
 5707 0002 D36A     		ldr	r3, [r2, #44]
3040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5708              		.loc 1 3040 18 is_stmt 0 view .LVU1765
 5709 0004 43F00043 		orr	r3, r3, #-2147483648
 5710 0008 D362     		str	r3, [r2, #44]
3041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5711              		.loc 1 3041 1 view .LVU1766
 5712 000a 7047     		bx	lr
 5713              	.L417:
 5714              		.align	2
 5715              	.L416:
 5716 000c 00800240 		.word	1073905664
 5717              		.cfi_endproc
 5718              	.LFE179:
 5720              		.section	.text.enet_wum_filter_config,"ax",%progbits
 5721              		.align	1
 5722              		.global	enet_wum_filter_config
 5723              		.syntax unified
 5724              		.thumb
 5725              		.thumb_func
 5727              	enet_wum_filter_config:
 5728              	.LVL465:
 5729              	.LFB180:
3050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
 5730              		.loc 1 3050 1 is_stmt 1 view -0
 5731              		.cfi_startproc
 5732              		@ args = 0, pretend = 0, frame = 0
 5733              		@ frame_needed = 0, uses_anonymous_args = 0
 5734              		@ link register save eliminated.
3051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 191


 5735              		.loc 1 3051 5 view .LVU1768
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5736              		.loc 1 3054 5 view .LVU1769
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5737              		.loc 1 3054 13 is_stmt 0 view .LVU1770
 5738 0000 0023     		movs	r3, #0
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5739              		.loc 1 3054 5 view .LVU1771
 5740 0002 04E0     		b	.L419
 5741              	.LVL466:
 5742              	.L420:
3055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5743              		.loc 1 3055 9 is_stmt 1 discriminator 3 view .LVU1772
3055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5744              		.loc 1 3055 30 is_stmt 0 discriminator 3 view .LVU1773
 5745 0004 50F82310 		ldr	r1, [r0, r3, lsl #2]
3055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     }
 5746              		.loc 1 3055 23 discriminator 3 view .LVU1774
 5747 0008 024A     		ldr	r2, .L421
 5748 000a 9162     		str	r1, [r2, #40]
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5749              		.loc 1 3054 56 is_stmt 1 discriminator 3 view .LVU1775
 5750 000c 0133     		adds	r3, r3, #1
 5751              	.LVL467:
 5752              	.L419:
3054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5753              		.loc 1 3054 23 discriminator 1 view .LVU1776
 5754 000e 072B     		cmp	r3, #7
 5755 0010 F8D9     		bls	.L420
3057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5756              		.loc 1 3057 1 is_stmt 0 view .LVU1777
 5757 0012 7047     		bx	lr
 5758              	.L422:
 5759              		.align	2
 5760              	.L421:
 5761 0014 00800240 		.word	1073905664
 5762              		.cfi_endproc
 5763              	.LFE180:
 5765              		.section	.text.enet_wum_feature_enable,"ax",%progbits
 5766              		.align	1
 5767              		.global	enet_wum_feature_enable
 5768              		.syntax unified
 5769              		.thumb
 5770              		.thumb_func
 5772              	enet_wum_feature_enable:
 5773              	.LVL468:
 5774              	.LFB181:
3071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
 5775              		.loc 1 3071 1 is_stmt 1 view -0
 5776              		.cfi_startproc
 5777              		@ args = 0, pretend = 0, frame = 0
 5778              		@ frame_needed = 0, uses_anonymous_args = 0
 5779              		@ link register save eliminated.
3072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5780              		.loc 1 3072 5 view .LVU1779
 5781 0000 024A     		ldr	r2, .L424
 5782 0002 D36A     		ldr	r3, [r2, #44]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 192


3072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5783              		.loc 1 3072 18 is_stmt 0 view .LVU1780
 5784 0004 0343     		orrs	r3, r3, r0
 5785 0006 D362     		str	r3, [r2, #44]
3073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5786              		.loc 1 3073 1 view .LVU1781
 5787 0008 7047     		bx	lr
 5788              	.L425:
 5789 000a 00BF     		.align	2
 5790              	.L424:
 5791 000c 00800240 		.word	1073905664
 5792              		.cfi_endproc
 5793              	.LFE181:
 5795              		.section	.text.enet_wum_feature_disable,"ax",%progbits
 5796              		.align	1
 5797              		.global	enet_wum_feature_disable
 5798              		.syntax unified
 5799              		.thumb
 5800              		.thumb_func
 5802              	enet_wum_feature_disable:
 5803              	.LVL469:
 5804              	.LFB182:
3086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
 5805              		.loc 1 3086 1 is_stmt 1 view -0
 5806              		.cfi_startproc
 5807              		@ args = 0, pretend = 0, frame = 0
 5808              		@ frame_needed = 0, uses_anonymous_args = 0
 5809              		@ link register save eliminated.
3087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5810              		.loc 1 3087 5 view .LVU1783
 5811 0000 024A     		ldr	r2, .L427
 5812 0002 D36A     		ldr	r3, [r2, #44]
3087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5813              		.loc 1 3087 18 is_stmt 0 view .LVU1784
 5814 0004 23EA0003 		bic	r3, r3, r0
 5815 0008 D362     		str	r3, [r2, #44]
3088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5816              		.loc 1 3088 1 view .LVU1785
 5817 000a 7047     		bx	lr
 5818              	.L428:
 5819              		.align	2
 5820              	.L427:
 5821 000c 00800240 		.word	1073905664
 5822              		.cfi_endproc
 5823              	.LFE182:
 5825              		.section	.text.enet_msc_counters_reset,"ax",%progbits
 5826              		.align	1
 5827              		.global	enet_msc_counters_reset
 5828              		.syntax unified
 5829              		.thumb
 5830              		.thumb_func
 5832              	enet_msc_counters_reset:
 5833              	.LFB183:
3097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     /* reset all counters */
 5834              		.loc 1 3097 1 is_stmt 1 view -0
 5835              		.cfi_startproc
 5836              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 193


 5837              		@ frame_needed = 0, uses_anonymous_args = 0
 5838              		@ link register save eliminated.
3099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5839              		.loc 1 3099 5 view .LVU1787
 5840 0000 034A     		ldr	r2, .L430
 5841 0002 D2F80031 		ldr	r3, [r2, #256]
3099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5842              		.loc 1 3099 18 is_stmt 0 view .LVU1788
 5843 0006 43F00103 		orr	r3, r3, #1
 5844 000a C2F80031 		str	r3, [r2, #256]
3100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5845              		.loc 1 3100 1 view .LVU1789
 5846 000e 7047     		bx	lr
 5847              	.L431:
 5848              		.align	2
 5849              	.L430:
 5850 0010 00800240 		.word	1073905664
 5851              		.cfi_endproc
 5852              	.LFE183:
 5854              		.section	.text.enet_msc_feature_enable,"ax",%progbits
 5855              		.align	1
 5856              		.global	enet_msc_feature_enable
 5857              		.syntax unified
 5858              		.thumb
 5859              		.thumb_func
 5861              	enet_msc_feature_enable:
 5862              	.LVL470:
 5863              	.LFB184:
3113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
 5864              		.loc 1 3113 1 is_stmt 1 view -0
 5865              		.cfi_startproc
 5866              		@ args = 0, pretend = 0, frame = 0
 5867              		@ frame_needed = 0, uses_anonymous_args = 0
 5868              		@ link register save eliminated.
3114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5869              		.loc 1 3114 5 view .LVU1791
 5870 0000 034A     		ldr	r2, .L433
 5871 0002 D2F80031 		ldr	r3, [r2, #256]
3114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5872              		.loc 1 3114 18 is_stmt 0 view .LVU1792
 5873 0006 0343     		orrs	r3, r3, r0
 5874 0008 C2F80031 		str	r3, [r2, #256]
3115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5875              		.loc 1 3115 1 view .LVU1793
 5876 000c 7047     		bx	lr
 5877              	.L434:
 5878 000e 00BF     		.align	2
 5879              	.L433:
 5880 0010 00800240 		.word	1073905664
 5881              		.cfi_endproc
 5882              	.LFE184:
 5884              		.section	.text.enet_msc_feature_disable,"ax",%progbits
 5885              		.align	1
 5886              		.global	enet_msc_feature_disable
 5887              		.syntax unified
 5888              		.thumb
 5889              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 194


 5891              	enet_msc_feature_disable:
 5892              	.LVL471:
 5893              	.LFB185:
3128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
 5894              		.loc 1 3128 1 is_stmt 1 view -0
 5895              		.cfi_startproc
 5896              		@ args = 0, pretend = 0, frame = 0
 5897              		@ frame_needed = 0, uses_anonymous_args = 0
 5898              		@ link register save eliminated.
3129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5899              		.loc 1 3129 5 view .LVU1795
 5900 0000 034A     		ldr	r2, .L436
 5901 0002 D2F80031 		ldr	r3, [r2, #256]
3129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5902              		.loc 1 3129 18 is_stmt 0 view .LVU1796
 5903 0006 23EA0003 		bic	r3, r3, r0
 5904 000a C2F80031 		str	r3, [r2, #256]
3130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5905              		.loc 1 3130 1 view .LVU1797
 5906 000e 7047     		bx	lr
 5907              	.L437:
 5908              		.align	2
 5909              	.L436:
 5910 0010 00800240 		.word	1073905664
 5911              		.cfi_endproc
 5912              	.LFE185:
 5914              		.section	.text.enet_msc_counters_preset_config,"ax",%progbits
 5915              		.align	1
 5916              		.global	enet_msc_counters_preset_config
 5917              		.syntax unified
 5918              		.thumb
 5919              		.thumb_func
 5921              	enet_msc_counters_preset_config:
 5922              	.LVL472:
 5923              	.LFB186:
3143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
 5924              		.loc 1 3143 1 is_stmt 1 view -0
 5925              		.cfi_startproc
 5926              		@ args = 0, pretend = 0, frame = 0
 5927              		@ frame_needed = 0, uses_anonymous_args = 0
 5928              		@ link register save eliminated.
3144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5929              		.loc 1 3144 5 view .LVU1799
 5930 0000 064B     		ldr	r3, .L439
 5931 0002 D3F80021 		ldr	r2, [r3, #256]
3144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5932              		.loc 1 3144 18 is_stmt 0 view .LVU1800
 5933 0006 22F03002 		bic	r2, r2, #48
 5934 000a C3F80021 		str	r2, [r3, #256]
3145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5935              		.loc 1 3145 5 is_stmt 1 view .LVU1801
 5936 000e D3F80021 		ldr	r2, [r3, #256]
3145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5937              		.loc 1 3145 18 is_stmt 0 view .LVU1802
 5938 0012 0243     		orrs	r2, r2, r0
 5939 0014 C3F80021 		str	r2, [r3, #256]
3146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 195


 5940              		.loc 1 3146 1 view .LVU1803
 5941 0018 7047     		bx	lr
 5942              	.L440:
 5943 001a 00BF     		.align	2
 5944              	.L439:
 5945 001c 00800240 		.word	1073905664
 5946              		.cfi_endproc
 5947              	.LFE186:
 5949              		.section	.text.enet_msc_counters_get,"ax",%progbits
 5950              		.align	1
 5951              		.global	enet_msc_counters_get
 5952              		.syntax unified
 5953              		.thumb
 5954              		.thumb_func
 5956              	enet_msc_counters_get:
 5957              	.LVL473:
 5958              	.LFB187:
3162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t reval;
 5959              		.loc 1 3162 1 is_stmt 1 view -0
 5960              		.cfi_startproc
 5961              		@ args = 0, pretend = 0, frame = 0
 5962              		@ frame_needed = 0, uses_anonymous_args = 0
 5963              		@ link register save eliminated.
3163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5964              		.loc 1 3163 5 view .LVU1805
3165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5965              		.loc 1 3165 5 view .LVU1806
3165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5966              		.loc 1 3165 13 is_stmt 0 view .LVU1807
 5967 0000 00F18040 		add	r0, r0, #1073741824
 5968              	.LVL474:
3165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5969              		.loc 1 3165 13 view .LVU1808
 5970 0004 00F52030 		add	r0, r0, #163840
3165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5971              		.loc 1 3165 11 view .LVU1809
 5972 0008 0068     		ldr	r0, [r0]
 5973              	.LVL475:
3167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5974              		.loc 1 3167 5 is_stmt 1 view .LVU1810
3168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 5975              		.loc 1 3168 1 is_stmt 0 view .LVU1811
 5976 000a 7047     		bx	lr
 5977              		.cfi_endproc
 5978              	.LFE187:
 5980              		.section	.text.enet_ptp_feature_enable,"ax",%progbits
 5981              		.align	1
 5982              		.global	enet_ptp_feature_enable
 5983              		.syntax unified
 5984              		.thumb
 5985              		.thumb_func
 5987              	enet_ptp_feature_enable:
 5988              	.LVL476:
 5989              	.LFB188:
3185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
 5990              		.loc 1 3185 1 is_stmt 1 view -0
 5991              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 196


 5992              		@ args = 0, pretend = 0, frame = 0
 5993              		@ frame_needed = 0, uses_anonymous_args = 0
 5994              		@ link register save eliminated.
3186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5995              		.loc 1 3186 5 view .LVU1813
 5996 0000 034A     		ldr	r2, .L443
 5997 0002 D2F80037 		ldr	r3, [r2, #1792]
3186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 5998              		.loc 1 3186 20 is_stmt 0 view .LVU1814
 5999 0006 0343     		orrs	r3, r3, r0
 6000 0008 C2F80037 		str	r3, [r2, #1792]
3187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6001              		.loc 1 3187 1 view .LVU1815
 6002 000c 7047     		bx	lr
 6003              	.L444:
 6004 000e 00BF     		.align	2
 6005              	.L443:
 6006 0010 00800240 		.word	1073905664
 6007              		.cfi_endproc
 6008              	.LFE188:
 6010              		.section	.text.enet_ptp_feature_disable,"ax",%progbits
 6011              		.align	1
 6012              		.global	enet_ptp_feature_disable
 6013              		.syntax unified
 6014              		.thumb
 6015              		.thumb_func
 6017              	enet_ptp_feature_disable:
 6018              	.LVL477:
 6019              	.LFB189:
3204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
 6020              		.loc 1 3204 1 is_stmt 1 view -0
 6021              		.cfi_startproc
 6022              		@ args = 0, pretend = 0, frame = 0
 6023              		@ frame_needed = 0, uses_anonymous_args = 0
 6024              		@ link register save eliminated.
3205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6025              		.loc 1 3205 5 view .LVU1817
 6026 0000 034A     		ldr	r2, .L446
 6027 0002 D2F80037 		ldr	r3, [r2, #1792]
3205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6028              		.loc 1 3205 20 is_stmt 0 view .LVU1818
 6029 0006 23EA0003 		bic	r3, r3, r0
 6030 000a C2F80037 		str	r3, [r2, #1792]
3206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6031              		.loc 1 3206 1 view .LVU1819
 6032 000e 7047     		bx	lr
 6033              	.L447:
 6034              		.align	2
 6035              	.L446:
 6036 0010 00800240 		.word	1073905664
 6037              		.cfi_endproc
 6038              	.LFE189:
 6040              		.section	.text.enet_ptp_timestamp_function_config,"ax",%progbits
 6041              		.align	1
 6042              		.global	enet_ptp_timestamp_function_config
 6043              		.syntax unified
 6044              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 197


 6045              		.thumb_func
 6047              	enet_ptp_timestamp_function_config:
 6048              	.LVL478:
 6049              	.LFB190:
3234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
 6050              		.loc 1 3234 1 is_stmt 1 view -0
 6051              		.cfi_startproc
 6052              		@ args = 0, pretend = 0, frame = 0
 6053              		@ frame_needed = 0, uses_anonymous_args = 0
 6054              		@ link register save eliminated.
3235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 6055              		.loc 1 3235 5 view .LVU1821
3236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
 6056              		.loc 1 3236 5 view .LVU1822
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6057              		.loc 1 3237 5 view .LVU1823
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6058              		.loc 1 3239 5 view .LVU1824
 6059 0000 0828     		cmp	r0, #8
 6060 0002 59D0     		beq	.L460
 6061 0004 0FDD     		ble	.L466
 6062 0006 2028     		cmp	r0, #32
 6063 0008 3FD0     		beq	.L462
 6064 000a 26DA     		bge	.L467
 6065              	.L453:
3287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 6066              		.loc 1 3287 9 view .LVU1825
3287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 6067              		.loc 1 3287 21 is_stmt 0 view .LVU1826
 6068 000c 20F00042 		bic	r2, r0, #-2147483648
 6069              	.LVL479:
3288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 6070              		.loc 1 3288 9 is_stmt 1 view .LVU1827
3288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 6071              		.loc 1 3288 11 is_stmt 0 view .LVU1828
 6072 0010 0028     		cmp	r0, #0
 6073 0012 68DB     		blt	.L468
3291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6074              		.loc 1 3291 13 is_stmt 1 view .LVU1829
 6075 0014 3B49     		ldr	r1, .L470
 6076 0016 D1F80037 		ldr	r3, [r1, #1792]
3291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6077              		.loc 1 3291 28 is_stmt 0 view .LVU1830
 6078 001a 23EA0203 		bic	r3, r3, r2
 6079 001e C1F80037 		str	r3, [r1, #1792]
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6080              		.loc 1 3237 15 view .LVU1831
 6081 0022 0120     		movs	r0, #1
 6082              	.LVL480:
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6083              		.loc 1 3237 15 view .LVU1832
 6084 0024 7047     		bx	lr
 6085              	.LVL481:
 6086              	.L466:
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6087              		.loc 1 3239 5 view .LVU1833
 6088 0026 F0B1     		cbz	r0, .L451
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 198


 6089 0028 0428     		cmp	r0, #4
 6090 002a EFD1     		bne	.L453
 6091 002c 0023     		movs	r3, #0
 6092              	.LVL482:
 6093              	.L452:
3275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
 6094              		.loc 1 3275 9 is_stmt 1 discriminator 2 view .LVU1834
3276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6095              		.loc 1 3276 13 discriminator 2 view .LVU1835
3276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6096              		.loc 1 3276 26 is_stmt 0 discriminator 2 view .LVU1836
 6097 002e 354A     		ldr	r2, .L470
 6098 0030 D2F80027 		ldr	r2, [r2, #1792]
 6099              	.LVL483:
3277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6100              		.loc 1 3277 13 is_stmt 1 discriminator 2 view .LVU1837
3277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6101              		.loc 1 3277 20 is_stmt 0 discriminator 2 view .LVU1838
 6102 0034 0133     		adds	r3, r3, #1
 6103              	.LVL484:
3278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6104              		.loc 1 3278 39 is_stmt 1 discriminator 2 view .LVU1839
 6105 0036 12F0040F 		tst	r2, #4
 6106 003a 02D0     		beq	.L458
3278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6107              		.loc 1 3278 39 is_stmt 0 discriminator 1 view .LVU1840
 6108 003c 324A     		ldr	r2, .L470+4
 6109              	.LVL485:
3278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6110              		.loc 1 3278 39 discriminator 1 view .LVU1841
 6111 003e 9342     		cmp	r3, r2
 6112 0040 F5D9     		bls	.L452
 6113              	.L458:
3280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6114              		.loc 1 3280 9 is_stmt 1 view .LVU1842
3280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6115              		.loc 1 3280 11 is_stmt 0 view .LVU1843
 6116 0042 324A     		ldr	r2, .L470+8
 6117 0044 9342     		cmp	r3, r2
 6118 0046 5AD0     		beq	.L465
3283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6119              		.loc 1 3283 13 is_stmt 1 view .LVU1844
 6120 0048 2E4A     		ldr	r2, .L470
 6121 004a D2F80037 		ldr	r3, [r2, #1792]
 6122              	.LVL486:
3283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6123              		.loc 1 3283 28 is_stmt 0 view .LVU1845
 6124 004e 43F00403 		orr	r3, r3, #4
 6125 0052 C2F80037 		str	r3, [r2, #1792]
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6126              		.loc 1 3237 15 view .LVU1846
 6127 0056 0120     		movs	r0, #1
 6128              	.LVL487:
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6129              		.loc 1 3237 15 view .LVU1847
 6130 0058 7047     		bx	lr
 6131              	.LVL488:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 199


 6132              	.L467:
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6133              		.loc 1 3239 5 view .LVU1848
 6134 005a B0F5003F 		cmp	r0, #131072
 6135 005e 02D0     		beq	.L451
 6136 0060 B0F5403F 		cmp	r0, #196608
 6137 0064 0DD1     		bne	.L469
 6138              	.L451:
3244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 6139              		.loc 1 3244 9 is_stmt 1 view .LVU1849
 6140 0066 274B     		ldr	r3, .L470
 6141 0068 D3F80027 		ldr	r2, [r3, #1792]
3244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 6142              		.loc 1 3244 24 is_stmt 0 view .LVU1850
 6143 006c 22F44032 		bic	r2, r2, #196608
 6144 0070 C3F80027 		str	r2, [r3, #1792]
3245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 6145              		.loc 1 3245 9 is_stmt 1 view .LVU1851
 6146 0074 D3F80027 		ldr	r2, [r3, #1792]
3245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         break;
 6147              		.loc 1 3245 24 is_stmt 0 view .LVU1852
 6148 0078 0243     		orrs	r2, r2, r0
 6149 007a C3F80027 		str	r2, [r3, #1792]
3246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 6150              		.loc 1 3246 9 is_stmt 1 view .LVU1853
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6151              		.loc 1 3237 15 is_stmt 0 view .LVU1854
 6152 007e 0120     		movs	r0, #1
 6153              	.LVL489:
3246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 6154              		.loc 1 3246 9 view .LVU1855
 6155 0080 7047     		bx	lr
 6156              	.LVL490:
 6157              	.L469:
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6158              		.loc 1 3239 5 view .LVU1856
 6159 0082 B0F5803F 		cmp	r0, #65536
 6160 0086 EED0     		beq	.L451
 6161 0088 C0E7     		b	.L453
 6162              	.L462:
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6163              		.loc 1 3239 5 view .LVU1857
 6164 008a 0023     		movs	r3, #0
 6165              	.LVL491:
 6166              	.L454:
3249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
 6167              		.loc 1 3249 9 is_stmt 1 discriminator 2 view .LVU1858
3250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6168              		.loc 1 3250 13 discriminator 2 view .LVU1859
3250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6169              		.loc 1 3250 26 is_stmt 0 discriminator 2 view .LVU1860
 6170 008c 1D4A     		ldr	r2, .L470
 6171 008e D2F80027 		ldr	r2, [r2, #1792]
 6172              	.LVL492:
3251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6173              		.loc 1 3251 13 is_stmt 1 discriminator 2 view .LVU1861
3251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 200


 6174              		.loc 1 3251 20 is_stmt 0 discriminator 2 view .LVU1862
 6175 0092 0133     		adds	r3, r3, #1
 6176              	.LVL493:
3252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6177              		.loc 1 3252 39 is_stmt 1 discriminator 2 view .LVU1863
 6178 0094 12F0200F 		tst	r2, #32
 6179 0098 02D0     		beq	.L456
3252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6180              		.loc 1 3252 39 is_stmt 0 discriminator 1 view .LVU1864
 6181 009a 1B4A     		ldr	r2, .L470+4
 6182              	.LVL494:
3252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6183              		.loc 1 3252 39 discriminator 1 view .LVU1865
 6184 009c 9342     		cmp	r3, r2
 6185 009e F5D9     		bls	.L454
 6186              	.L456:
3254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6187              		.loc 1 3254 9 is_stmt 1 view .LVU1866
3254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6188              		.loc 1 3254 11 is_stmt 0 view .LVU1867
 6189 00a0 1A4A     		ldr	r2, .L470+8
 6190 00a2 9342     		cmp	r3, r2
 6191 00a4 27D0     		beq	.L463
3257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6192              		.loc 1 3257 13 is_stmt 1 view .LVU1868
 6193 00a6 174A     		ldr	r2, .L470
 6194 00a8 D2F80037 		ldr	r3, [r2, #1792]
 6195              	.LVL495:
3257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6196              		.loc 1 3257 28 is_stmt 0 view .LVU1869
 6197 00ac 43F02003 		orr	r3, r3, #32
 6198 00b0 C2F80037 		str	r3, [r2, #1792]
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6199              		.loc 1 3237 15 view .LVU1870
 6200 00b4 0120     		movs	r0, #1
 6201              	.LVL496:
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6202              		.loc 1 3237 15 view .LVU1871
 6203 00b6 7047     		bx	lr
 6204              	.LVL497:
 6205              	.L460:
3239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6206              		.loc 1 3239 5 view .LVU1872
 6207 00b8 0023     		movs	r3, #0
 6208              	.LVL498:
 6209              	.L449:
3262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
 6210              		.loc 1 3262 9 is_stmt 1 discriminator 2 view .LVU1873
3263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6211              		.loc 1 3263 13 discriminator 2 view .LVU1874
3263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             timeout++;
 6212              		.loc 1 3263 26 is_stmt 0 discriminator 2 view .LVU1875
 6213 00ba 124A     		ldr	r2, .L470
 6214 00bc D2F80027 		ldr	r2, [r2, #1792]
 6215              	.LVL499:
3264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6216              		.loc 1 3264 13 is_stmt 1 discriminator 2 view .LVU1876
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 201


3264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6217              		.loc 1 3264 20 is_stmt 0 discriminator 2 view .LVU1877
 6218 00c0 0133     		adds	r3, r3, #1
 6219              	.LVL500:
3265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6220              		.loc 1 3265 39 is_stmt 1 discriminator 2 view .LVU1878
 6221 00c2 12F00C0F 		tst	r2, #12
 6222 00c6 02D0     		beq	.L457
3265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6223              		.loc 1 3265 39 is_stmt 0 discriminator 1 view .LVU1879
 6224 00c8 0F4A     		ldr	r2, .L470+4
 6225              	.LVL501:
3265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6226              		.loc 1 3265 39 discriminator 1 view .LVU1880
 6227 00ca 9342     		cmp	r3, r2
 6228 00cc F5D9     		bls	.L449
 6229              	.L457:
3267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6230              		.loc 1 3267 9 is_stmt 1 view .LVU1881
3267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6231              		.loc 1 3267 11 is_stmt 0 view .LVU1882
 6232 00ce 0F4A     		ldr	r2, .L470+8
 6233 00d0 9342     		cmp	r3, r2
 6234 00d2 12D0     		beq	.L464
3270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6235              		.loc 1 3270 13 is_stmt 1 view .LVU1883
 6236 00d4 0B4A     		ldr	r2, .L470
 6237 00d6 D2F80037 		ldr	r3, [r2, #1792]
 6238              	.LVL502:
3270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         }
 6239              		.loc 1 3270 28 is_stmt 0 view .LVU1884
 6240 00da 43F00803 		orr	r3, r3, #8
 6241 00de C2F80037 		str	r3, [r2, #1792]
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6242              		.loc 1 3237 15 view .LVU1885
 6243 00e2 0120     		movs	r0, #1
 6244              	.LVL503:
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6245              		.loc 1 3237 15 view .LVU1886
 6246 00e4 7047     		bx	lr
 6247              	.LVL504:
 6248              	.L468:
3289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6249              		.loc 1 3289 13 is_stmt 1 view .LVU1887
 6250 00e6 0749     		ldr	r1, .L470
 6251 00e8 D1F80037 		ldr	r3, [r1, #1792]
3289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6252              		.loc 1 3289 28 is_stmt 0 view .LVU1888
 6253 00ec 1343     		orrs	r3, r3, r2
 6254 00ee C1F80037 		str	r3, [r1, #1792]
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6255              		.loc 1 3237 15 view .LVU1889
 6256 00f2 0120     		movs	r0, #1
 6257              	.LVL505:
3237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6258              		.loc 1 3237 15 view .LVU1890
 6259 00f4 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 202


 6260              	.LVL506:
 6261              	.L463:
3255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6262              		.loc 1 3255 24 view .LVU1891
 6263 00f6 0020     		movs	r0, #0
 6264              	.LVL507:
3255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6265              		.loc 1 3255 24 view .LVU1892
 6266 00f8 7047     		bx	lr
 6267              	.LVL508:
 6268              	.L464:
3268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6269              		.loc 1 3268 24 view .LVU1893
 6270 00fa 0020     		movs	r0, #0
 6271              	.LVL509:
3268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6272              		.loc 1 3268 24 view .LVU1894
 6273 00fc 7047     		bx	lr
 6274              	.LVL510:
 6275              	.L465:
3281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****         } else {
 6276              		.loc 1 3281 24 view .LVU1895
 6277 00fe 0020     		movs	r0, #0
 6278              	.LVL511:
3296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6279              		.loc 1 3296 5 is_stmt 1 view .LVU1896
3297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6280              		.loc 1 3297 1 is_stmt 0 view .LVU1897
 6281 0100 7047     		bx	lr
 6282              	.L471:
 6283 0102 00BF     		.align	2
 6284              	.L470:
 6285 0104 00800240 		.word	1073905664
 6286 0108 FEFF0400 		.word	327678
 6287 010c FFFF0400 		.word	327679
 6288              		.cfi_endproc
 6289              	.LFE190:
 6291              		.section	.text.enet_ptp_subsecond_increment_config,"ax",%progbits
 6292              		.align	1
 6293              		.global	enet_ptp_subsecond_increment_config
 6294              		.syntax unified
 6295              		.thumb
 6296              		.thumb_func
 6298              	enet_ptp_subsecond_increment_config:
 6299              	.LVL512:
 6300              	.LFB191:
3306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
 6301              		.loc 1 3306 1 is_stmt 1 view -0
 6302              		.cfi_startproc
 6303              		@ args = 0, pretend = 0, frame = 0
 6304              		@ frame_needed = 0, uses_anonymous_args = 0
 6305              		@ link register save eliminated.
3307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6306              		.loc 1 3307 5 view .LVU1899
3307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6307              		.loc 1 3307 22 is_stmt 0 view .LVU1900
 6308 0000 C0B2     		uxtb	r0, r0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 203


 6309              	.LVL513:
3307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6310              		.loc 1 3307 20 view .LVU1901
 6311 0002 024B     		ldr	r3, .L473
 6312 0004 C3F80407 		str	r0, [r3, #1796]
3308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6313              		.loc 1 3308 1 view .LVU1902
 6314 0008 7047     		bx	lr
 6315              	.L474:
 6316 000a 00BF     		.align	2
 6317              	.L473:
 6318 000c 00800240 		.word	1073905664
 6319              		.cfi_endproc
 6320              	.LFE191:
 6322              		.section	.text.enet_ptp_timestamp_addend_config,"ax",%progbits
 6323              		.align	1
 6324              		.global	enet_ptp_timestamp_addend_config
 6325              		.syntax unified
 6326              		.thumb
 6327              		.thumb_func
 6329              	enet_ptp_timestamp_addend_config:
 6330              	.LVL514:
 6331              	.LFB192:
3317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
 6332              		.loc 1 3317 1 is_stmt 1 view -0
 6333              		.cfi_startproc
 6334              		@ args = 0, pretend = 0, frame = 0
 6335              		@ frame_needed = 0, uses_anonymous_args = 0
 6336              		@ link register save eliminated.
3318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6337              		.loc 1 3318 5 view .LVU1904
3318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6338              		.loc 1 3318 23 is_stmt 0 view .LVU1905
 6339 0000 014B     		ldr	r3, .L476
 6340 0002 C3F81807 		str	r0, [r3, #1816]
3319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6341              		.loc 1 3319 1 view .LVU1906
 6342 0006 7047     		bx	lr
 6343              	.L477:
 6344              		.align	2
 6345              	.L476:
 6346 0008 00800240 		.word	1073905664
 6347              		.cfi_endproc
 6348              	.LFE192:
 6350              		.section	.text.enet_ptp_timestamp_update_config,"ax",%progbits
 6351              		.align	1
 6352              		.global	enet_ptp_timestamp_update_config
 6353              		.syntax unified
 6354              		.thumb
 6355              		.thumb_func
 6357              	enet_ptp_timestamp_update_config:
 6358              	.LVL515:
 6359              	.LFB193:
3334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
 6360              		.loc 1 3334 1 is_stmt 1 view -0
 6361              		.cfi_startproc
 6362              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 204


 6363              		@ frame_needed = 0, uses_anonymous_args = 0
 6364              		@ link register save eliminated.
3335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 6365              		.loc 1 3335 5 view .LVU1908
3335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 6366              		.loc 1 3335 19 is_stmt 0 view .LVU1909
 6367 0000 044B     		ldr	r3, .L479
 6368 0002 C3F81017 		str	r1, [r3, #1808]
3336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6369              		.loc 1 3336 5 is_stmt 1 view .LVU1910
3336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6370              		.loc 1 3336 28 is_stmt 0 view .LVU1911
 6371 0006 22F00042 		bic	r2, r2, #-2147483648
 6372              	.LVL516:
3336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6373              		.loc 1 3336 26 view .LVU1912
 6374 000a 0243     		orrs	r2, r2, r0
3336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6375              		.loc 1 3336 19 view .LVU1913
 6376 000c C3F81427 		str	r2, [r3, #1812]
3337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6377              		.loc 1 3337 1 view .LVU1914
 6378 0010 7047     		bx	lr
 6379              	.L480:
 6380 0012 00BF     		.align	2
 6381              	.L479:
 6382 0014 00800240 		.word	1073905664
 6383              		.cfi_endproc
 6384              	.LFE193:
 6386              		.section	.text.enet_ptp_expected_time_config,"ax",%progbits
 6387              		.align	1
 6388              		.global	enet_ptp_expected_time_config
 6389              		.syntax unified
 6390              		.thumb
 6391              		.thumb_func
 6393              	enet_ptp_expected_time_config:
 6394              	.LVL517:
 6395              	.LFB194:
3347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
 6396              		.loc 1 3347 1 is_stmt 1 view -0
 6397              		.cfi_startproc
 6398              		@ args = 0, pretend = 0, frame = 0
 6399              		@ frame_needed = 0, uses_anonymous_args = 0
 6400              		@ link register save eliminated.
3348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 6401              		.loc 1 3348 5 view .LVU1916
3348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 6402              		.loc 1 3348 18 is_stmt 0 view .LVU1917
 6403 0000 024B     		ldr	r3, .L482
 6404 0002 C3F81C07 		str	r0, [r3, #1820]
3349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6405              		.loc 1 3349 5 is_stmt 1 view .LVU1918
3349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6406              		.loc 1 3349 18 is_stmt 0 view .LVU1919
 6407 0006 C3F82017 		str	r1, [r3, #1824]
3350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6408              		.loc 1 3350 1 view .LVU1920
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 205


 6409 000a 7047     		bx	lr
 6410              	.L483:
 6411              		.align	2
 6412              	.L482:
 6413 000c 00800240 		.word	1073905664
 6414              		.cfi_endproc
 6415              	.LFE194:
 6417              		.section	.text.enet_ptp_system_time_get,"ax",%progbits
 6418              		.align	1
 6419              		.global	enet_ptp_system_time_get
 6420              		.syntax unified
 6421              		.thumb
 6422              		.thumb_func
 6424              	enet_ptp_system_time_get:
 6425              	.LVL518:
 6426              	.LFB195:
3364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
 6427              		.loc 1 3364 1 is_stmt 1 view -0
 6428              		.cfi_startproc
 6429              		@ args = 0, pretend = 0, frame = 0
 6430              		@ frame_needed = 0, uses_anonymous_args = 0
 6431              		@ link register save eliminated.
3365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6432              		.loc 1 3365 5 view .LVU1922
3368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 6433              		.loc 1 3368 5 view .LVU1923
3368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 6434              		.loc 1 3368 14 is_stmt 0 view .LVU1924
 6435 0000 054B     		ldr	r3, .L485
 6436 0002 D3F80827 		ldr	r2, [r3, #1800]
 6437              	.LVL519:
3369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6438              		.loc 1 3369 5 is_stmt 1 view .LVU1925
3369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6439              		.loc 1 3369 15 is_stmt 0 view .LVU1926
 6440 0006 D3F80C37 		ldr	r3, [r3, #1804]
 6441              	.LVL520:
3372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 6442              		.loc 1 3372 5 is_stmt 1 view .LVU1927
3372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 6443              		.loc 1 3372 28 is_stmt 0 view .LVU1928
 6444 000a 0260     		str	r2, [r0]
3373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6445              		.loc 1 3373 5 is_stmt 1 view .LVU1929
3373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6446              		.loc 1 3373 33 is_stmt 0 view .LVU1930
 6447 000c 23F00042 		bic	r2, r3, #-2147483648
 6448              	.LVL521:
3373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6449              		.loc 1 3373 31 view .LVU1931
 6450 0010 4260     		str	r2, [r0, #4]
3374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6451              		.loc 1 3374 5 is_stmt 1 view .LVU1932
3374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6452              		.loc 1 3374 28 is_stmt 0 view .LVU1933
 6453 0012 DB0F     		lsrs	r3, r3, #31
 6454              	.LVL522:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 206


3374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6455              		.loc 1 3374 26 view .LVU1934
 6456 0014 8360     		str	r3, [r0, #8]
3375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6457              		.loc 1 3375 1 view .LVU1935
 6458 0016 7047     		bx	lr
 6459              	.L486:
 6460              		.align	2
 6461              	.L485:
 6462 0018 00800240 		.word	1073905664
 6463              		.cfi_endproc
 6464              	.LFE195:
 6466              		.section	.text.enet_ptp_pps_output_frequency_config,"ax",%progbits
 6467              		.align	1
 6468              		.global	enet_ptp_pps_output_frequency_config
 6469              		.syntax unified
 6470              		.thumb
 6471              		.thumb_func
 6473              	enet_ptp_pps_output_frequency_config:
 6474              	.LVL523:
 6475              	.LFB196:
3401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
 6476              		.loc 1 3401 1 is_stmt 1 view -0
 6477              		.cfi_startproc
 6478              		@ args = 0, pretend = 0, frame = 0
 6479              		@ frame_needed = 0, uses_anonymous_args = 0
 6480              		@ link register save eliminated.
3402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6481              		.loc 1 3402 5 view .LVU1937
3402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6482              		.loc 1 3402 21 is_stmt 0 view .LVU1938
 6483 0000 014B     		ldr	r3, .L488
 6484 0002 C3F82C07 		str	r0, [r3, #1836]
3403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6485              		.loc 1 3403 1 view .LVU1939
 6486 0006 7047     		bx	lr
 6487              	.L489:
 6488              		.align	2
 6489              	.L488:
 6490 0008 00800240 		.word	1073905664
 6491              		.cfi_endproc
 6492              	.LFE196:
 6494              		.section	.text.enet_initpara_reset,"ax",%progbits
 6495              		.align	1
 6496              		.global	enet_initpara_reset
 6497              		.syntax unified
 6498              		.thumb
 6499              		.thumb_func
 6501              	enet_initpara_reset:
 6502              	.LFB197:
3412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
 6503              		.loc 1 3412 1 is_stmt 1 view -0
 6504              		.cfi_startproc
 6505              		@ args = 0, pretend = 0, frame = 0
 6506              		@ frame_needed = 0, uses_anonymous_args = 0
 6507              		@ link register save eliminated.
3413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 207


 6508              		.loc 1 3413 5 view .LVU1941
3413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 6509              		.loc 1 3413 33 is_stmt 0 view .LVU1942
 6510 0000 084B     		ldr	r3, .L491
 6511 0002 0022     		movs	r2, #0
 6512 0004 1A60     		str	r2, [r3]
3414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 6513              		.loc 1 3414 5 is_stmt 1 view .LVU1943
3414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 6514              		.loc 1 3414 33 is_stmt 0 view .LVU1944
 6515 0006 5A60     		str	r2, [r3, #4]
3415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 6516              		.loc 1 3415 5 is_stmt 1 view .LVU1945
3415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 6517              		.loc 1 3415 31 is_stmt 0 view .LVU1946
 6518 0008 9A60     		str	r2, [r3, #8]
3416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 6519              		.loc 1 3416 5 is_stmt 1 view .LVU1947
3416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 6520              		.loc 1 3416 32 is_stmt 0 view .LVU1948
 6521 000a DA60     		str	r2, [r3, #12]
3417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 6522              		.loc 1 3417 5 is_stmt 1 view .LVU1949
3417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 6523              		.loc 1 3417 35 is_stmt 0 view .LVU1950
 6524 000c 1A61     		str	r2, [r3, #16]
3418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 6525              		.loc 1 3418 5 is_stmt 1 view .LVU1951
3418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 6526              		.loc 1 3418 38 is_stmt 0 view .LVU1952
 6527 000e 5A61     		str	r2, [r3, #20]
3419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 6528              		.loc 1 3419 5 is_stmt 1 view .LVU1953
3419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 6529              		.loc 1 3419 32 is_stmt 0 view .LVU1954
 6530 0010 9A61     		str	r2, [r3, #24]
3420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 6531              		.loc 1 3420 5 is_stmt 1 view .LVU1955
3420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 6532              		.loc 1 3420 31 is_stmt 0 view .LVU1956
 6533 0012 DA61     		str	r2, [r3, #28]
3421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 6534              		.loc 1 3421 5 is_stmt 1 view .LVU1957
3421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 6535              		.loc 1 3421 32 is_stmt 0 view .LVU1958
 6536 0014 1A62     		str	r2, [r3, #32]
3422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 6537              		.loc 1 3422 5 is_stmt 1 view .LVU1959
3422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 6538              		.loc 1 3422 34 is_stmt 0 view .LVU1960
 6539 0016 5A62     		str	r2, [r3, #36]
3423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
 6540              		.loc 1 3423 5 is_stmt 1 view .LVU1961
3423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
 6541              		.loc 1 3423 33 is_stmt 0 view .LVU1962
 6542 0018 9A62     		str	r2, [r3, #40]
3424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 208


 6543              		.loc 1 3424 5 is_stmt 1 view .LVU1963
3424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
 6544              		.loc 1 3424 37 is_stmt 0 view .LVU1964
 6545 001a DA62     		str	r2, [r3, #44]
3425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 6546              		.loc 1 3425 5 is_stmt 1 view .LVU1965
3425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 6547              		.loc 1 3425 36 is_stmt 0 view .LVU1966
 6548 001c 1A63     		str	r2, [r3, #48]
3426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 6549              		.loc 1 3426 5 is_stmt 1 view .LVU1967
3426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 6550              		.loc 1 3426 32 is_stmt 0 view .LVU1968
 6551 001e 5A63     		str	r2, [r3, #52]
3427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6552              		.loc 1 3427 5 is_stmt 1 view .LVU1969
3427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
 6553              		.loc 1 3427 33 is_stmt 0 view .LVU1970
 6554 0020 9A63     		str	r2, [r3, #56]
3428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6555              		.loc 1 3428 1 view .LVU1971
 6556 0022 7047     		bx	lr
 6557              	.L492:
 6558              		.align	2
 6559              	.L491:
 6560 0024 00000000 		.word	enet_initpara
 6561              		.cfi_endproc
 6562              	.LFE197:
 6564              		.section	.text.enet_deinit,"ax",%progbits
 6565              		.align	1
 6566              		.global	enet_deinit
 6567              		.syntax unified
 6568              		.thumb
 6569              		.thumb_func
 6571              	enet_deinit:
 6572              	.LFB116:
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 6573              		.loc 1 111 1 is_stmt 1 view -0
 6574              		.cfi_startproc
 6575              		@ args = 0, pretend = 0, frame = 0
 6576              		@ frame_needed = 0, uses_anonymous_args = 0
 6577 0000 08B5     		push	{r3, lr}
 6578              	.LCFI45:
 6579              		.cfi_def_cfa_offset 8
 6580              		.cfi_offset 3, -8
 6581              		.cfi_offset 14, -4
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 6582              		.loc 1 112 5 view .LVU1973
 6583 0002 40F21940 		movw	r0, #1049
 6584 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
 6585              	.LVL524:
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
 6586              		.loc 1 113 5 view .LVU1974
 6587 000a 40F21940 		movw	r0, #1049
 6588 000e FFF7FEFF 		bl	rcu_periph_reset_disable
 6589              	.LVL525:
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 209


 6590              		.loc 1 114 5 view .LVU1975
 6591 0012 FFF7FEFF 		bl	enet_initpara_reset
 6592              	.LVL526:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_enet.c **** 
 6593              		.loc 1 115 1 is_stmt 0 view .LVU1976
 6594 0016 08BD     		pop	{r3, pc}
 6595              		.cfi_endproc
 6596              	.LFE116:
 6598              		.section	.rodata.enet_reg_tab,"a"
 6599              		.align	2
 6602              	enet_reg_tab:
 6603 0000 0000     		.short	0
 6604 0002 0400     		.short	4
 6605 0004 0800     		.short	8
 6606 0006 0C00     		.short	12
 6607 0008 1000     		.short	16
 6608 000a 1400     		.short	20
 6609 000c 1800     		.short	24
 6610 000e 1C00     		.short	28
 6611 0010 2800     		.short	40
 6612 0012 2C00     		.short	44
 6613 0014 3400     		.short	52
 6614 0016 3800     		.short	56
 6615 0018 3C00     		.short	60
 6616 001a 4000     		.short	64
 6617 001c 4400     		.short	68
 6618 001e 4800     		.short	72
 6619 0020 4C00     		.short	76
 6620 0022 5000     		.short	80
 6621 0024 5400     		.short	84
 6622 0026 5800     		.short	88
 6623 0028 5C00     		.short	92
 6624 002a 8010     		.short	4224
 6625 002c 0001     		.short	256
 6626 002e 0401     		.short	260
 6627 0030 0801     		.short	264
 6628 0032 0C01     		.short	268
 6629 0034 1001     		.short	272
 6630 0036 4C01     		.short	332
 6631 0038 5001     		.short	336
 6632 003a 6801     		.short	360
 6633 003c 9401     		.short	404
 6634 003e 9801     		.short	408
 6635 0040 C401     		.short	452
 6636 0042 0007     		.short	1792
 6637 0044 0407     		.short	1796
 6638 0046 0807     		.short	1800
 6639 0048 0C07     		.short	1804
 6640 004a 1007     		.short	1808
 6641 004c 1407     		.short	1812
 6642 004e 1807     		.short	1816
 6643 0050 1C07     		.short	1820
 6644 0052 2007     		.short	1824
 6645 0054 2807     		.short	1832
 6646 0056 2C07     		.short	1836
 6647 0058 0010     		.short	4096
 6648 005a 0410     		.short	4100
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 210


 6649 005c 0810     		.short	4104
 6650 005e 0C10     		.short	4108
 6651 0060 1010     		.short	4112
 6652 0062 1410     		.short	4116
 6653 0064 1810     		.short	4120
 6654 0066 1C10     		.short	4124
 6655 0068 2010     		.short	4128
 6656 006a 2410     		.short	4132
 6657 006c 4810     		.short	4168
 6658 006e 4C10     		.short	4172
 6659 0070 5010     		.short	4176
 6660 0072 5410     		.short	4180
 6661              		.section	.bss.enet_initpara,"aw",%nobits
 6662              		.align	2
 6665              	enet_initpara:
 6666 0000 00000000 		.space	60
 6666      00000000 
 6666      00000000 
 6666      00000000 
 6666      00000000 
 6667              		.global	dma_current_ptp_rxdesc
 6668              		.section	.bss.dma_current_ptp_rxdesc,"aw",%nobits
 6669              		.align	2
 6672              	dma_current_ptp_rxdesc:
 6673 0000 00000000 		.space	4
 6674              		.global	dma_current_ptp_txdesc
 6675              		.section	.bss.dma_current_ptp_txdesc,"aw",%nobits
 6676              		.align	2
 6679              	dma_current_ptp_txdesc:
 6680 0000 00000000 		.space	4
 6681              		.global	dma_current_rxdesc
 6682              		.section	.bss.dma_current_rxdesc,"aw",%nobits
 6683              		.align	2
 6686              	dma_current_rxdesc:
 6687 0000 00000000 		.space	4
 6688              		.global	dma_current_txdesc
 6689              		.section	.bss.dma_current_txdesc,"aw",%nobits
 6690              		.align	2
 6693              	dma_current_txdesc:
 6694 0000 00000000 		.space	4
 6695              		.global	tx_buff
 6696              		.section	.bss.tx_buff,"aw",%nobits
 6697              		.align	2
 6700              	tx_buff:
 6701 0000 00000000 		.space	7620
 6701      00000000 
 6701      00000000 
 6701      00000000 
 6701      00000000 
 6702              		.global	rx_buff
 6703              		.section	.bss.rx_buff,"aw",%nobits
 6704              		.align	2
 6707              	rx_buff:
 6708 0000 00000000 		.space	7620
 6708      00000000 
 6708      00000000 
 6708      00000000 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 211


 6708      00000000 
 6709              		.global	txdesc_tab
 6710              		.section	.bss.txdesc_tab,"aw",%nobits
 6711              		.align	2
 6714              	txdesc_tab:
 6715 0000 00000000 		.space	80
 6715      00000000 
 6715      00000000 
 6715      00000000 
 6715      00000000 
 6716              		.global	rxdesc_tab
 6717              		.section	.bss.rxdesc_tab,"aw",%nobits
 6718              		.align	2
 6721              	rxdesc_tab:
 6722 0000 00000000 		.space	80
 6722      00000000 
 6722      00000000 
 6722      00000000 
 6722      00000000 
 6723              		.text
 6724              	.Letext0:
 6725              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 6726              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 6727              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 6728              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 6729              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_enet.h"
 6730              		.file 7 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_dbg.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 212


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_enet.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:21     .text.enet_default_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:26     .text.enet_default_init:00000000 enet_default_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:115    .text.enet_default_init:0000003c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:124    .text.enet_delay:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:129    .text.enet_delay:00000000 enet_delay
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:171    .text.enet_initpara_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:177    .text.enet_initpara_config:00000000 enet_initpara_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:201    .text.enet_initpara_config:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:233    .text.enet_initpara_config:00000038 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:456    .text.enet_initpara_config:00000130 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6665   .bss.enet_initpara:00000000 enet_initpara
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:461    .text.enet_software_reset:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:467    .text.enet_software_reset:00000000 enet_software_reset
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:530    .text.enet_software_reset:00000030 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:536    .text.enet_descriptors_chain_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:542    .text.enet_descriptors_chain_init:00000000 enet_descriptors_chain_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:686    .text.enet_descriptors_chain_init:0000006c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6721   .bss.rxdesc_tab:00000000 rxdesc_tab
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6686   .bss.dma_current_rxdesc:00000000 dma_current_rxdesc
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6707   .bss.rx_buff:00000000 rx_buff
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6672   .bss.dma_current_ptp_rxdesc:00000000 dma_current_ptp_rxdesc
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6679   .bss.dma_current_ptp_txdesc:00000000 dma_current_ptp_txdesc
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6714   .bss.txdesc_tab:00000000 txdesc_tab
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6693   .bss.dma_current_txdesc:00000000 dma_current_txdesc
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6700   .bss.tx_buff:00000000 tx_buff
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:699    .text.enet_descriptors_ring_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:705    .text.enet_descriptors_ring_init:00000000 enet_descriptors_ring_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:864    .text.enet_descriptors_ring_init:00000084 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:877    .text.enet_frame_receive:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:883    .text.enet_frame_receive:00000000 enet_frame_receive
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1080   .text.enet_frame_receive:000000b4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1087   .text.enet_frame_transmit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1093   .text.enet_frame_transmit:00000000 enet_frame_transmit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1261   .text.enet_frame_transmit:000000a4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1267   .text.enet_transmit_checksum_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1273   .text.enet_transmit_checksum_config:00000000 enet_transmit_checksum_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1297   .text.enet_mac_address_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1303   .text.enet_mac_address_set:00000000 enet_mac_address_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1337   .text.enet_mac_address_set:00000028 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1343   .text.enet_mac_address_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1349   .text.enet_mac_address_get:00000000 enet_mac_address_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1398   .text.enet_mac_address_get:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1404   .text.enet_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1410   .text.enet_flag_get:00000000 enet_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1444   .text.enet_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1450   .text.enet_flag_clear:00000000 enet_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1478   .text.enet_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1484   .text.enet_interrupt_enable:00000000 enet_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1534   .text.enet_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1540   .text.enet_interrupt_disable:00000000 enet_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1590   .text.enet_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1596   .text.enet_interrupt_flag_get:00000000 enet_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1630   .text.enet_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1636   .text.enet_interrupt_flag_clear:00000000 enet_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1664   .text.enet_rx_enable:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 213


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1670   .text.enet_rx_enable:00000000 enet_rx_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1694   .text.enet_rx_enable:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1699   .text.enet_rx_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1705   .text.enet_rx_disable:00000000 enet_rx_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1729   .text.enet_rx_disable:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1734   .text.enet_registers_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1740   .text.enet_registers_get:00000000 enet_registers_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1792   .text.enet_registers_get:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6602   .rodata.enet_reg_tab:00000000 enet_reg_tab
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1797   .text.enet_debug_status_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1803   .text.enet_debug_status_get:00000000 enet_debug_status_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1904   .text.enet_debug_status_get:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1909   .text.enet_address_filter_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1915   .text.enet_address_filter_enable:00000000 enet_address_filter_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1934   .text.enet_address_filter_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1939   .text.enet_address_filter_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1945   .text.enet_address_filter_disable:00000000 enet_address_filter_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1964   .text.enet_address_filter_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1969   .text.enet_address_filter_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:1975   .text.enet_address_filter_config:00000000 enet_address_filter_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2018   .text.enet_address_filter_config:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2023   .text.enet_phy_write_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2029   .text.enet_phy_write_read:00000000 enet_phy_write_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2170   .text.enet_phy_write_read:00000068 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2176   .text.enet_phy_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2182   .text.enet_phy_config:00000000 enet_phy_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2353   .text.enet_phy_config:000000a8 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2369   .text.enet_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2375   .text.enet_init:00000000 enet_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2603   .text.enet_init:00000104 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:2611   .text.enet_init:00000110 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3195   .text.enet_init:00000320 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3205   .text.enet_phyloopback_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3211   .text.enet_phyloopback_enable:00000000 enet_phyloopback_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3262   .text.enet_phyloopback_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3268   .text.enet_phyloopback_disable:00000000 enet_phyloopback_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3319   .text.enet_forward_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3325   .text.enet_forward_feature_enable:00000000 enet_forward_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3360   .text.enet_forward_feature_enable:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3367   .text.enet_forward_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3373   .text.enet_forward_feature_disable:00000000 enet_forward_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3408   .text.enet_forward_feature_disable:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3415   .text.enet_fliter_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3421   .text.enet_fliter_feature_enable:00000000 enet_fliter_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3440   .text.enet_fliter_feature_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3445   .text.enet_fliter_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3451   .text.enet_fliter_feature_disable:00000000 enet_fliter_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3470   .text.enet_fliter_feature_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3475   .text.enet_pauseframe_generate:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3481   .text.enet_pauseframe_generate:00000000 enet_pauseframe_generate
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3523   .text.enet_pauseframe_generate:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3528   .text.enet_pauseframe_detect_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3534   .text.enet_pauseframe_detect_config:00000000 enet_pauseframe_detect_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3558   .text.enet_pauseframe_detect_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3563   .text.enet_pauseframe_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3569   .text.enet_pauseframe_config:00000000 enet_pauseframe_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3598   .text.enet_pauseframe_config:0000001c $d
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 214


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3603   .text.enet_flowcontrol_threshold_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3609   .text.enet_flowcontrol_threshold_config:00000000 enet_flowcontrol_threshold_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3631   .text.enet_flowcontrol_threshold_config:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3636   .text.enet_flowcontrol_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3642   .text.enet_flowcontrol_feature_enable:00000000 enet_flowcontrol_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3676   .text.enet_flowcontrol_feature_enable:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3681   .text.enet_flowcontrol_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3687   .text.enet_flowcontrol_feature_disable:00000000 enet_flowcontrol_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3721   .text.enet_flowcontrol_feature_disable:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3726   .text.enet_dmaprocess_state_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3732   .text.enet_dmaprocess_state_get:00000000 enet_dmaprocess_state_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3755   .text.enet_dmaprocess_state_get:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3760   .text.enet_dmaprocess_resume:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3766   .text.enet_dmaprocess_resume:00000000 enet_dmaprocess_resume
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3795   .text.enet_dmaprocess_resume:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3800   .text.enet_rxprocess_check_recovery:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3806   .text.enet_rxprocess_check_recovery:00000000 enet_rxprocess_check_recovery
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3848   .text.enet_rxprocess_check_recovery:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3854   .text.enet_txfifo_flush:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3860   .text.enet_txfifo_flush:00000000 enet_txfifo_flush
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3917   .text.enet_txfifo_flush:00000028 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3923   .text.enet_tx_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3929   .text.enet_tx_enable:00000000 enet_tx_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3960   .text.enet_tx_enable:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3966   .text.enet_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3972   .text.enet_enable:00000000 enet_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:3995   .text.enet_tx_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4001   .text.enet_tx_disable:00000000 enet_tx_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4032   .text.enet_tx_disable:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4038   .text.enet_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4044   .text.enet_disable:00000000 enet_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4067   .text.enet_current_desc_address_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4073   .text.enet_current_desc_address_get:00000000 enet_current_desc_address_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4098   .text.enet_desc_information_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4104   .text.enet_desc_information_get:00000000 enet_desc_information_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4118   .text.enet_desc_information_get:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4124   .text.enet_desc_information_get:0000000e $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4228   .text.enet_desc_information_get:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4233   .text.enet_missed_frame_counter_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4239   .text.enet_missed_frame_counter_get:00000000 enet_missed_frame_counter_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4269   .text.enet_missed_frame_counter_get:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4274   .text.enet_desc_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4280   .text.enet_desc_flag_get:00000000 enet_desc_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4312   .text.enet_desc_flag_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4318   .text.enet_desc_flag_set:00000000 enet_desc_flag_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4338   .text.enet_desc_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4344   .text.enet_desc_flag_clear:00000000 enet_desc_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4364   .text.enet_rx_desc_immediate_receive_complete_interrupt:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4370   .text.enet_rx_desc_immediate_receive_complete_interrupt:00000000 enet_rx_desc_immediate_receive_complete_interrupt
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4390   .text.enet_rx_desc_delay_receive_complete_interrupt:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4396   .text.enet_rx_desc_delay_receive_complete_interrupt:00000000 enet_rx_desc_delay_receive_complete_interrupt
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4422   .text.enet_rx_desc_delay_receive_complete_interrupt:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4427   .text.enet_rxframe_drop:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4433   .text.enet_rxframe_drop:00000000 enet_rxframe_drop
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4545   .text.enet_rxframe_drop:00000074 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4552   .text.enet_rxframe_size_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4558   .text.enet_rxframe_size_get:00000000 enet_rxframe_size_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 215


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4648   .text.enet_rxframe_size_get:0000004c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4654   .text.enet_dma_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4660   .text.enet_dma_feature_enable:00000000 enet_dma_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4679   .text.enet_dma_feature_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4684   .text.enet_dma_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4690   .text.enet_dma_feature_disable:00000000 enet_dma_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4709   .text.enet_dma_feature_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4714   .text.enet_desc_select_normal_mode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4720   .text.enet_desc_select_normal_mode:00000000 enet_desc_select_normal_mode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4738   .text.enet_desc_select_normal_mode:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4743   .text.enet_ptp_normal_descriptors_chain_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4749   .text.enet_ptp_normal_descriptors_chain_init:00000000 enet_ptp_normal_descriptors_chain_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4909   .text.enet_ptp_normal_descriptors_chain_init:00000088 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4922   .text.enet_ptp_normal_descriptors_ring_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:4928   .text.enet_ptp_normal_descriptors_ring_init:00000000 enet_ptp_normal_descriptors_ring_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5106   .text.enet_ptp_normal_descriptors_ring_init:000000a4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5119   .text.enet_ptpframe_receive_normal_mode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5125   .text.enet_ptpframe_receive_normal_mode:00000000 enet_ptpframe_receive_normal_mode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5375   .text.enet_ptpframe_receive_normal_mode:000000ec $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5383   .text.enet_ptpframe_transmit_normal_mode:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5389   .text.enet_ptpframe_transmit_normal_mode:00000000 enet_ptpframe_transmit_normal_mode
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5683   .text.enet_ptpframe_transmit_normal_mode:0000010c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5692   .text.enet_wum_filter_register_pointer_reset:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5698   .text.enet_wum_filter_register_pointer_reset:00000000 enet_wum_filter_register_pointer_reset
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5716   .text.enet_wum_filter_register_pointer_reset:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5721   .text.enet_wum_filter_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5727   .text.enet_wum_filter_config:00000000 enet_wum_filter_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5761   .text.enet_wum_filter_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5766   .text.enet_wum_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5772   .text.enet_wum_feature_enable:00000000 enet_wum_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5791   .text.enet_wum_feature_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5796   .text.enet_wum_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5802   .text.enet_wum_feature_disable:00000000 enet_wum_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5821   .text.enet_wum_feature_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5826   .text.enet_msc_counters_reset:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5832   .text.enet_msc_counters_reset:00000000 enet_msc_counters_reset
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5850   .text.enet_msc_counters_reset:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5855   .text.enet_msc_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5861   .text.enet_msc_feature_enable:00000000 enet_msc_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5880   .text.enet_msc_feature_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5885   .text.enet_msc_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5891   .text.enet_msc_feature_disable:00000000 enet_msc_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5910   .text.enet_msc_feature_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5915   .text.enet_msc_counters_preset_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5921   .text.enet_msc_counters_preset_config:00000000 enet_msc_counters_preset_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5945   .text.enet_msc_counters_preset_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5950   .text.enet_msc_counters_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5956   .text.enet_msc_counters_get:00000000 enet_msc_counters_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5981   .text.enet_ptp_feature_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:5987   .text.enet_ptp_feature_enable:00000000 enet_ptp_feature_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6006   .text.enet_ptp_feature_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6011   .text.enet_ptp_feature_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6017   .text.enet_ptp_feature_disable:00000000 enet_ptp_feature_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6036   .text.enet_ptp_feature_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6041   .text.enet_ptp_timestamp_function_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6047   .text.enet_ptp_timestamp_function_config:00000000 enet_ptp_timestamp_function_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6285   .text.enet_ptp_timestamp_function_config:00000104 $d
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s 			page 216


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6292   .text.enet_ptp_subsecond_increment_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6298   .text.enet_ptp_subsecond_increment_config:00000000 enet_ptp_subsecond_increment_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6318   .text.enet_ptp_subsecond_increment_config:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6323   .text.enet_ptp_timestamp_addend_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6329   .text.enet_ptp_timestamp_addend_config:00000000 enet_ptp_timestamp_addend_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6346   .text.enet_ptp_timestamp_addend_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6351   .text.enet_ptp_timestamp_update_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6357   .text.enet_ptp_timestamp_update_config:00000000 enet_ptp_timestamp_update_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6382   .text.enet_ptp_timestamp_update_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6387   .text.enet_ptp_expected_time_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6393   .text.enet_ptp_expected_time_config:00000000 enet_ptp_expected_time_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6413   .text.enet_ptp_expected_time_config:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6418   .text.enet_ptp_system_time_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6424   .text.enet_ptp_system_time_get:00000000 enet_ptp_system_time_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6462   .text.enet_ptp_system_time_get:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6467   .text.enet_ptp_pps_output_frequency_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6473   .text.enet_ptp_pps_output_frequency_config:00000000 enet_ptp_pps_output_frequency_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6490   .text.enet_ptp_pps_output_frequency_config:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6495   .text.enet_initpara_reset:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6501   .text.enet_initpara_reset:00000000 enet_initpara_reset
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6560   .text.enet_initpara_reset:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6565   .text.enet_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6571   .text.enet_deinit:00000000 enet_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6599   .rodata.enet_reg_tab:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6662   .bss.enet_initpara:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6669   .bss.dma_current_ptp_rxdesc:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6676   .bss.dma_current_ptp_txdesc:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6683   .bss.dma_current_rxdesc:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6690   .bss.dma_current_txdesc:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6697   .bss.tx_buff:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6704   .bss.rx_buff:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6711   .bss.txdesc_tab:00000000 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccxBzqTm.s:6718   .bss.rxdesc_tab:00000000 $d

UNDEFINED SYMBOLS
rcu_clock_freq_get
rcu_periph_reset_enable
rcu_periph_reset_disable
