Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 14 15:55:55 2022
| Host         : LAPTOP-EVN3O6SP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multi_cycle_cpu_display_control_sets_placed.rpt
| Design       : multi_cycle_cpu_display
| Device       : xc7a200t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            5 |
|      6 |            2 |
|      8 |            2 |
|      9 |            2 |
|     10 |            2 |
|     11 |            2 |
|    16+ |           43 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           42 |
| Yes          | No                    | No                     |            1399 |          594 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             157 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                2 |              4 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                2 |              4 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                3 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                3 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                3 |              5 |
|  cpu_clk               |                                                       |                                                       |                4 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                3 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                5 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                3 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                3 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                5 |             11 |
|  cpu_clk               |                                                       | cpu/IF_module/SR[0]                                   |                6 |             11 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                9 |             18 |
|  clk_IBUF_BUFG         |                                                       | display_valid0                                        |               10 |             20 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               10 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                5 |             28 |
|  cpu_clk               | cpu/IF_module/next_fetch                              | cpu/IF_module/SR[0]                                   |               15 |             30 |
|  cpu_clk               | cpu/rf_module/rf[25][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_valid_OBUF              | cpu/IF_module/SR[0]                                   |                7 |             32 |
|  cpu_clk               | cpu/rf_module/rf[4][31]_i_1_n_0                       |                                                       |                8 |             32 |
|  cpu_clk               | cpu/rf_module/rf[18][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[28][31]_i_1_n_0                      |                                                       |                7 |             32 |
|  cpu_clk               | cpu/rf_module/rf[27][31]_i_1_n_0                      |                                                       |               31 |             32 |
|  cpu_clk               | cpu/rf_module/rf[10][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[7][31]_i_1_n_0                       |                                                       |               30 |             32 |
|  cpu_clk               | cpu/rf_module/rf[14][31]_i_1_n_0                      |                                                       |               24 |             32 |
|  cpu_clk               | cpu/rf_module/rf[23][31]_i_1_n_0                      |                                                       |               24 |             32 |
|  cpu_clk               | cpu/rf_module/rf[21][31]_i_1_n_0                      |                                                       |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[24][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[15][31]_i_1_n_0                      |                                                       |               30 |             32 |
|  cpu_clk               | cpu/rf_module/rf[16][31]_i_1_n_0                      |                                                       |               11 |             32 |
|  cpu_clk               | cpu/rf_module/rf[30][31]_i_1_n_0                      |                                                       |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[3][31]_i_1_n_0                       |                                                       |                7 |             32 |
|  cpu_clk               | cpu/rf_module/rf[17][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[12][31]_i_1_n_0                      |                                                       |                9 |             32 |
|  cpu_clk               | cpu/rf_module/rf                                      |                                                       |               24 |             32 |
|  cpu_clk               | cpu/rf_module/rf[13][31]_i_1_n_0                      |                                                       |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[22][31]_i_1_n_0                      |                                                       |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[11][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[1][31]_i_1_n_0                       |                                                       |                8 |             32 |
|  cpu_clk               | cpu/rf_module/rf[20][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[2][31]_i_1_n_0                       |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[5][31]_i_1_n_0                       |                                                       |                9 |             32 |
|  cpu_clk               | cpu/rf_module/rf[6][31]_i_1_n_0                       |                                                       |               22 |             32 |
|  cpu_clk               | cpu/rf_module/rf[8][31]_i_1_n_0                       |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[26][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[9][31]_i_1_n_0                       |                                                       |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[19][31]_i_1_n_0                      |                                                       |               22 |             32 |
|  cpu_clk               | cpu/rf_module/rf[29][31]_i_1_n_0                      |                                                       |               12 |             32 |
|  cpu_clk               | cpu/IF_module/IF_over                                 |                                                       |               17 |             64 |
|  cpu_clk               | cpu/MEM_module/E[0]                                   |                                                       |               28 |             70 |
|  cpu_clk               | cpu/EXE_valid                                         |                                                       |               49 |            106 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               63 |            119 |
|  cpu_clk               | cpu/ID_valid                                          |                                                       |               43 |            149 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


