Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 12:57:41 2024
| Host         : 8x8-Bit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : TestBlockDesign_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads                   1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2419)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2448)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2419)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/Q (HIGH)

 There are 2400 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2448)
---------------------------------------------------
 There are 2448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                 5073        0.162        0.000                      0                 5073        4.500        0.000                       0                  2478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.023        0.000                      0                 5073        0.162        0.000                      0                 5073        4.500        0.000                       0                  2478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.729ns (20.728%)  route 2.788ns (79.272%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 8.084 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      0.774     5.399    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.523 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, estimated)        1.238     6.761    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.910 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, estimated)       0.776     7.686    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X48Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.665     8.084    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.154    
                         clock uncertainty           -0.035     8.119    
    SLICE_X48Y67         FDRE (Setup_fdre_C_CE)      -0.410     7.709    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.729ns (20.634%)  route 2.804ns (79.366%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 8.162 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      0.774     5.399    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.523 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, estimated)        1.238     6.761    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.910 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, estimated)       0.792     7.702    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X51Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.743     8.162    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X51Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.232    
                         clock uncertainty           -0.035     8.197    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.410     7.787    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.704ns (20.034%)  route 2.810ns (79.966%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 f  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      1.055     5.680    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.804 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2/O
                         net (fo=1, estimated)        0.712     6.516    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.124     6.640 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_5/O
                         net (fo=12, estimated)       1.043     7.683    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195]_288
    SLICE_X48Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.614     8.032    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.103    
                         clock uncertainty           -0.035     8.068    
    SLICE_X48Y72         FDRE (Setup_fdre_C_CE)      -0.202     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.704ns (20.761%)  route 2.687ns (79.239%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 7.994 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 f  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      1.055     5.680    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.804 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2/O
                         net (fo=1, estimated)        0.712     6.516    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.124     6.640 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_5/O
                         net (fo=12, estimated)       0.920     7.560    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195]_288
    SLICE_X55Y66         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.576     7.994    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X55Y66         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][4]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.065    
                         clock uncertainty           -0.035     8.030    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.202     7.828    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][4]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.729ns (20.640%)  route 2.803ns (79.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 8.454 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      0.774     5.399    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.523 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, estimated)        1.238     6.761    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.910 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, estimated)       0.791     7.701    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X39Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.036     8.454    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][1]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X39Y55         FDRE (Setup_fdre_C_CE)      -0.410     8.079    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][1]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.729ns (20.640%)  route 2.803ns (79.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 8.454 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      0.774     5.399    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.523 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, estimated)        1.238     6.761    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.910 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, estimated)       0.791     7.701    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X39Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.036     8.454    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X39Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][6]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.525    
                         clock uncertainty           -0.035     8.489    
    SLICE_X39Y55         FDRE (Setup_fdre_C_CE)      -0.410     8.079    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][6]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.932ns (29.795%)  route 2.196ns (70.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 f  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/Q
                         net (fo=22, estimated)       0.691     5.316    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[3]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.150     5.466 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_14/O
                         net (fo=32, estimated)       0.631     6.097    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_808
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.326     6.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_871/O
                         net (fo=12, estimated)       0.874     7.297    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[162]_255
    SLICE_X59Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.438     7.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X59Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.927    
                         clock uncertainty           -0.035     7.892    
    SLICE_X59Y59         FDRE (Setup_fdre_C_CE)      -0.202     7.690    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.932ns (29.805%)  route 2.195ns (70.195%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/Q
                         net (fo=22, estimated)       0.727     5.352    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[3]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.148     5.500 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_15/O
                         net (fo=28, estimated)       0.596     6.096    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_809
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.328     6.424 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_898/O
                         net (fo=12, estimated)       0.872     7.296    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[188]_375
    SLICE_X58Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.438     7.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X58Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/C  (IS_INVERTED)
                         clock pessimism              0.071     7.927    
                         clock uncertainty           -0.035     7.892    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.202     7.690    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.704ns (20.424%)  route 2.743ns (79.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 8.186 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 f  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      1.055     5.680    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.804 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2/O
                         net (fo=1, estimated)        0.712     6.516    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.124     6.640 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_5/O
                         net (fo=12, estimated)       0.976     7.616    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195]_288
    SLICE_X49Y68         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.768     8.186    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X49Y68         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][6]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.257    
                         clock uncertainty           -0.035     8.222    
    SLICE_X49Y68         FDRE (Setup_fdre_C_CE)      -0.202     8.020    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][6]
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.729ns (22.266%)  route 2.545ns (77.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 8.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.680     4.169    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.625 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, estimated)      0.774     5.399    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.523 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, estimated)        1.238     6.761    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.910 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, estimated)       0.533     7.443    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X48Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.830     8.248    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][0]/C  (IS_INVERTED)
                         clock pessimism              0.071     8.319    
                         clock uncertainty           -0.035     8.283    
    SLICE_X48Y52         FDRE (Setup_fdre_C_CE)      -0.410     7.873    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][0]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.602%)  route 0.352ns (65.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.905     1.161    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.302 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/Q
                         net (fo=197, estimated)      0.352     1.654    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]
    SLICE_X47Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.699 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.699    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in[3]
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.189     1.634    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
                         clock pessimism             -0.188     1.446    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091     1.537    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.291%)  route 0.162ns (43.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.413     1.670    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.834 f  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/Q
                         net (fo=6, estimated)        0.162     1.996    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.041 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_10/O
                         net (fo=1, routed)           0.000     2.041    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[0]
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.488     1.932    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
                         clock pessimism             -0.188     1.744    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.865    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.249     1.505    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/Q
                         net (fo=2, estimated)        0.130     1.776    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C
                         clock pessimism             -0.188     1.571    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.676    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.181     1.437    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, estimated)        0.130     1.709    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                         clock pessimism             -0.188     1.499    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.604    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.149%)  route 0.133ns (34.851%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.189     1.445    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/Q
                         net (fo=3, estimated)        0.133     1.720    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.765 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_7/O
                         net (fo=1, routed)           0.000     1.765    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[3]_i_4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.828 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.828    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2_n_4
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.251     1.696    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
                         clock pessimism             -0.188     1.508    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.613    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.249     1.505    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/Q
                         net (fo=2, estimated)        0.130     1.776    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_7
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C
                         clock pessimism             -0.188     1.571    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.676    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.212ns (49.848%)  route 0.213ns (50.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.413     1.670    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/Q
                         net (fo=5, estimated)        0.213     2.047    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.048     2.095 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[2]_i_1/O
                         net (fo=1, routed)           0.000     2.095    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[2]
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.488     1.932    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/C
                         clock pessimism             -0.188     1.744    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.131     1.875    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.189     1.445    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/Q
                         net (fo=3, estimated)        0.133     1.719    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_6/O
                         net (fo=1, routed)           0.000     1.764    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[3]_i_5_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.834 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.834    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2_n_7
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.251     1.696    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
                         clock pessimism             -0.188     1.508    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.613    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.181     1.437    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/Q
                         net (fo=3, estimated)        0.133     1.711    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.756 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_8/O
                         net (fo=1, routed)           0.000     1.756    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[7]_i_2_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.826 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_7
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
                         clock pessimism             -0.188     1.499    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.604    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.492%)  route 0.213ns (50.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.413     1.670    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/Q
                         net (fo=5, estimated)        0.213     2.047    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.092 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.092    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[1]
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.488     1.932    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                         clock pessimism             -0.188     1.744    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.865    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { InstrExec_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 4.837ns (33.106%)  route 9.773ns (66.894%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      2.510     2.966    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.090 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_708/O
                         net (fo=1, estimated)        0.852     3.942    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_702
    SLICE_X60Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.066 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_712/O
                         net (fo=1, estimated)        0.726     4.792    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_715
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.916 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_723/O
                         net (fo=1, estimated)        1.057     5.973    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_734
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.097 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_739/O
                         net (fo=1, estimated)        0.987     7.084    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_1
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.236 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_1/O
                         net (fo=1, estimated)        3.641    10.877    r_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.733    14.610 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.610    r[2]
    N16                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.543ns  (logic 4.911ns (33.769%)  route 9.632ns (66.231%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, estimated)      2.338     2.856    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.980 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_487/O
                         net (fo=1, estimated)        1.009     3.989    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_482
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.113 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_491/O
                         net (fo=1, estimated)        0.881     4.994    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_489
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.118 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_492/O
                         net (fo=1, estimated)        0.965     6.083    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_491
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.207 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_493/O
                         net (fo=1, estimated)        0.996     7.203    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_4
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.152     7.355 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_4/O
                         net (fo=1, estimated)        3.443    10.798    g_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.745    14.543 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.543    g[3]
    R11                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.446ns  (logic 4.612ns (31.924%)  route 9.834ns (68.076%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      1.936     2.392    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.516 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_7/O
                         net (fo=1, estimated)        0.709     3.225    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_6
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.349 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_9/O
                         net (fo=1, estimated)        1.190     4.539    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_17
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.663 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_20/O
                         net (fo=1, estimated)        1.031     5.694    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_22
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.818 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_24/O
                         net (fo=1, estimated)        0.712     6.530    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_11
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124     6.654 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_11/O
                         net (fo=1, estimated)        4.256    10.910    b_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.446 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.446    b[0]
    R10                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.292ns  (logic 4.594ns (32.143%)  route 9.698ns (67.857%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      2.071     2.527    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.651 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_273/O
                         net (fo=1, estimated)        0.774     3.425    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_271
    SLICE_X62Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.549 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_277/O
                         net (fo=1, estimated)        0.857     4.406    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_284
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.530 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_288/O
                         net (fo=1, estimated)        1.540     6.070    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_289
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.194 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_292/O
                         net (fo=1, estimated)        0.684     6.878    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_7
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.002 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_7/O
                         net (fo=1, estimated)        3.772    10.774    g_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.292 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.292    g[0]
    P15                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.205ns  (logic 4.837ns (34.051%)  route 9.368ns (65.949%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      2.353     2.809    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.124     2.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_775/O
                         net (fo=1, estimated)        0.772     3.705    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_769
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124     3.829 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_779/O
                         net (fo=1, estimated)        0.721     4.550    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_782
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.674 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_790/O
                         net (fo=1, estimated)        1.274     5.948    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_801
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.072 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_806/O
                         net (fo=1, estimated)        0.811     6.883    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n
    SLICE_X39Y56         LUT3 (Prop_lut3_I2_O)        0.152     7.035 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP/O
                         net (fo=1, estimated)        3.437    10.472    r_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         3.733    14.205 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.205    r[3]
    R16                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.202ns  (logic 4.842ns (34.094%)  route 9.360ns (65.906%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      2.581     3.037    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     3.161 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_457/O
                         net (fo=1, estimated)        0.920     4.081    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_453
    SLICE_X58Y69         LUT6 (Prop_lut6_I2_O)        0.124     4.205 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_461/O
                         net (fo=1, estimated)        0.855     5.060    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_463
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.184 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_467/O
                         net (fo=1, estimated)        0.703     5.887    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_467
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.011 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_468/O
                         net (fo=1, estimated)        1.136     7.147    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_5
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.146     7.293 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_5/O
                         net (fo=1, estimated)        3.165    10.458    g_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         3.744    14.202 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.202    g[2]
    R13                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.202ns  (logic 4.600ns (32.388%)  route 9.602ns (67.612%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      2.114     2.570    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.694 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_341/O
                         net (fo=1, estimated)        0.714     3.408    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_339
    SLICE_X63Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.532 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_344/O
                         net (fo=1, estimated)        1.052     4.584    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_351
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.708 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_355/O
                         net (fo=1, estimated)        1.032     5.740    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_356
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.864 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_359/O
                         net (fo=1, estimated)        0.829     6.693    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_6
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.817 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_6/O
                         net (fo=1, estimated)        3.861    10.678    g_OBUF[1]
    R15                  OBUF (Prop_obuf_I_O)         3.524    14.202 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.202    g[1]
    R15                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 4.678ns (34.681%)  route 8.810ns (65.319%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, estimated)      1.825     2.343    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.467 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_565/O
                         net (fo=1, estimated)        0.776     3.243    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_560
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124     3.367 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_568/O
                         net (fo=1, estimated)        1.195     4.562    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_575
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.686 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_584/O
                         net (fo=1, estimated)        1.057     5.743    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_599
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.867 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_605/O
                         net (fo=1, estimated)        0.678     6.545    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_3/O
                         net (fo=1, estimated)        3.279     9.948    r_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         3.540    13.488 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.488    r[0]
    U17                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 4.622ns (34.652%)  route 8.717ns (65.348%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      1.890     2.346    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.470 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_142/O
                         net (fo=1, estimated)        0.790     3.260    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_139
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.384 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_146/O
                         net (fo=1, estimated)        1.336     4.720    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_152
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.844 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_157/O
                         net (fo=1, estimated)        0.690     5.534    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_156
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.658 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_158/O
                         net (fo=1, estimated)        0.552     6.210    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_9
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.334 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_9/O
                         net (fo=1, estimated)        3.459     9.793    b_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.546    13.339 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.339    b[2]
    V16                                                               r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.151ns  (logic 4.663ns (35.457%)  route 8.488ns (64.543%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, estimated)      2.037     2.555    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.679 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_113/O
                         net (fo=1, estimated)        0.984     3.663    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_111
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.787 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_117/O
                         net (fo=1, estimated)        1.022     4.809    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_127
    SLICE_X53Y55         LUT6 (Prop_lut6_I2_O)        0.124     4.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_133/O
                         net (fo=1, estimated)        0.726     5.659    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_132
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124     5.783 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_1/O
                         net (fo=1, estimated)        0.551     6.334    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_10
    SLICE_X39Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.458 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_10/O
                         net (fo=1, estimated)        3.168     9.626    b_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.525    13.151 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.151    b[1]
    M13                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.588%)  route 0.182ns (49.412%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/Q
                         net (fo=63, estimated)       0.182     0.323    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_989/O
                         net (fo=1, routed)           0.000     0.368    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[5]
    SLICE_X31Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.186ns (40.251%)  route 0.276ns (59.749%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.276     0.417    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.462 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.462    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.190ns (40.617%)  route 0.278ns (59.383%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.278     0.419    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.049     0.468 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1/O
                         net (fo=2, routed)           0.000     0.468    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.187ns (39.801%)  route 0.283ns (60.199%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/Q
                         net (fo=6, estimated)        0.283     0.424    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[3]
    SLICE_X32Y29         LUT4 (Prop_lut4_I3_O)        0.046     0.470 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1/O
                         net (fo=2, routed)           0.000     0.470    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.834%)  route 0.293ns (61.166%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/Q
                         net (fo=30, estimated)       0.293     0.434    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.479 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[7]_i_1/O
                         net (fo=1, routed)           0.000     0.479    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[7]
    SLICE_X33Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.187ns (38.962%)  route 0.293ns (61.038%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/Q
                         net (fo=30, estimated)       0.293     0.434    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.046     0.480 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[8]_i_2/O
                         net (fo=1, routed)           0.000     0.480    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[8]
    SLICE_X33Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.207ns (42.515%)  route 0.280ns (57.485%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, estimated)      0.280     0.444    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.487 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.487    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[1]
    SLICE_X30Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.322%)  route 0.341ns (64.678%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/Q
                         net (fo=5, estimated)        0.341     0.482    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[6]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.527 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_990/O
                         net (fo=2, routed)           0.000     0.527    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_817
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.221%)  route 0.374ns (66.779%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, estimated)      0.230     0.371    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.416 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_17/O
                         net (fo=1, estimated)        0.144     0.560    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[0]
    SLICE_X31Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.186ns (31.717%)  route 0.400ns (68.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[7]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[7]/Q
                         net (fo=6, estimated)        0.256     0.397    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[7]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.442 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[7]_i_1/O
                         net (fo=2, estimated)        0.145     0.586    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[7]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2400 Endpoints
Min Delay          2400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.473ns  (logic 0.459ns (18.560%)  route 2.014ns (81.440%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.893     9.382    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.459     9.841 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][6]/Q
                         net (fo=1, estimated)        2.014    11.855    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[18][6]
    SLICE_X46Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[25][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 0.524ns (22.499%)  route 1.805ns (77.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.852     9.341    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.524     9.865 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/Q
                         net (fo=1, estimated)        1.805    11.670    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[25][4]
    SLICE_X42Y70         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[26][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.256ns  (logic 0.524ns (23.227%)  route 1.732ns (76.773%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.895     9.384    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y40         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.524     9.908 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/Q
                         net (fo=1, estimated)        1.732    11.640    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[26][4]
    SLICE_X42Y70         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.205ns  (logic 0.459ns (20.816%)  route 1.746ns (79.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.893     9.382    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.459     9.841 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/Q
                         net (fo=1, estimated)        1.746    11.587    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[18][4]
    SLICE_X48Y71         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[19][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.264ns  (logic 0.524ns (23.145%)  route 1.740ns (76.855%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.818     9.307    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y44         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.524     9.831 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/Q
                         net (fo=1, estimated)        1.740    11.571    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[19][4]
    SLICE_X48Y71         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.182ns  (logic 0.459ns (21.036%)  route 1.723ns (78.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.864     9.353    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.459     9.812 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/Q
                         net (fo=1, estimated)        1.723    11.535    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[191][6]
    SLICE_X52Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[194][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 0.524ns (22.557%)  route 1.799ns (77.443%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.714     9.203    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X56Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.524     9.727 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/Q
                         net (fo=1, estimated)        1.799    11.526    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[194][5]
    SLICE_X54Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[194][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.141ns  (logic 0.459ns (21.439%)  route 1.682ns (78.561%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.864     9.353    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.459     9.812 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/Q
                         net (fo=1, estimated)        1.682    11.494    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[191][7]
    SLICE_X54Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[163][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[163][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 0.524ns (22.684%)  route 1.786ns (77.316%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.678     9.167    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[163][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.524     9.691 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[163][6]/Q
                         net (fo=1, estimated)        1.786    11.477    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[163][6]
    SLICE_X58Y70         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[163][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.066ns  (logic 0.422ns (20.426%)  route 1.644ns (79.574%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.893     9.382    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.422     9.804 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][7]/Q
                         net (fo=1, estimated)        1.644    11.448    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[18][7]
    SLICE_X42Y71         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[80][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.146ns (51.514%)  route 0.137ns (48.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.712     5.969    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X58Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.146     6.115 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/Q
                         net (fo=1, estimated)        0.137     6.252    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[80][7]
    SLICE_X61Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[80][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[162][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.146ns (39.795%)  route 0.221ns (60.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.638     5.895    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X59Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.146     6.041 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/Q
                         net (fo=1, estimated)        0.221     6.262    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[162][5]
    SLICE_X60Y60         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[162][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[192][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.167ns (54.333%)  route 0.140ns (45.667%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.699     5.956    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X54Y66         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.167     6.123 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/Q
                         net (fo=1, estimated)        0.140     6.263    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[192][5]
    SLICE_X54Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[192][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[139][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.146ns (50.984%)  route 0.140ns (49.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.729     5.985    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X57Y65         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.146     6.131 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][7]/Q
                         net (fo=1, estimated)        0.140     6.272    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[139][7]
    SLICE_X56Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[139][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[158][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.834%)  route 0.141ns (49.166%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.733     5.990    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X63Y53         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.146     6.136 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][11]/Q
                         net (fo=1, estimated)        0.141     6.277    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[158][11]
    SLICE_X62Y53         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[158][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[134][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.146ns (50.611%)  route 0.142ns (49.389%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.736     5.993    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X65Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.146     6.139 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/Q
                         net (fo=1, estimated)        0.142     6.281    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[134][10]
    SLICE_X63Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[134][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[84][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[84][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.146ns (50.984%)  route 0.140ns (49.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.738     5.995    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X57Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[84][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.146     6.141 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[84][6]/Q
                         net (fo=1, estimated)        0.140     6.281    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[84][6]
    SLICE_X57Y60         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[84][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[139][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.133ns (47.769%)  route 0.145ns (52.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.749     6.005    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X58Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.133     6.138 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[139][8]/Q
                         net (fo=1, estimated)        0.145     6.284    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[139][8]
    SLICE_X58Y53         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[139][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[143][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.741     5.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X62Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146     6.143 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][11]/Q
                         net (fo=1, estimated)        0.141     6.284    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[143][11]
    SLICE_X62Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[143][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[143][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.146ns (50.760%)  route 0.142ns (49.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     0.741     5.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X62Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146     6.143 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[143][10]/Q
                         net (fo=1, estimated)        0.142     6.285    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[143][10]
    SLICE_X63Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[143][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.058ns (26.338%)  route 2.959ns (73.662%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.865     4.017    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.679     4.097    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.058ns (26.338%)  route 2.959ns (73.662%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.865     4.017    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.679     4.097    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.058ns (26.338%)  route 2.959ns (73.662%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.865     4.017    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.679     4.097    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.017ns  (logic 1.058ns (26.338%)  route 2.959ns (73.662%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.865     4.017    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.679     4.097    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.661     4.079    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.814     4.232    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.814     4.232    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.814     4.232    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.814     4.232    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.058ns (26.358%)  route 2.956ns (73.642%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, estimated)       0.894     1.350    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.502 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.652     2.154    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.480 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, estimated)       0.548     3.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.862     4.014    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     2.661     4.079    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.183ns (24.906%)  route 0.552ns (75.094%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, estimated)     0.268     0.409    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.042     0.451 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.284     0.735    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.459     1.904    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X35Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.183ns (20.276%)  route 0.720ns (79.724%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, estimated)     0.268     0.409    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.042     0.451 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, estimated)       0.451     0.903    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X44Y38         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.238     1.683    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X44Y38         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.314     1.759    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.119%)  route 0.739ns (79.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, estimated)        0.375     0.516    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.561 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, estimated)       0.363     0.925    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, estimated)     1.243     1.687    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/C





