Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52293355F3A;
	Sun,  8 Mar 2026 18:49:06 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1772995747; cv=none; b=nwVuF0ZMO0KADRtJf8h04YFSXI1Qbmw5By7V33vAzBFccW1k9tuy0TOQbvLw2uxYb9Af1dn2729ggxPkcC/okQnuuok6ZQp/qyyOXE5PeRwnhKveJjlR2pwCdO6NqQWE9ypiunBCPmkzYzh37mvJeLmelIIUeXQwiDqL1cLjF/Y=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1772995747; c=relaxed/simple;
	bh=9bFQbb+FutILAGNA8r3NFQqualgxHGopEOncA3fbd2M=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=c8llbmRWL64tD4ZrEZolizlFQKiItvJaCzle+w7WjKRjptdiET+PUWnDNUXTL9q+mckcJJyN5v/ekGeNMAioTn/LrlIYqbYJKzCCyEaI03PiFpiCHKsgdIfZsU0fhtCpBujDs6O7K2n2DYCgQq7IimM/Z2i8pLZ+7VHJVfbD+Vo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=r5XaO5G+; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="r5XaO5G+"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 6796BC116C6;
	Sun,  8 Mar 2026 18:49:06 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1772995746;
	bh=9bFQbb+FutILAGNA8r3NFQqualgxHGopEOncA3fbd2M=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=r5XaO5G+1uCNGBaVOMMac70gM9ZNn8Sf/s7A/NtDmgmLgGeXMGK1hbcWQwUJ2tPr9
	 jliYx1YvEkSnKhDzptVKmQ5T2G2ISLGY1/jJiSuLAaCE95giGs3idnWHmFGm417oXt
	 oKnaFVZuRyv/tIRjxhXtuRRgHUY0Ov/vCdDM7UzmBfgeri64hZt2N9E9VAX4jpBZIS
	 6rHNck6tfS50gXSHz2QaNrvDnGSbh5Yz1iboBleC8NgKEtvAvxO8JEJVC5uSHUsy3n
	 kjDUzDOdFkHwJ0PTAiC/pt4rhISObBURs62AoCCJcyQERQ84IQU7hNpKC34s8pWIPg
	 nlfOjLiyfSGgw==
Date: Sun, 8 Mar 2026 20:49:02 +0200
From: Leon Romanovsky <leon@kernel.org>
To: Jason Gunthorpe <jgg@ziepe.ca>
Cc: Marek Szyprowski <m.szyprowski@samsung.com>,
	Robin Murphy <robin.murphy@arm.com>,
	"Michael S. Tsirkin" <mst@redhat.com>,
	Petr Tesarik <ptesarik@suse.com>, Jonathan Corbet <corbet@lwn.net>,
	Shuah Khan <skhan@linuxfoundation.org>,
	Jason Wang <jasowang@redhat.com>,
	Xuan Zhuo <xuanzhuo@linux.alibaba.com>,
	Eugenio =?iso-8859-1?Q?P=E9rez?= <eperezma@redhat.com>,
	iommu@lists.linux.dev, linux-kernel@vger.kernel.org,
	linux-doc@vger.kernel.org, virtualization@lists.linux.dev,
	linux-rdma@vger.kernel.org
Subject: Re: [PATCH 2/3] dma-mapping: Clarify valid conditions for CPU cache
 line overlap
Message-ID: <20260308184902.GR12611@unreal>
References: <20260307-dma-debug-overlap-v1-0-c034c38872af@nvidia.com>
 <20260307-dma-debug-overlap-v1-2-c034c38872af@nvidia.com>
 <20260308181920.GH1687929@ziepe.ca>
Precedence: bulk
X-Mailing-List: virtualization@lists.linux.dev
List-Id: <virtualization.lists.linux.dev>
List-Subscribe: <mailto:virtualization+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:virtualization+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260308181920.GH1687929@ziepe.ca>

On Sun, Mar 08, 2026 at 03:19:20PM -0300, Jason Gunthorpe wrote:
> On Sat, Mar 07, 2026 at 06:49:56PM +0200, Leon Romanovsky wrote:
> 
> > -This attribute indicates the CPU will not dirty any cacheline overlapping this
> > -DMA_FROM_DEVICE/DMA_BIDIRECTIONAL buffer while it is mapped. This allows
> > -multiple small buffers to safely share a cacheline without risk of data
> > -corruption, suppressing DMA debug warnings about overlapping mappings.
> > -All mappings sharing a cacheline should have this attribute.
> > +DMA_ATTR_CPU_CACHE_OVERLAP
> 
> This is a very specific and well defined use case that allows some cache
> flushing behaviors to work only under the promise that the CPU doesn't
> touch the memory to cause cache inconsistencies.
> 
> > +Another valid use case is on systems that are CPU-coherent and do not use
> > +SWIOTLB, where the caller can guarantee that no cache maintenance operations
> > +(such as flushes) will be performed that could overwrite shared cache lines.
> 
> This is something completely unrelated. 

I disagree. The situation is equivalent in that callers guarantee the
CPU cache will not be overwritten. For the RDMA case, this results in
the same behavior as with virtio. For our case, it addresses and
clears the debug warnings.

> 
> What I would really like is a new DMA_ATTR_REQUIRE_COHERENT which
> fails any mappings requests that would use any SWIOTLB or cache
> flushing.

You are proposing something orthogonal that operates at a different layer
(DMA mapping). However, for DMA debugging, your new attribute will be
equivalent to DMA_ATTR_CPU_CACHE_OVERLAP.

Thanks
