#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Wed Apr 18 15:03:52 CDT 2018
# hostname  : wario
# pid       : 25308
# arguments : '-label' 'session_0' '-console' 'wario:41851' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/muxes.v
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/logic_gates.v
[-- (VERI-1482)] Analyzing Verilog file ./common/flags/eflags.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/adder.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/shift_components.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/alu.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/execute_components.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/mm_alu.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/shifter.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/subtract.v
[-- (VERI-1482)] Analyzing Verilog file ./execute.v
[INFO (VERI-1328)] ./execute.v(70): analyzing included file ././control_store/control_store_wires.v
[INFO (VERI-1328)] ./execute.v(71): analyzing included file ././control_store/control_store_signals.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-2013)] execute_test.sv(177): variable temp must explicitly be declared as automatic or static
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
[INFO (VERI-1018)] ./execute.v(2): compiling module execute
[INFO (VERI-1018)] ./execute_components/execute_components.v(10): compiling module operand_select_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] ./common/basic_components/muxes.v(84): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/execute_components.v(39): compiling module cmpxchg_decision_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/alu.v(32): compiling module alu32
[INFO (VERI-1018)] ./execute_components/alu.v(66): compiling module alu_adder
[INFO (VERI-1018)] ./common/functional_units/adder.v(33): compiling module adder32
[INFO (VERI-1018)] ./common/functional_units/adder.v(239): compiling module generate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(221): compiling module generate1
[INFO (VERI-1018)] ./common/functional_units/adder.v(197): compiling module propagate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(179): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(380): compiling module gp_group32
[INFO (VERI-1018)] ./common/functional_units/adder.v(358): compiling module gp_group1
[INFO (VERI-1018)] ./common/functional_units/adder.v(152): compiling module sum32
[INFO (VERI-1018)] ./common/functional_units/adder.v(123): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(43): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(99): compiling module ZF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(67): compiling module PF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(162): compiling module assign_flags
[INFO (VERI-1018)] ./execute_components/alu.v(97): compiling module alu_or
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(123): compiling module or32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(127): compiling module alu_not
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(172): compiling module not32_1way
[INFO (VERI-1018)] ./execute_components/alu.v(157): compiling module alu_daa
[WARN (VERI-1209)] ./execute_components/alu.v(193): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] ./common/flags/eflags.v(138): compiling module ZF_logic_daa
[INFO (VERI-1018)] ./execute_components/alu.v(214): compiling module alu_and
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(52): compiling module and32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(244): compiling module alu_cld
[INFO (VERI-1018)] ./execute_components/alu.v(273): compiling module alu_cmp
[INFO (VERI-1018)] ./common/functional_units/subtract.v(19): compiling module subtract32
[INFO (VERI-1018)] ./common/functional_units/adder.v(95): compiling module adder32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(331): compiling module generate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(307): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(280): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(262): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] ./execute_components/alu.v(304): compiling module alu_std
[INFO (VERI-1018)] ./common/basic_components/muxes.v(143): compiling module mux32_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(124): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/mm_alu.v(10): compiling module alu64
[INFO (VERI-1018)] ./execute_components/mm_alu.v(39): compiling module PADDW
[INFO (VERI-1018)] ./execute_components/mm_alu.v(86): compiling module PADDD
[INFO (VERI-1018)] ./execute_components/mm_alu.v(106): compiling module PADDSW
[INFO (VERI-1018)] ./common/functional_units/adder.v(61): compiling module adder16
[WARN (VERI-1209)] ./common/functional_units/adder.v(82): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] ./common/functional_units/adder.v(69): net internal_carry_out[31] does not have a driver
[INFO (VERI-1018)] ./common/basic_components/muxes.v(48): compiling module mux16_2way
[INFO (VERI-1018)] ./execute_components/mm_alu.v(167): compiling module PSHUFW
[INFO (VERI-1018)] ./common/basic_components/muxes.v(66): compiling module mux16_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(207): compiling module mux64_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(187): compiling module mux64_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(167): compiling module mux64_2way
[WARN (VERI-9028)] ./execute_components/mm_alu.v(27): missing/open ports on instance result_mux of module mux64_8way
[WARN (VDB-1013)] ./execute_components/mm_alu.v(27): input port g[63] is not connected on this instance
[INFO (VERI-1018)] ./execute_components/shifter.v(12): compiling module shifter32
[INFO (VERI-1018)] ./execute_components/shifter.v(45): compiling module shift_arithmetic_left_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(34): compiling module shift_arithmetic_left_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(304): compiling module SAL32_by_1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(113): compiling module mux3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(40): compiling module table_imux3
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(126): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(330): compiling module SAL32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(357): compiling module SAL32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(384): compiling module SAL32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(412): compiling module SAL32_by_16
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(166): compiling module calculate_carry_out
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(265): compiling module pencoder8_3v$
[INFO (VERI-1018)] ./common/basic_components/muxes.v(24): compiling module mux1_8way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/shifter.v(79): compiling module shift_arithmetic_right_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(69): compiling module shift_arithmetic_right_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(199): compiling module SAR32_by_1
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(220): compiling module SAR32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(241): compiling module SAR32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(262): compiling module SAR32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(283): compiling module SAR32_by_16
[INFO (VERI-1018)] ./execute_components/execute_components.v(108): compiling module result_select_ex
[INFO (VERI-1018)] ./execute_components/execute_components.v(74): compiling module validate_signal_ex
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu64_props
[WARN (VERI-1859)] execute_test.sv(177): ignoring non-constant initial value of static variable temp
[WARN (VDB-1002)] execute_test.sv(177): net signed_sat.temp[15] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name std
[INFO] Module Name execute
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "CLR".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 8 of 40 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 8
0.Ht: Proofgrid shell started at 26074@wario(local) jg_25308_wario_1
0.N: Proofgrid shell started at 26083@wario(local) jg_25308_wario_1
0.Hp: Proofgrid shell started at 26065@wario(local) jg_25308_wario_1
0.B: Proofgrid shell started at 26092@wario(local) jg_25308_wario_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.06 s]
0.Ht: A trace with 1 cycles was found. [0.07 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_1:precondition1" was covered in 1 cycles in 0.07 s.
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_1" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_2" was proven in 0.13 s.
0.B: Starting proof for property "execute.wrp_alu64._assert_2:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu64._assert_2:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "execute.wrp_alu64._assert_2:precondition1" was covered in 1 cycles in 0.01 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_3"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu64._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu64._assert_3" in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_3:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu64._assert_3".
0.N: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_4" was proven in 0.16 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu64._assert_4:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.17 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_4:precondition1" was covered in 1 cycles in 0.00 s.
0.Ht: Interrupted (multi)
0.N: All properties determined. [0.17 s]
Initiating shutdown of proof (@ 0.17 s)
0.Ht: All properties determined. [0.17 s]
0.Ht: Exited with Success (@ 0.17 s)
0.N: Exited with Success (@ 0.17 s)
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.17 s]
0.Hp: Exited with Success (@ 0.18 s)
0.B: All properties determined. [0.20 s]
0.B: Exited with Success (@ 0.20 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 8
	      assertions      : 4
	       - proven       : 3 (75%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (25%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 4
	       - unreachable  : 0 (0%)
	       - covered      : 4 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/muxes.v
[WARN (VERI-1206)] ./common/basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(55): overwriting previous definition of module mux16_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(55): previous definition of module mux16_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(73): overwriting previous definition of module mux16_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(73): previous definition of module mux16_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(93): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(93): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(113): overwriting previous definition of module mux32_3way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(113): previous definition of module mux32_3way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(132): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(132): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(156): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(156): previous definition of module mux32_8way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(176): overwriting previous definition of module mux64_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(176): previous definition of module mux64_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(196): overwriting previous definition of module mux64_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(196): previous definition of module mux64_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(220): overwriting previous definition of module mux64_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(220): previous definition of module mux64_8way is here
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/logic_gates.v
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(41): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(41): previous definition of module and1_5way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(66): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(66): previous definition of module and32_2way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(89): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(89): previous definition of module or1_5way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(112): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(112): previous definition of module or1_6way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(137): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(137): previous definition of module or32_2way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(161): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(161): previous definition of module not4_1way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(185): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(185): previous definition of module not32_1way is here
[-- (VERI-1482)] Analyzing Verilog file ./common/flags/eflags.v
[WARN (VERI-1206)] ./common/flags/eflags.v(56): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(56): previous definition of module OF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(86): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(86): previous definition of module PF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(125): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(125): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(151): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ./common/flags/eflags.v(151): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ./common/flags/eflags.v(191): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ./common/flags/eflags.v(191): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/adder.v
[WARN (VERI-1206)] ./common/functional_units/adder.v(50): overwriting previous definition of module adder32
[INFO (VERI-2142)] ./common/functional_units/adder.v(50): previous definition of module adder32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(84): overwriting previous definition of module adder16
[INFO (VERI-2142)] ./common/functional_units/adder.v(84): previous definition of module adder16 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(111): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(111): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(140): overwriting previous definition of module sum1
[INFO (VERI-2142)] ./common/functional_units/adder.v(140): previous definition of module sum1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(167): overwriting previous definition of module sum32
[INFO (VERI-2142)] ./common/functional_units/adder.v(167): previous definition of module sum32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(185): overwriting previous definition of module propagate1
[INFO (VERI-2142)] ./common/functional_units/adder.v(185): previous definition of module propagate1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(209): overwriting previous definition of module propagate32
[INFO (VERI-2142)] ./common/functional_units/adder.v(209): previous definition of module propagate32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(227): overwriting previous definition of module generate1
[INFO (VERI-2142)] ./common/functional_units/adder.v(227): previous definition of module generate1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(251): overwriting previous definition of module generate32
[INFO (VERI-2142)] ./common/functional_units/adder.v(251): previous definition of module generate32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(268): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(268): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(295): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(295): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(319): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(319): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(346): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(346): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(368): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] ./common/functional_units/adder.v(368): previous definition of module gp_group1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(568): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] ./common/functional_units/adder.v(568): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/shift_components.v
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(59): overwriting previous definition of module shift_arithmetic_left_w_carry
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(59): previous definition of module shift_arithmetic_left_w_carry is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(93): overwriting previous definition of module shift_arithmetic_right_w_carry
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(93): previous definition of module shift_arithmetic_right_w_carry is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(124): overwriting previous definition of module shift_arithmetic_left
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(124): previous definition of module shift_arithmetic_left is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(156): overwriting previous definition of module shift_arithmetic_right
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(156): previous definition of module shift_arithmetic_right is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(188): overwriting previous definition of module calculate_carry_out
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(188): previous definition of module calculate_carry_out is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(209): overwriting previous definition of module SAR32_by_1
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(209): previous definition of module SAR32_by_1 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(230): overwriting previous definition of module SAR32_by_2
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(230): previous definition of module SAR32_by_2 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(251): overwriting previous definition of module SAR32_by_4
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(251): previous definition of module SAR32_by_4 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(272): overwriting previous definition of module SAR32_by_8
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(272): previous definition of module SAR32_by_8 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(293): overwriting previous definition of module SAR32_by_16
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(293): previous definition of module SAR32_by_16 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(319): overwriting previous definition of module SAL32_by_1
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(319): previous definition of module SAL32_by_1 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(346): overwriting previous definition of module SAL32_by_2
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(346): previous definition of module SAL32_by_2 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(373): overwriting previous definition of module SAL32_by_4
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(373): previous definition of module SAL32_by_4 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(401): overwriting previous definition of module SAL32_by_8
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(401): previous definition of module SAL32_by_8 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(429): overwriting previous definition of module SAL32_by_16
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(429): previous definition of module SAL32_by_16 is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/alu.v
[WARN (VERI-1206)] ./execute_components/alu.v(56): overwriting previous definition of module alu32
[INFO (VERI-2142)] ./execute_components/alu.v(56): previous definition of module alu32 is here
[WARN (VERI-1206)] ./execute_components/alu.v(86): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] ./execute_components/alu.v(86): previous definition of module alu_adder is here
[WARN (VERI-1206)] ./execute_components/alu.v(116): overwriting previous definition of module alu_or
[INFO (VERI-2142)] ./execute_components/alu.v(116): previous definition of module alu_or is here
[WARN (VERI-1206)] ./execute_components/alu.v(146): overwriting previous definition of module alu_not
[INFO (VERI-2142)] ./execute_components/alu.v(146): previous definition of module alu_not is here
[WARN (VERI-1206)] ./execute_components/alu.v(203): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] ./execute_components/alu.v(203): previous definition of module alu_daa is here
[WARN (VERI-1206)] ./execute_components/alu.v(233): overwriting previous definition of module alu_and
[INFO (VERI-2142)] ./execute_components/alu.v(233): previous definition of module alu_and is here
[WARN (VERI-1206)] ./execute_components/alu.v(262): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] ./execute_components/alu.v(262): previous definition of module alu_cld is here
[WARN (VERI-1206)] ./execute_components/alu.v(293): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] ./execute_components/alu.v(293): previous definition of module alu_cmp is here
[WARN (VERI-1206)] ./execute_components/alu.v(322): overwriting previous definition of module alu_std
[INFO (VERI-2142)] ./execute_components/alu.v(322): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/execute_components.v
[WARN (VERI-1206)] ./execute_components/execute_components.v(28): overwriting previous definition of module operand_select_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(28): previous definition of module operand_select_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(63): overwriting previous definition of module cmpxchg_decision_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(63): previous definition of module cmpxchg_decision_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(97): overwriting previous definition of module validate_signal_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(97): previous definition of module validate_signal_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(153): overwriting previous definition of module result_select_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(153): previous definition of module result_select_ex is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/mm_alu.v
[WARN (VERI-1206)] ./execute_components/mm_alu.v(29): overwriting previous definition of module alu64
[INFO (VERI-2142)] ./execute_components/mm_alu.v(29): previous definition of module alu64 is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(76): overwriting previous definition of module PADDW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(76): previous definition of module PADDW is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(95): overwriting previous definition of module PADDD
[INFO (VERI-2142)] ./execute_components/mm_alu.v(95): previous definition of module PADDD is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(157): overwriting previous definition of module PADDSW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(157): previous definition of module PADDSW is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(178): overwriting previous definition of module PSHUFW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(178): previous definition of module PSHUFW is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/shifter.v
[WARN (VERI-1206)] ./execute_components/shifter.v(29): overwriting previous definition of module shifter32
[INFO (VERI-2142)] ./execute_components/shifter.v(29): previous definition of module shifter32 is here
[WARN (VERI-1206)] ./execute_components/shifter.v(63): overwriting previous definition of module shift_arithmetic_left_w_flags
[INFO (VERI-2142)] ./execute_components/shifter.v(63): previous definition of module shift_arithmetic_left_w_flags is here
[WARN (VERI-1206)] ./execute_components/shifter.v(96): overwriting previous definition of module shift_arithmetic_right_w_flags
[INFO (VERI-2142)] ./execute_components/shifter.v(96): previous definition of module shift_arithmetic_right_w_flags is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/subtract.v
[WARN (VERI-1206)] ./common/functional_units/subtract.v(31): overwriting previous definition of module subtract32
[INFO (VERI-2142)] ./common/functional_units/subtract.v(31): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file ./execute.v
[INFO (VERI-1328)] ./execute.v(70): analyzing included file ././control_store/control_store_wires.v
[INFO (VERI-1328)] ./execute.v(71): analyzing included file ././control_store/control_store_signals.v
[WARN (VERI-1206)] ./execute.v(121): overwriting previous definition of module execute
[INFO (VERI-2142)] ./execute.v(121): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-2013)] execute_test.sv(177): variable temp must explicitly be declared as automatic or static
[WARN (VERI-1206)] execute_test.sv(202): overwriting previous definition of module alu64_props
[INFO (VERI-2142)] execute_test.sv(202): previous definition of module alu64_props is here
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(309): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(309): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] ./execute.v(2): compiling module execute
[INFO (VERI-1018)] ./execute_components/execute_components.v(10): compiling module operand_select_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] ./common/basic_components/muxes.v(84): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/execute_components.v(39): compiling module cmpxchg_decision_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/alu.v(32): compiling module alu32
[INFO (VERI-1018)] ./execute_components/alu.v(66): compiling module alu_adder
[INFO (VERI-1018)] ./common/functional_units/adder.v(33): compiling module adder32
[INFO (VERI-1018)] ./common/functional_units/adder.v(239): compiling module generate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(221): compiling module generate1
[INFO (VERI-1018)] ./common/functional_units/adder.v(197): compiling module propagate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(179): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(380): compiling module gp_group32
[INFO (VERI-1018)] ./common/functional_units/adder.v(358): compiling module gp_group1
[INFO (VERI-1018)] ./common/functional_units/adder.v(152): compiling module sum32
[INFO (VERI-1018)] ./common/functional_units/adder.v(123): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(43): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(99): compiling module ZF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(67): compiling module PF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(162): compiling module assign_flags
[INFO (VERI-1018)] ./execute_components/alu.v(97): compiling module alu_or
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(123): compiling module or32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(127): compiling module alu_not
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(172): compiling module not32_1way
[INFO (VERI-1018)] ./execute_components/alu.v(157): compiling module alu_daa
[WARN (VERI-1209)] ./execute_components/alu.v(193): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] ./common/flags/eflags.v(138): compiling module ZF_logic_daa
[INFO (VERI-1018)] ./execute_components/alu.v(214): compiling module alu_and
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(52): compiling module and32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(244): compiling module alu_cld
[INFO (VERI-1018)] ./execute_components/alu.v(273): compiling module alu_cmp
[INFO (VERI-1018)] ./common/functional_units/subtract.v(19): compiling module subtract32
[INFO (VERI-1018)] ./common/functional_units/adder.v(95): compiling module adder32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(331): compiling module generate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(307): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(280): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(262): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] ./execute_components/alu.v(304): compiling module alu_std
[INFO (VERI-1018)] ./common/basic_components/muxes.v(143): compiling module mux32_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(124): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/mm_alu.v(10): compiling module alu64
[INFO (VERI-1018)] ./execute_components/mm_alu.v(39): compiling module PADDW
[INFO (VERI-1018)] ./execute_components/mm_alu.v(86): compiling module PADDD
[INFO (VERI-1018)] ./execute_components/mm_alu.v(106): compiling module PADDSW
[INFO (VERI-1018)] ./common/functional_units/adder.v(61): compiling module adder16
[WARN (VERI-1209)] ./common/functional_units/adder.v(82): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] ./common/functional_units/adder.v(69): net internal_carry_out[31] does not have a driver
[INFO (VERI-1018)] ./common/basic_components/muxes.v(48): compiling module mux16_2way
[INFO (VERI-1018)] ./execute_components/mm_alu.v(167): compiling module PSHUFW
[INFO (VERI-1018)] ./common/basic_components/muxes.v(66): compiling module mux16_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(207): compiling module mux64_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(187): compiling module mux64_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(167): compiling module mux64_2way
[WARN (VERI-9028)] ./execute_components/mm_alu.v(27): missing/open ports on instance result_mux of module mux64_8way
[WARN (VDB-1013)] ./execute_components/mm_alu.v(27): input port g[63] is not connected on this instance
[INFO (VERI-1018)] ./execute_components/shifter.v(12): compiling module shifter32
[INFO (VERI-1018)] ./execute_components/shifter.v(45): compiling module shift_arithmetic_left_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(34): compiling module shift_arithmetic_left_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(304): compiling module SAL32_by_1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(113): compiling module mux3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(40): compiling module table_imux3
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(126): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(330): compiling module SAL32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(357): compiling module SAL32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(384): compiling module SAL32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(412): compiling module SAL32_by_16
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(166): compiling module calculate_carry_out
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(265): compiling module pencoder8_3v$
[INFO (VERI-1018)] ./common/basic_components/muxes.v(24): compiling module mux1_8way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/shifter.v(79): compiling module shift_arithmetic_right_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(69): compiling module shift_arithmetic_right_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(199): compiling module SAR32_by_1
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(220): compiling module SAR32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(241): compiling module SAR32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(262): compiling module SAR32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(283): compiling module SAR32_by_16
[INFO (VERI-1018)] ./execute_components/execute_components.v(108): compiling module result_select_ex
[INFO (VERI-1018)] ./execute_components/execute_components.v(74): compiling module validate_signal_ex
[INFO (VERI-1018)] execute_test.sv(205): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(254): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(255): using initial value of old_CF since it is never assigned
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu64_props
[WARN (VERI-1859)] execute_test.sv(177): ignoring non-constant initial value of static variable temp
[WARN (VDB-1002)] execute_test.sv(177): net signed_sat.temp[15] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "CLR".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 34 of 66 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.012s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.03 s
0.Hp: Identified and disabled 5 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 28
0.Ht: Proofgrid shell started at 27458@wario(local) jg_25308_wario_2
0.N: Proofgrid shell started at 27496@wario(local) jg_25308_wario_2
0.Hp: Proofgrid shell started at 27413@wario(local) jg_25308_wario_2
0.B: Proofgrid shell started at 27506@wario(local) jg_25308_wario_2
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_1:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_2" was proven in 0.06 s.
0.B: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  1	[0.07 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_10:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_2:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assert_2:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_3:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_11:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_4:precondition1" was covered in 1 cycles in 0.07 s.
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_4:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu32._assert_5" in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_6"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_6"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_12:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assert_6:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_7:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.14 s.
0.Ht: A trace with 1 cycles was found. [0.15 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "execute.wrp_alu32._assert_8:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_9"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "execute.wrp_alu32._assert_9" was proven in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_9:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_9:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_10" was proven in 0.15 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.15 s.
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.15 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.16 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_1" was proven in 0.21 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_2" was proven in 0.27 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_2:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu64._assert_2:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "execute.wrp_alu64._assert_2:precondition1" was covered in 1 cycles in 0.01 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_3"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu64._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu64._assert_3" in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_3:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu64._assert_3".
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_4" was proven in 0.31 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.32 s]
Initiating shutdown of proof (@ 0.32 s)
0.Ht: Interrupted. [0.32 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Interrupted. [0.32 s]
0.Hp: Exited with Success (@ 0.32 s)
0.Ht: Exited with Success (@ 0.32 s)
0.N: Exited with Success (@ 0.32 s)
0.B: Interrupted. [0.34 s]
0.B: Exited with Success (@ 0.35 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 33
	      assertions      : 16
	       - proven       : 14 (87.5%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (12.5%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 17
	       - unreachable  : 0 (0%)
	       - covered      : 17 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::execute.wrp_alu32._assert_5 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::execute.wrp_alu32._assert_5".
cex
[<embedded>] % clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/muxes.v
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/logic_gates.v
[-- (VERI-1482)] Analyzing Verilog file ./common/flags/eflags.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/adder.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/shift_components.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/alu.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/execute_components.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/mm_alu.v
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/shifter.v
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/subtract.v
[-- (VERI-1482)] Analyzing Verilog file ./execute.v
[INFO (VERI-1328)] ./execute.v(70): analyzing included file ././control_store/control_store_wires.v
[INFO (VERI-1328)] ./execute.v(71): analyzing included file ././control_store/control_store_signals.v
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-2013)] execute_test.sv(177): variable temp must explicitly be declared as automatic or static
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
[INFO (VERI-1018)] ./execute.v(2): compiling module execute
[INFO (VERI-1018)] ./execute_components/execute_components.v(10): compiling module operand_select_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] ./common/basic_components/muxes.v(84): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/execute_components.v(39): compiling module cmpxchg_decision_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/alu.v(32): compiling module alu32
[INFO (VERI-1018)] ./execute_components/alu.v(66): compiling module alu_adder
[INFO (VERI-1018)] ./common/functional_units/adder.v(33): compiling module adder32
[INFO (VERI-1018)] ./common/functional_units/adder.v(239): compiling module generate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(221): compiling module generate1
[INFO (VERI-1018)] ./common/functional_units/adder.v(197): compiling module propagate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(179): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(380): compiling module gp_group32
[INFO (VERI-1018)] ./common/functional_units/adder.v(358): compiling module gp_group1
[INFO (VERI-1018)] ./common/functional_units/adder.v(152): compiling module sum32
[INFO (VERI-1018)] ./common/functional_units/adder.v(123): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(43): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(99): compiling module ZF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(67): compiling module PF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(162): compiling module assign_flags
[INFO (VERI-1018)] ./execute_components/alu.v(97): compiling module alu_or
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(123): compiling module or32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(127): compiling module alu_not
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(172): compiling module not32_1way
[INFO (VERI-1018)] ./execute_components/alu.v(157): compiling module alu_daa
[WARN (VERI-1209)] ./execute_components/alu.v(193): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] ./common/flags/eflags.v(138): compiling module ZF_logic_daa
[INFO (VERI-1018)] ./execute_components/alu.v(214): compiling module alu_and
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(52): compiling module and32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(244): compiling module alu_cld
[INFO (VERI-1018)] ./execute_components/alu.v(273): compiling module alu_cmp
[INFO (VERI-1018)] ./common/functional_units/subtract.v(19): compiling module subtract32
[INFO (VERI-1018)] ./common/functional_units/adder.v(95): compiling module adder32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(331): compiling module generate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(307): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(280): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(262): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] ./execute_components/alu.v(304): compiling module alu_std
[INFO (VERI-1018)] ./common/basic_components/muxes.v(143): compiling module mux32_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(124): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/mm_alu.v(10): compiling module alu64
[INFO (VERI-1018)] ./execute_components/mm_alu.v(39): compiling module PADDW
[INFO (VERI-1018)] ./execute_components/mm_alu.v(86): compiling module PADDD
[INFO (VERI-1018)] ./execute_components/mm_alu.v(106): compiling module PADDSW
[INFO (VERI-1018)] ./common/functional_units/adder.v(61): compiling module adder16
[WARN (VERI-1209)] ./common/functional_units/adder.v(82): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] ./common/functional_units/adder.v(69): net internal_carry_out[31] does not have a driver
[INFO (VERI-1018)] ./common/basic_components/muxes.v(48): compiling module mux16_2way
[INFO (VERI-1018)] ./execute_components/mm_alu.v(167): compiling module PSHUFW
[INFO (VERI-1018)] ./common/basic_components/muxes.v(66): compiling module mux16_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(207): compiling module mux64_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(187): compiling module mux64_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(167): compiling module mux64_2way
[WARN (VERI-9028)] ./execute_components/mm_alu.v(27): missing/open ports on instance result_mux of module mux64_8way
[WARN (VDB-1013)] ./execute_components/mm_alu.v(27): input port g[63] is not connected on this instance
[INFO (VERI-1018)] ./execute_components/shifter.v(12): compiling module shifter32
[INFO (VERI-1018)] ./execute_components/shifter.v(45): compiling module shift_arithmetic_left_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(34): compiling module shift_arithmetic_left_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(304): compiling module SAL32_by_1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(113): compiling module mux3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(40): compiling module table_imux3
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(126): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(330): compiling module SAL32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(357): compiling module SAL32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(384): compiling module SAL32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(412): compiling module SAL32_by_16
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(166): compiling module calculate_carry_out
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(265): compiling module pencoder8_3v$
[INFO (VERI-1018)] ./common/basic_components/muxes.v(24): compiling module mux1_8way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/shifter.v(79): compiling module shift_arithmetic_right_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(69): compiling module shift_arithmetic_right_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(199): compiling module SAR32_by_1
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(220): compiling module SAR32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(241): compiling module SAR32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(262): compiling module SAR32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(283): compiling module SAR32_by_16
[INFO (VERI-1018)] ./execute_components/execute_components.v(108): compiling module result_select_ex
[INFO (VERI-1018)] ./execute_components/execute_components.v(74): compiling module validate_signal_ex
[INFO (VERI-1018)] execute_test.sv(205): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(254): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(255): using initial value of old_CF since it is never assigned
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu64_props
[WARN (VERI-1859)] execute_test.sv(177): ignoring non-constant initial value of static variable temp
[WARN (VDB-1002)] execute_test.sv(177): net signed_sat.temp[15] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name std
[INFO] Module Name execute
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "CLR".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 34 of 66 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.02 s]
Proof Simplification completed in 0.04 s
0.Hp: Identified and disabled 5 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 28
0.Ht: Proofgrid shell started at 10863@wario(local) jg_25308_wario_3
0.N: Proofgrid shell started at 10876@wario(local) jg_25308_wario_3
0.Hp: Proofgrid shell started at 10850@wario(local) jg_25308_wario_3
0.B: Proofgrid shell started at 10890@wario(local) jg_25308_wario_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_1:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  1	[0.07 s]
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_2" was proven in 0.07 s.
0.Ht: A trace with 1 cycles was found. [0.09 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_2:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_4:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_2:precondition1".
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.07 s by the incidental trace "execute.wrp_alu32._assert_2:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_10:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.08 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.08 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_4:precondition1"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.10 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.09 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_5"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu32._assert_5" in 0.09 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_6"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.09 s.
0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_12:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "execute.wrp_alu32._assert_6:precondition1".
0.N: Starting proof for property "execute.wrp_alu32._assert_7:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "execute.wrp_alu32._assert_8:precondition1".
0.Ht: A trace with 1 cycles was found. [0.15 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.14 s.
0.B: Trace Attempt  2	[0.03 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.14 s.
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_10" was proven in 0.15 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.15 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.15 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.17 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_1" was proven in 0.22 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.B: Trace Attempt  2	[0.06 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.29 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_2:precondition1" was covered in 1 cycles in 0.28 s.
0.Ht: A trace with 1 cycles was found. [0.30 s]
0.Ht: A trace with 1 cycles was found. [0.30 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu64._assert_3" in 0.29 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_3:precondition1" was covered in 1 cycles in 0.29 s by the incidental trace "execute.wrp_alu64._assert_3".
0.Hp: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_2" was proven in 0.29 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_4" was proven in 0.32 s.
0.Hp: All properties determined. [0.33 s]
Initiating shutdown of proof (@ 0.33 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.33 s]
0.Ht: Exited with Success (@ 0.34 s)
0.Hp: Exited with Success (@ 0.34 s)
0.N: Interrupted. [0.34 s]
0.N: Exited with Success (@ 0.34 s)
0.B: Interrupted. [0.34 s]
0.B: Exited with Success (@ 0.34 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 33
	      assertions      : 16
	       - proven       : 14 (87.5%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (12.5%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 17
	       - unreachable  : 0 (0%)
	       - covered      : 17 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::execute.wrp_alu32._assert_5 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::execute.wrp_alu32._assert_5".
cex
[<embedded>] % source ./execute.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/muxes.v
[WARN (VERI-1206)] ./common/basic_components/muxes.v(37): overwriting previous definition of module mux1_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(37): previous definition of module mux1_8way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(55): overwriting previous definition of module mux16_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(55): previous definition of module mux16_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(73): overwriting previous definition of module mux16_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(73): previous definition of module mux16_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(93): overwriting previous definition of module mux32_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(93): previous definition of module mux32_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(113): overwriting previous definition of module mux32_3way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(113): previous definition of module mux32_3way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(132): overwriting previous definition of module mux32_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(132): previous definition of module mux32_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(156): overwriting previous definition of module mux32_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(156): previous definition of module mux32_8way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(176): overwriting previous definition of module mux64_2way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(176): previous definition of module mux64_2way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(196): overwriting previous definition of module mux64_4way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(196): previous definition of module mux64_4way is here
[WARN (VERI-1206)] ./common/basic_components/muxes.v(220): overwriting previous definition of module mux64_8way
[INFO (VERI-2142)] ./common/basic_components/muxes.v(220): previous definition of module mux64_8way is here
[-- (VERI-1482)] Analyzing Verilog file ./common/basic_components/logic_gates.v
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(41): overwriting previous definition of module and1_5way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(41): previous definition of module and1_5way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(66): overwriting previous definition of module and32_2way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(66): previous definition of module and32_2way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(89): overwriting previous definition of module or1_5way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(89): previous definition of module or1_5way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(112): overwriting previous definition of module or1_6way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(112): previous definition of module or1_6way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(137): overwriting previous definition of module or32_2way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(137): previous definition of module or32_2way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(161): overwriting previous definition of module not4_1way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(161): previous definition of module not4_1way is here
[WARN (VERI-1206)] ./common/basic_components/logic_gates.v(185): overwriting previous definition of module not32_1way
[INFO (VERI-2142)] ./common/basic_components/logic_gates.v(185): previous definition of module not32_1way is here
[-- (VERI-1482)] Analyzing Verilog file ./common/flags/eflags.v
[WARN (VERI-1206)] ./common/flags/eflags.v(56): overwriting previous definition of module OF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(56): previous definition of module OF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(86): overwriting previous definition of module PF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(86): previous definition of module PF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(125): overwriting previous definition of module ZF_logic
[INFO (VERI-2142)] ./common/flags/eflags.v(125): previous definition of module ZF_logic is here
[WARN (VERI-1206)] ./common/flags/eflags.v(151): overwriting previous definition of module ZF_logic_daa
[INFO (VERI-2142)] ./common/flags/eflags.v(151): previous definition of module ZF_logic_daa is here
[WARN (VERI-1206)] ./common/flags/eflags.v(191): overwriting previous definition of module assign_flags
[INFO (VERI-2142)] ./common/flags/eflags.v(191): previous definition of module assign_flags is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/adder.v
[WARN (VERI-1206)] ./common/functional_units/adder.v(50): overwriting previous definition of module adder32
[INFO (VERI-2142)] ./common/functional_units/adder.v(50): previous definition of module adder32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(84): overwriting previous definition of module adder16
[INFO (VERI-2142)] ./common/functional_units/adder.v(84): previous definition of module adder16 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(111): overwriting previous definition of module adder32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(111): previous definition of module adder32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(140): overwriting previous definition of module sum1
[INFO (VERI-2142)] ./common/functional_units/adder.v(140): previous definition of module sum1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(167): overwriting previous definition of module sum32
[INFO (VERI-2142)] ./common/functional_units/adder.v(167): previous definition of module sum32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(185): overwriting previous definition of module propagate1
[INFO (VERI-2142)] ./common/functional_units/adder.v(185): previous definition of module propagate1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(209): overwriting previous definition of module propagate32
[INFO (VERI-2142)] ./common/functional_units/adder.v(209): previous definition of module propagate32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(227): overwriting previous definition of module generate1
[INFO (VERI-2142)] ./common/functional_units/adder.v(227): previous definition of module generate1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(251): overwriting previous definition of module generate32
[INFO (VERI-2142)] ./common/functional_units/adder.v(251): previous definition of module generate32 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(268): overwriting previous definition of module propagate1_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(268): previous definition of module propagate1_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(295): overwriting previous definition of module propagate32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(295): previous definition of module propagate32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(319): overwriting previous definition of module generate1_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(319): previous definition of module generate1_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(346): overwriting previous definition of module generate32_w_carry_in
[INFO (VERI-2142)] ./common/functional_units/adder.v(346): previous definition of module generate32_w_carry_in is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(368): overwriting previous definition of module gp_group1
[INFO (VERI-2142)] ./common/functional_units/adder.v(368): previous definition of module gp_group1 is here
[WARN (VERI-1206)] ./common/functional_units/adder.v(568): overwriting previous definition of module gp_group32
[INFO (VERI-2142)] ./common/functional_units/adder.v(568): previous definition of module gp_group32 is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/shift_components.v
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(59): overwriting previous definition of module shift_arithmetic_left_w_carry
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(59): previous definition of module shift_arithmetic_left_w_carry is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(93): overwriting previous definition of module shift_arithmetic_right_w_carry
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(93): previous definition of module shift_arithmetic_right_w_carry is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(124): overwriting previous definition of module shift_arithmetic_left
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(124): previous definition of module shift_arithmetic_left is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(156): overwriting previous definition of module shift_arithmetic_right
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(156): previous definition of module shift_arithmetic_right is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(188): overwriting previous definition of module calculate_carry_out
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(188): previous definition of module calculate_carry_out is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(209): overwriting previous definition of module SAR32_by_1
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(209): previous definition of module SAR32_by_1 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(230): overwriting previous definition of module SAR32_by_2
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(230): previous definition of module SAR32_by_2 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(251): overwriting previous definition of module SAR32_by_4
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(251): previous definition of module SAR32_by_4 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(272): overwriting previous definition of module SAR32_by_8
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(272): previous definition of module SAR32_by_8 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(293): overwriting previous definition of module SAR32_by_16
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(293): previous definition of module SAR32_by_16 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(319): overwriting previous definition of module SAL32_by_1
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(319): previous definition of module SAL32_by_1 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(346): overwriting previous definition of module SAL32_by_2
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(346): previous definition of module SAL32_by_2 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(373): overwriting previous definition of module SAL32_by_4
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(373): previous definition of module SAL32_by_4 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(401): overwriting previous definition of module SAL32_by_8
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(401): previous definition of module SAL32_by_8 is here
[WARN (VERI-1206)] ./common/functional_units/shift_components.v(429): overwriting previous definition of module SAL32_by_16
[INFO (VERI-2142)] ./common/functional_units/shift_components.v(429): previous definition of module SAL32_by_16 is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/alu.v
[WARN (VERI-1206)] ./execute_components/alu.v(56): overwriting previous definition of module alu32
[INFO (VERI-2142)] ./execute_components/alu.v(56): previous definition of module alu32 is here
[WARN (VERI-1206)] ./execute_components/alu.v(86): overwriting previous definition of module alu_adder
[INFO (VERI-2142)] ./execute_components/alu.v(86): previous definition of module alu_adder is here
[WARN (VERI-1206)] ./execute_components/alu.v(116): overwriting previous definition of module alu_or
[INFO (VERI-2142)] ./execute_components/alu.v(116): previous definition of module alu_or is here
[WARN (VERI-1206)] ./execute_components/alu.v(146): overwriting previous definition of module alu_not
[INFO (VERI-2142)] ./execute_components/alu.v(146): previous definition of module alu_not is here
[WARN (VERI-1206)] ./execute_components/alu.v(203): overwriting previous definition of module alu_daa
[INFO (VERI-2142)] ./execute_components/alu.v(203): previous definition of module alu_daa is here
[WARN (VERI-1206)] ./execute_components/alu.v(233): overwriting previous definition of module alu_and
[INFO (VERI-2142)] ./execute_components/alu.v(233): previous definition of module alu_and is here
[WARN (VERI-1206)] ./execute_components/alu.v(262): overwriting previous definition of module alu_cld
[INFO (VERI-2142)] ./execute_components/alu.v(262): previous definition of module alu_cld is here
[WARN (VERI-1206)] ./execute_components/alu.v(293): overwriting previous definition of module alu_cmp
[INFO (VERI-2142)] ./execute_components/alu.v(293): previous definition of module alu_cmp is here
[WARN (VERI-1206)] ./execute_components/alu.v(322): overwriting previous definition of module alu_std
[INFO (VERI-2142)] ./execute_components/alu.v(322): previous definition of module alu_std is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/execute_components.v
[WARN (VERI-1206)] ./execute_components/execute_components.v(28): overwriting previous definition of module operand_select_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(28): previous definition of module operand_select_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(63): overwriting previous definition of module cmpxchg_decision_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(63): previous definition of module cmpxchg_decision_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(97): overwriting previous definition of module validate_signal_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(97): previous definition of module validate_signal_ex is here
[WARN (VERI-1206)] ./execute_components/execute_components.v(153): overwriting previous definition of module result_select_ex
[INFO (VERI-2142)] ./execute_components/execute_components.v(153): previous definition of module result_select_ex is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/mm_alu.v
[WARN (VERI-1206)] ./execute_components/mm_alu.v(29): overwriting previous definition of module alu64
[INFO (VERI-2142)] ./execute_components/mm_alu.v(29): previous definition of module alu64 is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(76): overwriting previous definition of module PADDW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(76): previous definition of module PADDW is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(95): overwriting previous definition of module PADDD
[INFO (VERI-2142)] ./execute_components/mm_alu.v(95): previous definition of module PADDD is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(157): overwriting previous definition of module PADDSW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(157): previous definition of module PADDSW is here
[WARN (VERI-1206)] ./execute_components/mm_alu.v(178): overwriting previous definition of module PSHUFW
[INFO (VERI-2142)] ./execute_components/mm_alu.v(178): previous definition of module PSHUFW is here
[-- (VERI-1482)] Analyzing Verilog file ./execute_components/shifter.v
[WARN (VERI-1206)] ./execute_components/shifter.v(29): overwriting previous definition of module shifter32
[INFO (VERI-2142)] ./execute_components/shifter.v(29): previous definition of module shifter32 is here
[WARN (VERI-1206)] ./execute_components/shifter.v(63): overwriting previous definition of module shift_arithmetic_left_w_flags
[INFO (VERI-2142)] ./execute_components/shifter.v(63): previous definition of module shift_arithmetic_left_w_flags is here
[WARN (VERI-1206)] ./execute_components/shifter.v(96): overwriting previous definition of module shift_arithmetic_right_w_flags
[INFO (VERI-2142)] ./execute_components/shifter.v(96): previous definition of module shift_arithmetic_right_w_flags is here
[-- (VERI-1482)] Analyzing Verilog file ./common/functional_units/subtract.v
[WARN (VERI-1206)] ./common/functional_units/subtract.v(31): overwriting previous definition of module subtract32
[INFO (VERI-2142)] ./common/functional_units/subtract.v(31): previous definition of module subtract32 is here
[-- (VERI-1482)] Analyzing Verilog file ./execute.v
[INFO (VERI-1328)] ./execute.v(70): analyzing included file ././control_store/control_store_wires.v
[INFO (VERI-1328)] ./execute.v(71): analyzing included file ././control_store/control_store_signals.v
[WARN (VERI-1206)] ./execute.v(121): overwriting previous definition of module execute
[INFO (VERI-2142)] ./execute.v(121): previous definition of module execute is here
[-- (VERI-1482)] Analyzing Verilog file execute_test.sv
[WARN (VERI-1206)] execute_test.sv(76): overwriting previous definition of module adder32_props
[INFO (VERI-2142)] execute_test.sv(76): previous definition of module adder32_props is here
[WARN (VERI-1206)] execute_test.sv(154): overwriting previous definition of module adder32_cry_props
[INFO (VERI-2142)] execute_test.sv(154): previous definition of module adder32_cry_props is here
[WARN (VERI-2013)] execute_test.sv(177): variable temp must explicitly be declared as automatic or static
[WARN (VERI-1206)] execute_test.sv(202): overwriting previous definition of module alu64_props
[INFO (VERI-2142)] execute_test.sv(202): previous definition of module alu64_props is here
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] execute_test.sv(309): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] execute_test.sv(309): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "execute".
[WARN (VERI-1320)] execute_test.sv(251): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] execute_test.sv(253): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] ./execute.v(2): compiling module execute
[INFO (VERI-1018)] ./execute_components/execute_components.v(10): compiling module operand_select_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] ./common/basic_components/muxes.v(84): compiling module mux32_2way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(175): compiling module mux2_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/execute_components.v(39): compiling module cmpxchg_decision_ex
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(97): compiling module mux2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(23): compiling module table_imux2
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(108): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/alu.v(32): compiling module alu32
[INFO (VERI-1018)] ./execute_components/alu.v(66): compiling module alu_adder
[INFO (VERI-1018)] ./common/functional_units/adder.v(33): compiling module adder32
[INFO (VERI-1018)] ./common/functional_units/adder.v(239): compiling module generate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(221): compiling module generate1
[INFO (VERI-1018)] ./common/functional_units/adder.v(197): compiling module propagate32
[INFO (VERI-1018)] ./common/functional_units/adder.v(179): compiling module propagate1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(380): compiling module gp_group32
[INFO (VERI-1018)] ./common/functional_units/adder.v(358): compiling module gp_group1
[INFO (VERI-1018)] ./common/functional_units/adder.v(152): compiling module sum32
[INFO (VERI-1018)] ./common/functional_units/adder.v(123): compiling module sum1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(202): compiling module or4$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(213): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(43): compiling module OF_logic
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(221): compiling module xor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(230): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(237): compiling module xnor2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(246): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/flags/eflags.v(99): compiling module ZF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(67): compiling module PF_logic
[INFO (VERI-1018)] ./common/flags/eflags.v(162): compiling module assign_flags
[INFO (VERI-1018)] ./execute_components/alu.v(97): compiling module alu_or
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(123): compiling module or32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(127): compiling module alu_not
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(172): compiling module not32_1way
[INFO (VERI-1018)] ./execute_components/alu.v(157): compiling module alu_daa
[WARN (VERI-1209)] ./execute_components/alu.v(193): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] ./common/flags/eflags.v(138): compiling module ZF_logic_daa
[INFO (VERI-1018)] ./execute_components/alu.v(214): compiling module alu_and
[INFO (VERI-1018)] ./common/basic_components/logic_gates.v(52): compiling module and32_2way
[INFO (VERI-1018)] ./execute_components/alu.v(244): compiling module alu_cld
[INFO (VERI-1018)] ./execute_components/alu.v(273): compiling module alu_cmp
[INFO (VERI-1018)] ./common/functional_units/subtract.v(19): compiling module subtract32
[INFO (VERI-1018)] ./common/functional_units/adder.v(95): compiling module adder32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(331): compiling module generate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(307): compiling module generate1_w_carry_in
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/adder.v(280): compiling module propagate32_w_carry_in
[INFO (VERI-1018)] ./common/functional_units/adder.v(262): compiling module propagate1_w_carry_in
[INFO (VERI-1018)] ./execute_components/alu.v(304): compiling module alu_std
[INFO (VERI-1018)] ./common/basic_components/muxes.v(143): compiling module mux32_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(124): compiling module mux32_4way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(303): compiling module mux4_16$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(336): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./execute_components/mm_alu.v(10): compiling module alu64
[INFO (VERI-1018)] ./execute_components/mm_alu.v(39): compiling module PADDW
[INFO (VERI-1018)] ./execute_components/mm_alu.v(86): compiling module PADDD
[INFO (VERI-1018)] ./execute_components/mm_alu.v(106): compiling module PADDSW
[INFO (VERI-1018)] ./common/functional_units/adder.v(61): compiling module adder16
[WARN (VERI-1209)] ./common/functional_units/adder.v(82): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] ./common/functional_units/adder.v(69): net internal_carry_out[31] does not have a driver
[INFO (VERI-1018)] ./common/basic_components/muxes.v(48): compiling module mux16_2way
[INFO (VERI-1018)] ./execute_components/mm_alu.v(167): compiling module PSHUFW
[INFO (VERI-1018)] ./common/basic_components/muxes.v(66): compiling module mux16_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(207): compiling module mux64_8way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(187): compiling module mux64_4way
[INFO (VERI-1018)] ./common/basic_components/muxes.v(167): compiling module mux64_2way
[WARN (VERI-9028)] ./execute_components/mm_alu.v(27): missing/open ports on instance result_mux of module mux64_8way
[WARN (VDB-1013)] ./execute_components/mm_alu.v(27): input port g[63] is not connected on this instance
[INFO (VERI-1018)] ./execute_components/shifter.v(12): compiling module shifter32
[INFO (VERI-1018)] ./execute_components/shifter.v(45): compiling module shift_arithmetic_left_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(34): compiling module shift_arithmetic_left_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(304): compiling module SAL32_by_1
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(113): compiling module mux3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(40): compiling module table_imux3
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(126): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(330): compiling module SAL32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(357): compiling module SAL32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(384): compiling module SAL32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(412): compiling module SAL32_by_16
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(166): compiling module calculate_carry_out
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(265): compiling module pencoder8_3v$
[INFO (VERI-1018)] ./common/basic_components/muxes.v(24): compiling module mux1_8way
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(131): compiling module mux4$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(66): compiling module table_imux4
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(145): specify block ignored for synthesis
[INFO (VERI-1018)] ./execute_components/shifter.v(79): compiling module shift_arithmetic_right_w_flags
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(69): compiling module shift_arithmetic_right_w_carry
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(199): compiling module SAR32_by_1
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(220): compiling module SAR32_by_2
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(241): compiling module SAR32_by_4
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(262): compiling module SAR32_by_8
[INFO (VERI-1018)] ./common/functional_units/shift_components.v(283): compiling module SAR32_by_16
[INFO (VERI-1018)] ./execute_components/execute_components.v(108): compiling module result_select_ex
[INFO (VERI-1018)] ./execute_components/execute_components.v(74): compiling module validate_signal_ex
[INFO (VERI-1018)] execute_test.sv(205): compiling module alu32_props
[WARN (VERI-1220)] execute_test.sv(254): using initial value of old_a since it is never assigned
[WARN (VERI-1220)] execute_test.sv(255): using initial value of old_CF since it is never assigned
[INFO (VERI-1018)] execute_test.sv(157): compiling module alu64_props
[WARN (VERI-1859)] execute_test.sv(177): ignoring non-constant initial value of static variable temp
[WARN (VDB-1002)] execute_test.sv(177): net signed_sat.temp[15] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name execute
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "CLR".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 32 design flops, 0 of 32 design latches, 34 of 66 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.013s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.03 s
0.Hp: Identified and disabled 5 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 28
0.Ht: Proofgrid shell started at 14557@wario(local) jg_25308_wario_4
0.N: Proofgrid shell started at 14569@wario(local) jg_25308_wario_4
0.Hp: Proofgrid shell started at 14545@wario(local) jg_25308_wario_4
0.B: Proofgrid shell started at 14583@wario(local) jg_25308_wario_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "execute.wrp_alu32._assume_1:precondition1"	[0.00 s].
0.B: Starting proof for property "execute.wrp_alu32._assert_5:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assume_1:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu64._assert_1:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_5:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "execute.wrp_alu32._assume_1:precondition1".
0.B: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.B: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  1	[0.07 s]
0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_2" was proven in 0.06 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_2:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_10:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_2:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_10:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "execute.wrp_alu32._assert_2:precondition1".
0.Ht: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_4:precondition1" was covered in 1 cycles in 0.07 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
0.Ht: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_3:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_11:precondition1" was covered in 1 cycles in 0.08 s by the incidental trace "execute.wrp_alu32._assert_3:precondition1".
0.B: Starting proof for property "execute.wrp_alu32._assert_3"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_3" was proven in 0.08 s.
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_4"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_4" was proven in 0.08 s.
0.Ht: A trace with 1 cycles was found. [0.10 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_4:precondition1" was covered in 1 cycles in 0.08 s.
0.Ht: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu32._assert_5" in 0.09 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_6"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_6" was proven in 0.09 s.
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_7" was proven in 0.09 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_6:precondition1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu32._assert_12:precondition1"	[0.00 s].
0.Ht: A trace with 1 cycles was found. [0.11 s]
0.Ht: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_6:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_12:precondition1" was covered in 1 cycles in 0.09 s by the incidental trace "execute.wrp_alu32._assert_6:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_7:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "execute.wrp_alu32._assert_7:precondition1" was covered in 1 cycles in 0.00 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_8"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
0.Ht: A trace with 1 cycles was found. [0.15 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_8:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_13:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "execute.wrp_alu32._assert_8:precondition1".
0.B: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.16 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu32._assert_9:precondition1" was covered in 1 cycles in 0.14 s.
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_8" was proven in 0.14 s.
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_9" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_10"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_10" was proven in 0.14 s.
0.N: Starting proof for property "execute.wrp_alu32._assert_11"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_11" was proven in 0.14 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_12"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_12" was proven in 0.15 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu32._assert_13"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu32._assert_13" was proven in 0.16 s.
0.B: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Starting proof for property "execute.wrp_alu64._assert_1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.06 s]
0.Hp: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_1" was proven in 0.22 s.
0.N: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "execute.wrp_alu64._assert_2"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.30 s]
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_2:precondition1" was covered in 1 cycles in 0.28 s.
0.Ht: A trace with 1 cycles was found. [0.30 s]
0.Ht: A trace with 1 cycles was found. [0.30 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "execute.wrp_alu64._assert_3" in 0.29 s.
INFO (IPF047): 0.Ht: The cover property "execute.wrp_alu64._assert_3:precondition1" was covered in 1 cycles in 0.29 s by the incidental trace "execute.wrp_alu64._assert_3".
0.Hp: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_2" was proven in 0.29 s.
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "execute.wrp_alu64._assert_4"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.34 s]
INFO (IPF057): 0.Hp: The property "execute.wrp_alu64._assert_4" was proven in 0.32 s.
0.Hp: All properties determined. [0.34 s]
Initiating shutdown of proof (@ 0.34 s)
0.Ht: Interrupted (multi)
0.Ht: Interrupted. [0.34 s]
0.B: Interrupted. [0.34 s]
0.Hp: Exited with Success (@ 0.34 s)
0.Ht: Exited with Success (@ 0.34 s)
0.N: Interrupted. [0.34 s]
0.B: Exited with Success (@ 0.34 s)
0.N: Exited with Success (@ 0.34 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 33
	      assertions      : 16
	       - proven       : 14 (87.5%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (12.5%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 17
	       - unreachable  : 0 (0%)
	       - covered      : 17 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::execute.wrp_alu32._assert_5 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::execute.wrp_alu32._assert_5".
cex
[<embedded>] % exit
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
