// Seed: 3975449017
module module_0 (
    input  tri   id_0,
    input  uwire module_0,
    input  tri1  id_2,
    output tri   id_3
);
  wire id_5;
endmodule
module module_0 (
    input wor id_0
    , id_11,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 module_1,
    input tri1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply0 id_9
);
  supply0 id_12 = 1;
  wire [(  1  ) : -1] id_13;
  assign id_7 = id_9;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
