INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab2_FAHW/Lab2_FAHW.srcs/sources_1/imports/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab2_FAHW/Lab2_FAHW.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab2_FAHW/Lab2_FAHW.srcs/sim_1/imports/new/subtractor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab2_FAHW/Lab2_FAHW.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
