**CSE 140**: Component&Desgn Tech/Digtl Sys (4 units)

- **A00** (Lecture) at 11:00 am–12:20 pm on Tuesday, Thursday at RCLAS R111 by Rosing, Tajana Simunic (A06896019)
- **A00** (Final Exam) at 11:30 am–2:29 pm on Thursday at RCLAS R08 by Rosing, Tajana Simunic (A06896019)
- **A00** (Midterm) at 7:00 pm–8:50 pm on Thursday at RCLAS R09 by Rosing, Tajana Simunic (A06896019)
- **A00** (Midterm) at 7:00 pm–8:50 pm on Thursday at RCLAS R10 by Rosing, Tajana Simunic (A06896019)
- **A01** (Discussion) at 8:00 pm–8:50 pm on Thursday at RCLAS R05 by Rosing, Tajana Simunic (A06896019)
- **B00** (Lecture) at 12:30 pm–1:50 pm on Tuesday, Thursday at RCLAS R113 by Rosing, Tajana Simunic (A06896019)
- **B00** (Final Exam) at 11:30 am–2:29 pm on Tuesday at RCLAS R01 by Rosing, Tajana Simunic (A06896019)
- **B00** (Midterm) at 7:00 pm–8:50 pm on Thursday at RCLAS R10 by Rosing, Tajana Simunic (A06896019)
- **B00** (Midterm) at 7:00 pm–8:50 pm on Thursday at RCLAS R11 by Rosing, Tajana Simunic (A06896019)
- **B01** (Discussion) at 7:00 pm–7:50 pm on Thursday at RCLAS R100 by Rosing, Tajana Simunic (A06896019)

[Enrollment numbers over time](./CSE140.tsv)
