@W: MT530 :"d:\gdut_eda_libero_verilog code\three_always\hdl\_3always.v":40:4:40:9|Found inferred clock _3always|clk which controls 4 sequential elements including current_state[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
