// Seed: 1531677295
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3,
    input supply0 id_4
    , id_15,
    output supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    input uwire id_8,
    input wand id_9,
    output tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wire id_13
);
  module_0 modCall_1 ();
  logic id_16;
  initial begin : LABEL_0
    id_7 <= -1;
  end
  if (1) wire id_17;
  else
    for (id_18 = id_4; id_16; id_18 = 1) begin : LABEL_1
      wire id_19;
    end
  parameter id_20 = -1;
  xnor primCall (id_0, id_1, id_11, id_13, id_15, id_2, id_4, id_6, id_8, id_9);
endmodule
