$date
  Wed May 17 16:56:36 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module top_tb $end
$var reg 4 ! cntout[3:0] $end
$var reg 1 " fclk $end
$scope module counter $end
$var reg 4 # cntout[3:0] $end
$var reg 1 $ fclk $end
$var reg 4 % cnt_state[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bLLLL !
X"
bLLLL #
X$
b0000 %
#1000000
0"
0$
#2000000
b0000 !
1"
b0000 #
1$
b0001 %
#3000000
0"
0$
#4000000
b0001 !
1"
b0001 #
1$
b0010 %
#5000000
0"
0$
#6000000
b0010 !
1"
b0010 #
1$
b0011 %
#7000000
0"
0$
#8000000
b0011 !
1"
b0011 #
1$
b0100 %
#9000000
0"
0$
#10000000
b0100 !
1"
b0100 #
1$
b0101 %
#11000000
0"
0$
#12000000
b0101 !
1"
b0101 #
1$
b0110 %
#13000000
0"
0$
#14000000
b0110 !
1"
b0110 #
1$
b0111 %
#15000000
0"
0$
#16000000
b0111 !
1"
b0111 #
1$
b1000 %
#17000000
0"
0$
#18000000
b1000 !
1"
b1000 #
1$
b1001 %
#19000000
0"
0$
#20000000
b1001 !
1"
b1001 #
1$
b1010 %
#21000000
0"
0$
#22000000
b1010 !
1"
b1010 #
1$
b1011 %
#23000000
0"
0$
#24000000
b1011 !
1"
b1011 #
1$
b1100 %
#25000000
0"
0$
#26000000
b1100 !
1"
b1100 #
1$
b1101 %
#27000000
0"
0$
#28000000
b1101 !
1"
b1101 #
1$
b1110 %
#29000000
0"
0$
#30000000
b1110 !
1"
b1110 #
1$
b1111 %
#31000000
0"
0$
#32000000
b1111 !
1"
b1111 #
1$
b0000 %
#33000000
0"
0$
#34000000
b0000 !
1"
b0000 #
1$
b0001 %
#35000000
0"
0$
#36000000
b0001 !
1"
b0001 #
1$
b0010 %
#37000000
