#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 13 22:21:15 2022
# Process ID: 27251
# Current directory: /home/btech/cs1190372/col215/vivado/a5/a5.runs/synth_1
# Command line: vivado -log bch_to_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bch_to_display.tcl
# Log file: /home/btech/cs1190372/col215/vivado/a5/a5.runs/synth_1/bch_to_display.vds
# Journal file: /home/btech/cs1190372/col215/vivado/a5/a5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source bch_to_display.tcl -notrace
Command: synth_design -top bch_to_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27265 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.785 ; gain = 158.086 ; free physical = 2895 ; free virtual = 14292
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bch_to_display' [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/sources_1/new/bch_to_display.vhd:45]
WARNING: [Synth 8-614] signal 'swstore' is read in the process but is not in the sensitivity list [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/sources_1/new/bch_to_display.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'bch_to_display' (1#1) [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/sources_1/new/bch_to_display.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.254 ; gain = 199.555 ; free physical = 2853 ; free virtual = 14250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.254 ; gain = 199.555 ; free physical = 2853 ; free virtual = 14250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/btech/cs1190372/col215/vivado/a5/a5.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bch_to_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bch_to_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1485.984 ; gain = 0.000 ; free physical = 2689 ; free virtual = 14086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2689 ; free virtual = 14086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2689 ; free virtual = 14086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2689 ; free virtual = 14086
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rotate" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2673 ; free virtual = 14071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bch_to_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rotate" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'd4_reg[0]' (FDE) to 'd3_reg[0]'
INFO: [Synth 8-3886] merging instance 'd4_reg[1]' (FDE) to 'd3_reg[0]'
INFO: [Synth 8-3886] merging instance 'd4_reg[2]' (FDE) to 'd3_reg[0]'
INFO: [Synth 8-3886] merging instance 'd4_reg[3]' (FDE) to 'd3_reg[3]'
INFO: [Synth 8-3886] merging instance 'd4_reg[6]' (FDE) to 'd4_reg[11]'
INFO: [Synth 8-3886] merging instance 'd3_reg[0]' (FDE) to 'd3_reg[1]'
INFO: [Synth 8-3886] merging instance 'd3_reg[1]' (FDE) to 'd3_reg[2]'
INFO: [Synth 8-3886] merging instance 'd3_reg[2]' (FDE) to 'd2_reg[0]'
INFO: [Synth 8-3886] merging instance 'd3_reg[3]' (FDE) to 'd2_reg[3]'
INFO: [Synth 8-3886] merging instance 'd3_reg[6]' (FDE) to 'd3_reg[11]'
INFO: [Synth 8-3886] merging instance 'd1_reg[0]' (FDE) to 'd2_reg[0]'
INFO: [Synth 8-3886] merging instance 'd2_reg[0]' (FDE) to 'd2_reg[1]'
INFO: [Synth 8-3886] merging instance 'd1_reg[1]' (FDE) to 'd2_reg[1]'
INFO: [Synth 8-3886] merging instance 'd2_reg[1]' (FDE) to 'd2_reg[2]'
INFO: [Synth 8-3886] merging instance 'd1_reg[2]' (FDE) to 'd2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[2] )
INFO: [Synth 8-3886] merging instance 'd1_reg[3]' (FDE) to 'd2_reg[3]'
INFO: [Synth 8-3886] merging instance 'd1_reg[6]' (FDE) to 'd1_reg[11]'
INFO: [Synth 8-3886] merging instance 'd2_reg[6]' (FDE) to 'd2_reg[11]'
INFO: [Synth 8-3886] merging instance 'd4s_reg[0]' (FDE) to 'd4s_reg[1]'
INFO: [Synth 8-3886] merging instance 'd4s_reg[1]' (FDE) to 'd4s_reg[2]'
INFO: [Synth 8-3886] merging instance 'd4s_reg[2]' (FDE) to 'd3s_reg[0]'
INFO: [Synth 8-3886] merging instance 'd4s_reg[3]' (FDE) to 'd3s_reg[3]'
INFO: [Synth 8-3886] merging instance 'd4s_reg[6]' (FDE) to 'd4s_reg[11]'
INFO: [Synth 8-3886] merging instance 'd3s_reg[0]' (FDE) to 'd3s_reg[1]'
INFO: [Synth 8-3886] merging instance 'd3s_reg[1]' (FDE) to 'd3s_reg[2]'
INFO: [Synth 8-3886] merging instance 'd3s_reg[2]' (FDE) to 'd1s_reg[0]'
INFO: [Synth 8-3886] merging instance 'd3s_reg[3]' (FDE) to 'd1s_reg[3]'
INFO: [Synth 8-3886] merging instance 'd3s_reg[6]' (FDE) to 'd3s_reg[11]'
INFO: [Synth 8-3886] merging instance 'd1s_reg[0]' (FDE) to 'd1s_reg[1]'
INFO: [Synth 8-3886] merging instance 'd2s_reg[0]' (FDE) to 'd1s_reg[1]'
INFO: [Synth 8-3886] merging instance 'd1s_reg[1]' (FDE) to 'd1s_reg[2]'
INFO: [Synth 8-3886] merging instance 'd2s_reg[1]' (FDE) to 'd1s_reg[2]'
INFO: [Synth 8-3886] merging instance 'd1s_reg[2]' (FDE) to 'd2s_reg[2]'
INFO: [Synth 8-3886] merging instance 'd1s_reg[3]' (FDE) to 'd2s_reg[3]'
INFO: [Synth 8-3886] merging instance 'd1s_reg[6]' (FDE) to 'd1s_reg[11]'
INFO: [Synth 8-3886] merging instance 'd2s_reg[6]' (FDE) to 'd2s_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2s_reg[2] )
WARNING: [Synth 8-3332] Sequential element (d2_reg[2]) is unused and will be removed from module bch_to_display.
WARNING: [Synth 8-3332] Sequential element (d2s_reg[2]) is unused and will be removed from module bch_to_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2658 ; free virtual = 14055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2625 ; free virtual = 14023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2609 ; free virtual = 14006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    56|
|4     |LUT2   |    76|
|5     |LUT3   |     7|
|6     |LUT4   |    31|
|7     |LUT5   |    12|
|8     |LUT6   |    36|
|9     |FDRE   |   183|
|10    |IBUF   |    19|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   464|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.984 ; gain = 112.469 ; free physical = 2599 ; free virtual = 13996
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.984 ; gain = 563.285 ; free physical = 2599 ; free virtual = 13996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.984 ; gain = 492.781 ; free physical = 2594 ; free virtual = 13991
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1190372/col215/vivado/a5/a5.runs/synth_1/bch_to_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1509.996 ; gain = 0.000 ; free physical = 2592 ; free virtual = 13989
INFO: [Common 17-206] Exiting Vivado at Fri May 13 22:21:43 2022...
