# Reading C:/altera/11.0sp1/modelsim_ae/tcl/vsim/pref.tcl 
# OpenFile C:/Users/mngai/Desktop/e155-final-master/compareFromBank.sv vlib work
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# ** Error: C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv(9): near "return": syntax error, unexpected "return", expecting "IDENTIFIER" or '.'
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module correlate
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(22): near "logic": syntax error, unexpected "logic", expecting ';' or ','
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(27): near "logic": syntax error, unexpected "logic", expecting ';' or ','
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(41): Undefined variable: n.
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(62): Undefined variable: n.
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(73): Undefined variable: n.
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# ** Error: C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv(9): near "return": syntax error, unexpected "return", expecting "IDENTIFIER" or '.'
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module correlate
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(22): near "logic": syntax error, unexpected "logic", expecting ';' or ','
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(27): near "logic": syntax error, unexpected "logic", expecting ';' or ','
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(41): Undefined variable: n.
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(62): Undefined variable: n.
# ** Error: C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv(73): Undefined variable: n.
# Load canceled
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# 
# Top level modules:
# 	compareFromBankSmall
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/correlateSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module correlate
# 
# Top level modules:
# 	correlate
vsim -gui work.compareFromBankSmall
# vsim -gui work.compareFromBankSmall 
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: alteramtivsim or alteramtivlog.
# Error loading design
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# 
# Top level modules:
# 	compareFromBankSmall
vsim -gui work.compareFromBankSmall
# vsim -gui work.compareFromBankSmall 
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: alteramtivsim or alteramtivlog.
# Error loading design
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# 
# Top level modules:
# 	compareFromBankSmall
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# 
# Top level modules:
# 	compareFromBankSmall
clear
# invalid command name "clear"
clc
# invalid command name "clc"
help
# Type help <command> to get information on that command, or try one of the following:
#   commands  List all available commands and topics.
#   Debugging Lists debugging commands.
#   Execution Information on controlling execution of the simulation.
#   Tcl       Information on Tcl commands.
#   Tk        Information on Tk commands.
#   incrTcl   Information on incrTcl commands.
# 
commands
# invalid command name "commands"
commands
# invalid command name "commands"
help commands
# Help avaliable on the following topics and commands:
# 	abort	add	add_cmdhelp	add_menurb
# 	addTime	after	alias	append	apply_button_adder
# 	array	batch_mode	bd	bedit	bell
# 	bgerror	binary	bind	bindtags	body
# 	bp	break	button	canvas	catch
# 	cd	change	check	checkbutton
# 	class	clipboard	clock	close	code
# 	concat	config	configure	cont	continue
# 	dde	Debugging	debugging	delete	describe
# 	destroy	disablebp	divTime	do	drivers
# 	dumplog64	echo	edit	elite_edition
# 	enablebp	encoding	ensemble	entry	env
# 	environment	environment_nosource	eof
# 	eqTime	error	eval	event	exa
# 	examine	exec	execution	exit	expr
# 	fblocked	fconfigure	fcopy	file	fileevent
# 	find	findExec	flush	focus	font
# 	for	force	foreach	format	formatTime
# 	frame	get_menu_path	gets	ginfo
# 	glob	global	grab	grid	gteTime
# 	gtTime	help	history	http	if
# 	image	incr	incrTcl	info	int64ToReal
# 	int64ToStr	interp	intToTime	join	label
# 	lappend	layout	lindex	linsert	list
# 	listbox	llength	load	local	log
# 	lower	lrange	lremove	lreplace	lsearch
# 	lset	lshift	lsort	lsublist	lteTime
# 	ltTime	luniq	max	menu	menubutton
# 	message	modelsim	msgcat	mulTime	namespace
# 	namespaceOf	neqTime	noforce	nolog
# 	notepad	notrace	noview	nowhen	onbreak
# 	onElabError	onerror	onfinish	open
# 	openlog	option	pack	package	panedwindow
# 	parray	pathOf	pause	pedit	personal_edition
# 	pid	place	precision	PrefSource	PrefSource(geometry)
# 	PrefSource(HDLFileTypes)	PrefSource(HighlightErrorColor)	PrefSource(highlightExecutableLines)
# 	PrefSource(tabs)	PrefSource(user_hook)	PrefSource(verilogFileTypes)
# 	PrefSource(vhdlFileTypes)	PrefSource(WarnSourceChanged)	printenv
# 	proc	project	property	puterr	puts
# 	pwd	qhdel	qhdir	qhlib	quietly
# 	quit	qvhcom	qvlcom	radiobutton
# 	radix	raise	read	readers	RealToTime
# 	regexp	registry	regsub	rename	renamelog
# 	report	restart	resume	return	rincr
# 	run	runStatus	sbrk	scale	scaleTime
# 	scan	scope	scrollbar	searchlog	see
# 	seek	selection	send	set	setenv
# 	shift	Show	show	simNamespaceIsOpen
# 	simstats	simtime	slave_mode	socket	source
# 	spinbox	split	status	step	stop
# 	string	subst	subTime	suppress	switch
# 	tabset	tb	Tcl	tcl_endOfWord
# 	tcl_findLibrary	tcl_startOfNextWord	tcl_startOfPreviousWord
# 	tcl_wordBreakAfter	tcl_wordBreakBefore	tell
# 	text	time	tix	Tk	tk
# 	tk_chooseColor	tk_chooseDirectory	tk_dialog
# 	tk_getOpenFile	tk_getSaveFile	tk_menuSetFocus
# 	tk_messageBox	tk_popup	tk_textCopy
# 	tk_textCut	tk_textPaste	tkwait	toggle
# 	toplevel	trace	transcript	truncate	tssi2mti
# 	ui_VVMode	unknown	unset	unsetenv	update
# 	uplevel	upvar	usual	validTime	variable
# 	vcd	vcd2wlf	vcom	vdel	vdir
# 	vencrypt	verror	vgencomp	vhencrypt	view
# 	virtual	vlib	vlog	vmake	vmap
# 	vsim	vsim_break	vsimAuth	vsimDate	vsimId
# 	vsimVersion	vsimVersionString	vsource
# 	vwait	when	where	while	winfo
# 	wlf2log	wlf2vcd	wlfman	wlfrecover	wm
# 	write
# 
vlog -reportprogress 300 -work work C:/Users/mngai/Desktop/e155-final-master/compareFromBankSmall.sv
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module compareFromBankSmall
# 
# Top level modules:
# 	compareFromBankSmall
vsim -gui work.compareFromBankSmall
# vsim -gui work.compareFromBankSmall 
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: alteramtivsim or alteramtivlog.
# Error loading design
