// Seed: 1243076722
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9
    , id_15,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13
);
  assign id_11 = 1;
  id_16(
      id_13, 1'b0
  );
  wire id_17;
  wire id_18 = id_17;
  wand id_19;
  assign id_19 = 1;
  assign id_9  = (1);
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3
    , id_38 = 1,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wire id_11,
    output wire id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15,
    output supply0 id_16,
    input wire id_17,
    output supply1 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply0 id_21,
    output wor id_22,
    input wire id_23,
    input supply1 id_24,
    input wor id_25,
    output tri0 id_26,
    input uwire id_27,
    input wand id_28,
    input tri1 id_29,
    input supply0 id_30,
    input tri0 id_31,
    input wire id_32,
    output wire id_33,
    output wire id_34,
    output wire id_35,
    input tri0 id_36
);
  wire id_39, id_40;
  wire id_41;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_35,
      id_7,
      id_26,
      id_1,
      id_27,
      id_32,
      id_29,
      id_19,
      id_25,
      id_16,
      id_11,
      id_22,
      id_28,
      id_32
  );
  assign modCall_1.id_5 = 0;
  wire id_42;
  wire id_43, id_44;
endmodule
