$date
	Mon Oct 27 09:36:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2x1_dataflow_tb $end
$var wire 1 ! out $end
$var reg 2 " data_in [1:0] $end
$var reg 1 # sel $end
$scope module dut $end
$var wire 2 $ data_in [1:0] $end
$var wire 1 # sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
x#
bx "
x!
$end
#5000
0!
0#
b0 "
b0 $
#10000
1#
#15000
0#
b1 "
b1 $
#20000
1!
1#
#25000
0#
b10 "
b10 $
#30000
0!
1#
#35000
1!
0#
b11 "
b11 $
#40000
1#
#45000
