
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a50  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  08004c0c  08004c0c  00014c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005140  08005140  00015140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005144  08005144  00015144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000048  20000000  08005148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020048  2**0
                  CONTENTS
  7 .bss          00000748  20000048  20000048  00020048  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000790  20000790  00020048  2**0
                  ALLOC
  9 ._system_pool 00030000  20040000  20040000  00030000  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 11 .debug_info   000109a6  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000028c3  00000000  00000000  00030a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ef0  00000000  00000000  000332e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d80  00000000  00000000  000341d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006c61  00000000  00000000  00034f58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004a41  00000000  00000000  0003bbb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000405fa  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003b08  00000000  00000000  00040678  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00044180  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  000441a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000048 	.word	0x20000048
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08004bf4 	.word	0x08004bf4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2000004c 	.word	0x2000004c
 80001f8:	08004bf4 	.word	0x08004bf4

080001fc <strlen>:
 80001fc:	4603      	mov	r3, r0
 80001fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000202:	2a00      	cmp	r2, #0
 8000204:	d1fb      	bne.n	80001fe <strlen+0x2>
 8000206:	1a18      	subs	r0, r3, r0
 8000208:	3801      	subs	r0, #1
 800020a:	4770      	bx	lr

0800020c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  return uwTick;
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <HAL_GetTick+0x14>)
 8000212:	681b      	ldr	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	20000730 	.word	0x20000730

08000224 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000228:	4b04      	ldr	r3, [pc, #16]	; (800023c <NVIC_GetPriorityGrouping+0x18>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	0a1b      	lsrs	r3, r3, #8
 800022e:	f003 0307 	and.w	r3, r3, #7
}
 8000232:	4618      	mov	r0, r3
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	e000ed00 	.word	0xe000ed00

08000240 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800024a:	4909      	ldr	r1, [pc, #36]	; (8000270 <NVIC_EnableIRQ+0x30>)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	095b      	lsrs	r3, r3, #5
 8000252:	79fa      	ldrb	r2, [r7, #7]
 8000254:	f002 021f 	and.w	r2, r2, #31
 8000258:	2001      	movs	r0, #1
 800025a:	fa00 f202 	lsl.w	r2, r0, r2
 800025e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000262:	bf00      	nop
 8000264:	370c      	adds	r7, #12
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000e100 	.word	0xe000e100

08000274 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	6039      	str	r1, [r7, #0]
 800027e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	da0b      	bge.n	80002a0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	490d      	ldr	r1, [pc, #52]	; (80002c0 <NVIC_SetPriority+0x4c>)
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	f003 030f 	and.w	r3, r3, #15
 8000290:	3b04      	subs	r3, #4
 8000292:	683a      	ldr	r2, [r7, #0]
 8000294:	b2d2      	uxtb	r2, r2
 8000296:	0112      	lsls	r2, r2, #4
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	440b      	add	r3, r1
 800029c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800029e:	e009      	b.n	80002b4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a0:	4908      	ldr	r1, [pc, #32]	; (80002c4 <NVIC_SetPriority+0x50>)
 80002a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	e000ed00 	.word	0xe000ed00
 80002c4:	e000e100 	.word	0xe000e100

080002c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f003 0307 	and.w	r3, r3, #7
 80002da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f1c3 0307 	rsb	r3, r3, #7
 80002e2:	2b04      	cmp	r3, #4
 80002e4:	bf28      	it	cs
 80002e6:	2304      	movcs	r3, #4
 80002e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ea:	69fb      	ldr	r3, [r7, #28]
 80002ec:	3304      	adds	r3, #4
 80002ee:	2b06      	cmp	r3, #6
 80002f0:	d902      	bls.n	80002f8 <NVIC_EncodePriority+0x30>
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3b03      	subs	r3, #3
 80002f6:	e000      	b.n	80002fa <NVIC_EncodePriority+0x32>
 80002f8:	2300      	movs	r3, #0
 80002fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	2201      	movs	r2, #1
 80002fe:	69bb      	ldr	r3, [r7, #24]
 8000300:	fa02 f303 	lsl.w	r3, r2, r3
 8000304:	1e5a      	subs	r2, r3, #1
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	401a      	ands	r2, r3
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800030e:	2101      	movs	r1, #1
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	fa01 f303 	lsl.w	r3, r1, r3
 8000316:	1e59      	subs	r1, r3, #1
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800031c:	4313      	orrs	r3, r2
         );
}
 800031e:	4618      	mov	r0, r3
 8000320:	3724      	adds	r7, #36	; 0x24
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr

0800032a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800032a:	b580      	push	{r7, lr}
 800032c:	b086      	sub	sp, #24
 800032e:	af00      	add	r7, sp, #0
 8000330:	4603      	mov	r3, r0
 8000332:	60b9      	str	r1, [r7, #8]
 8000334:	607a      	str	r2, [r7, #4]
 8000336:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000338:	2300      	movs	r3, #0
 800033a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800033c:	f7ff ff72 	bl	8000224 <NVIC_GetPriorityGrouping>
 8000340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	68b9      	ldr	r1, [r7, #8]
 8000346:	6978      	ldr	r0, [r7, #20]
 8000348:	f7ff ffbe 	bl	80002c8 <NVIC_EncodePriority>
 800034c:	4602      	mov	r2, r0
 800034e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000352:	4611      	mov	r1, r2
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff ff8d 	bl	8000274 <NVIC_SetPriority>
}
 800035a:	bf00      	nop
 800035c:	3718      	adds	r7, #24
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}

08000362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000362:	b580      	push	{r7, lr}
 8000364:	b082      	sub	sp, #8
 8000366:	af00      	add	r7, sp, #0
 8000368:	4603      	mov	r3, r0
 800036a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800036c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000370:	4618      	mov	r0, r3
 8000372:	f7ff ff65 	bl	8000240 <NVIC_EnableIRQ>
}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}

0800037e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800037e:	b580      	push	{r7, lr}
 8000380:	b084      	sub	sp, #16
 8000382:	af00      	add	r7, sp, #0
 8000384:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000386:	2300      	movs	r3, #0
 8000388:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000390:	b2db      	uxtb	r3, r3
 8000392:	2b02      	cmp	r3, #2
 8000394:	d005      	beq.n	80003a2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	2204      	movs	r2, #4
 800039a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800039c:	2301      	movs	r3, #1
 800039e:	73fb      	strb	r3, [r7, #15]
 80003a0:	e047      	b.n	8000432 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	687a      	ldr	r2, [r7, #4]
 80003a8:	6812      	ldr	r2, [r2, #0]
 80003aa:	6812      	ldr	r2, [r2, #0]
 80003ac:	f022 020e 	bic.w	r2, r2, #14
 80003b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	687a      	ldr	r2, [r7, #4]
 80003b8:	6812      	ldr	r2, [r2, #0]
 80003ba:	6812      	ldr	r2, [r2, #0]
 80003bc:	f022 0201 	bic.w	r2, r2, #1
 80003c0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003ca:	6812      	ldr	r2, [r2, #0]
 80003cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003d6:	687a      	ldr	r2, [r7, #4]
 80003d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003da:	f002 021c 	and.w	r2, r2, #28
 80003de:	2101      	movs	r1, #1
 80003e0:	fa01 f202 	lsl.w	r2, r1, r2
 80003e4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80003ee:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00c      	beq.n	8000412 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80003fc:	687a      	ldr	r2, [r7, #4]
 80003fe:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000400:	6812      	ldr	r2, [r2, #0]
 8000402:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000406:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040c:	687a      	ldr	r2, [r7, #4]
 800040e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000410:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	2200      	movs	r2, #0
 800041e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000426:	2b00      	cmp	r3, #0
 8000428:	d003      	beq.n	8000432 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800042e:	6878      	ldr	r0, [r7, #4]
 8000430:	4798      	blx	r3
    }
  }
  return status;
 8000432:	7bfb      	ldrb	r3, [r7, #15]
}
 8000434:	4618      	mov	r0, r3
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800044a:	b2db      	uxtb	r3, r3
}
 800044c:	4618      	mov	r0, r3
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr

08000458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000458:	b480      	push	{r7}
 800045a:	b087      	sub	sp, #28
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000462:	2300      	movs	r3, #0
 8000464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000466:	e166      	b.n	8000736 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	2101      	movs	r1, #1
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	4013      	ands	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2b00      	cmp	r3, #0
 800047c:	f000 8158 	beq.w	8000730 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	f003 0303 	and.w	r3, r3, #3
 8000488:	2b01      	cmp	r3, #1
 800048a:	d005      	beq.n	8000498 <HAL_GPIO_Init+0x40>
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	685b      	ldr	r3, [r3, #4]
 8000490:	f003 0303 	and.w	r3, r3, #3
 8000494:	2b02      	cmp	r3, #2
 8000496:	d130      	bne.n	80004fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800049e:	697b      	ldr	r3, [r7, #20]
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	2203      	movs	r2, #3
 80004a4:	fa02 f303 	lsl.w	r3, r2, r3
 80004a8:	43db      	mvns	r3, r3
 80004aa:	693a      	ldr	r2, [r7, #16]
 80004ac:	4013      	ands	r3, r2
 80004ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	68da      	ldr	r2, [r3, #12]
 80004b4:	697b      	ldr	r3, [r7, #20]
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	693a      	ldr	r2, [r7, #16]
 80004be:	4313      	orrs	r3, r2
 80004c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	693a      	ldr	r2, [r7, #16]
 80004c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004ce:	2201      	movs	r2, #1
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	fa02 f303 	lsl.w	r3, r2, r3
 80004d6:	43db      	mvns	r3, r3
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	4013      	ands	r3, r2
 80004dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	091b      	lsrs	r3, r3, #4
 80004e4:	f003 0201 	and.w	r2, r3, #1
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	fa02 f303 	lsl.w	r3, r2, r3
 80004ee:	693a      	ldr	r2, [r7, #16]
 80004f0:	4313      	orrs	r3, r2
 80004f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	693a      	ldr	r2, [r7, #16]
 80004f8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	f003 0303 	and.w	r3, r3, #3
 8000502:	2b03      	cmp	r3, #3
 8000504:	d017      	beq.n	8000536 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	2203      	movs	r2, #3
 8000512:	fa02 f303 	lsl.w	r3, r2, r3
 8000516:	43db      	mvns	r3, r3
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	4013      	ands	r3, r2
 800051c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	689a      	ldr	r2, [r3, #8]
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	693a      	ldr	r2, [r7, #16]
 800052c:	4313      	orrs	r3, r2
 800052e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	693a      	ldr	r2, [r7, #16]
 8000534:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	f003 0303 	and.w	r3, r3, #3
 800053e:	2b02      	cmp	r3, #2
 8000540:	d123      	bne.n	800058a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000542:	697b      	ldr	r3, [r7, #20]
 8000544:	08da      	lsrs	r2, r3, #3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	3208      	adds	r2, #8
 800054a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800054e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	f003 0307 	and.w	r3, r3, #7
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	220f      	movs	r2, #15
 800055a:	fa02 f303 	lsl.w	r3, r2, r3
 800055e:	43db      	mvns	r3, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4013      	ands	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	691a      	ldr	r2, [r3, #16]
 800056a:	697b      	ldr	r3, [r7, #20]
 800056c:	f003 0307 	and.w	r3, r3, #7
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	fa02 f303 	lsl.w	r3, r2, r3
 8000576:	693a      	ldr	r2, [r7, #16]
 8000578:	4313      	orrs	r3, r2
 800057a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	08da      	lsrs	r2, r3, #3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3208      	adds	r2, #8
 8000584:	6939      	ldr	r1, [r7, #16]
 8000586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	005b      	lsls	r3, r3, #1
 8000594:	2203      	movs	r2, #3
 8000596:	fa02 f303 	lsl.w	r3, r2, r3
 800059a:	43db      	mvns	r3, r3
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	4013      	ands	r3, r2
 80005a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	f003 0203 	and.w	r2, r3, #3
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	693a      	ldr	r2, [r7, #16]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	f000 80b2 	beq.w	8000730 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005cc:	4a61      	ldr	r2, [pc, #388]	; (8000754 <HAL_GPIO_Init+0x2fc>)
 80005ce:	4b61      	ldr	r3, [pc, #388]	; (8000754 <HAL_GPIO_Init+0x2fc>)
 80005d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005d2:	f043 0301 	orr.w	r3, r3, #1
 80005d6:	6613      	str	r3, [r2, #96]	; 0x60
 80005d8:	4b5e      	ldr	r3, [pc, #376]	; (8000754 <HAL_GPIO_Init+0x2fc>)
 80005da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005dc:	f003 0301 	and.w	r3, r3, #1
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005e4:	4a5c      	ldr	r2, [pc, #368]	; (8000758 <HAL_GPIO_Init+0x300>)
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	089b      	lsrs	r3, r3, #2
 80005ea:	3302      	adds	r3, #2
 80005ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	f003 0303 	and.w	r3, r3, #3
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	220f      	movs	r2, #15
 80005fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000600:	43db      	mvns	r3, r3
 8000602:	693a      	ldr	r2, [r7, #16]
 8000604:	4013      	ands	r3, r2
 8000606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800060e:	d02b      	beq.n	8000668 <HAL_GPIO_Init+0x210>
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4a52      	ldr	r2, [pc, #328]	; (800075c <HAL_GPIO_Init+0x304>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d025      	beq.n	8000664 <HAL_GPIO_Init+0x20c>
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a51      	ldr	r2, [pc, #324]	; (8000760 <HAL_GPIO_Init+0x308>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d01f      	beq.n	8000660 <HAL_GPIO_Init+0x208>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4a50      	ldr	r2, [pc, #320]	; (8000764 <HAL_GPIO_Init+0x30c>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d019      	beq.n	800065c <HAL_GPIO_Init+0x204>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a4f      	ldr	r2, [pc, #316]	; (8000768 <HAL_GPIO_Init+0x310>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d013      	beq.n	8000658 <HAL_GPIO_Init+0x200>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a4e      	ldr	r2, [pc, #312]	; (800076c <HAL_GPIO_Init+0x314>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d00d      	beq.n	8000654 <HAL_GPIO_Init+0x1fc>
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4a4d      	ldr	r2, [pc, #308]	; (8000770 <HAL_GPIO_Init+0x318>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d007      	beq.n	8000650 <HAL_GPIO_Init+0x1f8>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a4c      	ldr	r2, [pc, #304]	; (8000774 <HAL_GPIO_Init+0x31c>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d101      	bne.n	800064c <HAL_GPIO_Init+0x1f4>
 8000648:	2307      	movs	r3, #7
 800064a:	e00e      	b.n	800066a <HAL_GPIO_Init+0x212>
 800064c:	2308      	movs	r3, #8
 800064e:	e00c      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000650:	2306      	movs	r3, #6
 8000652:	e00a      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000654:	2305      	movs	r3, #5
 8000656:	e008      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000658:	2304      	movs	r3, #4
 800065a:	e006      	b.n	800066a <HAL_GPIO_Init+0x212>
 800065c:	2303      	movs	r3, #3
 800065e:	e004      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000660:	2302      	movs	r3, #2
 8000662:	e002      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000664:	2301      	movs	r3, #1
 8000666:	e000      	b.n	800066a <HAL_GPIO_Init+0x212>
 8000668:	2300      	movs	r3, #0
 800066a:	697a      	ldr	r2, [r7, #20]
 800066c:	f002 0203 	and.w	r2, r2, #3
 8000670:	0092      	lsls	r2, r2, #2
 8000672:	4093      	lsls	r3, r2
 8000674:	693a      	ldr	r2, [r7, #16]
 8000676:	4313      	orrs	r3, r2
 8000678:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800067a:	4937      	ldr	r1, [pc, #220]	; (8000758 <HAL_GPIO_Init+0x300>)
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	089b      	lsrs	r3, r3, #2
 8000680:	3302      	adds	r3, #2
 8000682:	693a      	ldr	r2, [r7, #16]
 8000684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000688:	4b3b      	ldr	r3, [pc, #236]	; (8000778 <HAL_GPIO_Init+0x320>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	43db      	mvns	r3, r3
 8000692:	693a      	ldr	r2, [r7, #16]
 8000694:	4013      	ands	r3, r2
 8000696:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	685b      	ldr	r3, [r3, #4]
 800069c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	4313      	orrs	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006ac:	4a32      	ldr	r2, [pc, #200]	; (8000778 <HAL_GPIO_Init+0x320>)
 80006ae:	693b      	ldr	r3, [r7, #16]
 80006b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006b2:	4b31      	ldr	r3, [pc, #196]	; (8000778 <HAL_GPIO_Init+0x320>)
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	43db      	mvns	r3, r3
 80006bc:	693a      	ldr	r2, [r7, #16]
 80006be:	4013      	ands	r3, r2
 80006c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d003      	beq.n	80006d6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	4313      	orrs	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006d6:	4a28      	ldr	r2, [pc, #160]	; (8000778 <HAL_GPIO_Init+0x320>)
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006dc:	4b26      	ldr	r3, [pc, #152]	; (8000778 <HAL_GPIO_Init+0x320>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	43db      	mvns	r3, r3
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	4013      	ands	r3, r2
 80006ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d003      	beq.n	8000700 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000700:	4a1d      	ldr	r2, [pc, #116]	; (8000778 <HAL_GPIO_Init+0x320>)
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <HAL_GPIO_Init+0x320>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	43db      	mvns	r3, r3
 8000710:	693a      	ldr	r2, [r7, #16]
 8000712:	4013      	ands	r3, r2
 8000714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d003      	beq.n	800072a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4313      	orrs	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800072a:	4a13      	ldr	r2, [pc, #76]	; (8000778 <HAL_GPIO_Init+0x320>)
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	3301      	adds	r3, #1
 8000734:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	fa22 f303 	lsr.w	r3, r2, r3
 8000740:	2b00      	cmp	r3, #0
 8000742:	f47f ae91 	bne.w	8000468 <HAL_GPIO_Init+0x10>
  }
}
 8000746:	bf00      	nop
 8000748:	371c      	adds	r7, #28
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40021000 	.word	0x40021000
 8000758:	40010000 	.word	0x40010000
 800075c:	48000400 	.word	0x48000400
 8000760:	48000800 	.word	0x48000800
 8000764:	48000c00 	.word	0x48000c00
 8000768:	48001000 	.word	0x48001000
 800076c:	48001400 	.word	0x48001400
 8000770:	48001800 	.word	0x48001800
 8000774:	48001c00 	.word	0x48001c00
 8000778:	40010400 	.word	0x40010400

0800077c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	460b      	mov	r3, r1
 8000786:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	691a      	ldr	r2, [r3, #16]
 800078c:	887b      	ldrh	r3, [r7, #2]
 800078e:	4013      	ands	r3, r2
 8000790:	2b00      	cmp	r3, #0
 8000792:	d002      	beq.n	800079a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000794:	2301      	movs	r3, #1
 8000796:	73fb      	strb	r3, [r7, #15]
 8000798:	e001      	b.n	800079e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800079a:	2300      	movs	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800079e:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e080      	b.n	80008c0 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d106      	bne.n	80007d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2200      	movs	r2, #0
 80007ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f000 f878 	bl	80008c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2224      	movs	r2, #36	; 0x24
 80007dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	6812      	ldr	r2, [r2, #0]
 80007e8:	6812      	ldr	r2, [r2, #0]
 80007ea:	f022 0201 	bic.w	r2, r2, #1
 80007ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	6852      	ldr	r2, [r2, #4]
 80007f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80007fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	6812      	ldr	r2, [r2, #0]
 8000806:	6892      	ldr	r2, [r2, #8]
 8000808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800080c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	68db      	ldr	r3, [r3, #12]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d107      	bne.n	8000826 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	6892      	ldr	r2, [r2, #8]
 800081e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	e006      	b.n	8000834 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	6892      	ldr	r2, [r2, #8]
 800082e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000832:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	2b02      	cmp	r3, #2
 800083a:	d104      	bne.n	8000846 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	6812      	ldr	r2, [r2, #0]
 8000862:	68d2      	ldr	r2, [r2, #12]
 8000864:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000868:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	6911      	ldr	r1, [r2, #16]
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	6952      	ldr	r2, [r2, #20]
 8000876:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	6992      	ldr	r2, [r2, #24]
 800087c:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800087e:	430a      	orrs	r2, r1
 8000880:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	69d1      	ldr	r1, [r2, #28]
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	6a12      	ldr	r2, [r2, #32]
 800088e:	430a      	orrs	r2, r1
 8000890:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	6812      	ldr	r2, [r2, #0]
 800089a:	6812      	ldr	r2, [r2, #0]
 800089c:	f042 0201 	orr.w	r2, r2, #1
 80008a0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2200      	movs	r2, #0
 80008a6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2220      	movs	r2, #32
 80008ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2200      	movs	r2, #0
 80008b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2200      	movs	r2, #0
 80008ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <HAL_I2C_Master_Transmit_IT>:
  * @retval HAL status
  */
static I2C_HandleTypeDef *g_hi2c;
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	607a      	str	r2, [r7, #4]
 80008e6:	461a      	mov	r2, r3
 80008e8:	460b      	mov	r3, r1
 80008ea:	817b      	strh	r3, [r7, #10]
 80008ec:	4613      	mov	r3, r2
 80008ee:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
	
	// added
	g_hi2c = hi2c;
 80008f0:	4a30      	ldr	r2, [pc, #192]	; (80009b4 <HAL_I2C_Master_Transmit_IT+0xd8>)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	6013      	str	r3, [r2, #0]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b20      	cmp	r3, #32
 8000900:	d153      	bne.n	80009aa <HAL_I2C_Master_Transmit_IT+0xce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800090c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000910:	d101      	bne.n	8000916 <HAL_I2C_Master_Transmit_IT+0x3a>
    {
      return HAL_BUSY;
 8000912:	2302      	movs	r3, #2
 8000914:	e04a      	b.n	80009ac <HAL_I2C_Master_Transmit_IT+0xd0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800091c:	2b01      	cmp	r3, #1
 800091e:	d101      	bne.n	8000924 <HAL_I2C_Master_Transmit_IT+0x48>
 8000920:	2302      	movs	r3, #2
 8000922:	e043      	b.n	80009ac <HAL_I2C_Master_Transmit_IT+0xd0>
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	2201      	movs	r2, #1
 8000928:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2221      	movs	r2, #33	; 0x21
 8000930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2210      	movs	r2, #16
 8000938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	2200      	movs	r2, #0
 8000940:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	687a      	ldr	r2, [r7, #4]
 8000946:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	893a      	ldrh	r2, [r7, #8]
 800094c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	4a19      	ldr	r2, [pc, #100]	; (80009b8 <HAL_I2C_Master_Transmit_IT+0xdc>)
 8000952:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4a19      	ldr	r2, [pc, #100]	; (80009bc <HAL_I2C_Master_Transmit_IT+0xe0>)
 8000958:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800095e:	b29b      	uxth	r3, r3
 8000960:	2bff      	cmp	r3, #255	; 0xff
 8000962:	d906      	bls.n	8000972 <HAL_I2C_Master_Transmit_IT+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	22ff      	movs	r2, #255	; 0xff
 8000968:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800096a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	e007      	b.n	8000982 <HAL_I2C_Master_Transmit_IT+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000976:	b29a      	uxth	r2, r3
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800097c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000980:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000986:	b2da      	uxtb	r2, r3
 8000988:	8979      	ldrh	r1, [r7, #10]
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <HAL_I2C_Master_Transmit_IT+0xe4>)
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f001 f971 	bl	8001c78 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	2200      	movs	r2, #0
 800099a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800099e:	2101      	movs	r1, #1
 80009a0:	68f8      	ldr	r0, [r7, #12]
 80009a2:	f001 f999 	bl	8001cd8 <I2C_Enable_IRQ>

    return HAL_OK;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e000      	b.n	80009ac <HAL_I2C_Master_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80009aa:	2302      	movs	r3, #2
  }
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3718      	adds	r7, #24
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000064 	.word	0x20000064
 80009b8:	ffff0000 	.word	0xffff0000
 80009bc:	08000bd9 	.word	0x08000bd9
 80009c0:	80002000 	.word	0x80002000

080009c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d005      	beq.n	80009f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009e8:	68ba      	ldr	r2, [r7, #8]
 80009ea:	68f9      	ldr	r1, [r7, #12]
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	4798      	blx	r3
  }
}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d00f      	beq.n	8000a3a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00a      	beq.n	8000a3a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a28:	f043 0201 	orr.w	r2, r3, #1
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a38:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d00f      	beq.n	8000a64 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d00a      	beq.n	8000a64 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a52:	f043 0208 	orr.w	r2, r3, #8
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a62:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d00f      	beq.n	8000a8e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d00a      	beq.n	8000a8e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7c:	f043 0202 	orr.w	r2, r3, #2
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a8c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f003 030b 	and.w	r3, r3, #11
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d003      	beq.n	8000aa6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000a9e:	68f9      	ldr	r1, [r7, #12]
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f000 ffaf 	bl	8001a04 <I2C_ITError>
  }
}
 8000aa6:	bf00      	nop
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <I2C1_EV_IRQHandler>:
// start
/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
	if (g_hi2c != 0) {
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <I2C1_EV_IRQHandler+0x1c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d004      	beq.n	8000ac6 <I2C1_EV_IRQHandler+0x16>
		HAL_I2C_EV_IRQHandler(g_hi2c);
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <I2C1_EV_IRQHandler+0x1c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff7f 	bl	80009c4 <HAL_I2C_EV_IRQHandler>
	}
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000064 	.word	0x20000064

08000ad0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */

	/* USER CODE END I2C1_ER_IRQn 0 */
	if (g_hi2c != 0) {
 8000ad4:	4b05      	ldr	r3, [pc, #20]	; (8000aec <I2C1_ER_IRQHandler+0x1c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d004      	beq.n	8000ae6 <I2C1_ER_IRQHandler+0x16>
		HAL_I2C_ER_IRQHandler(g_hi2c);
 8000adc:	4b03      	ldr	r3, [pc, #12]	; (8000aec <I2C1_ER_IRQHandler+0x1c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff89 	bl	80009f8 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */

	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000064 	.word	0x20000064

08000af0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	460b      	mov	r3, r1
 8000b4a:	70fb      	strb	r3, [r7, #3]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8000ba0:	bf00      	nop
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af02      	add	r7, sp, #8
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d101      	bne.n	8000bf6 <I2C_Master_ISR_IT+0x1e>
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	e109      	b.n	8000e0a <I2C_Master_ISR_IT+0x232>
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d012      	beq.n	8000c2e <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d00d      	beq.n	8000c2e <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2210      	movs	r2, #16
 8000c18:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1e:	f043 0204 	orr.w	r2, r3, #4
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	f000 ffe3 	bl	8001bf2 <I2C_Flush_TXDR>
 8000c2c:	e0da      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	f003 0304 	and.w	r3, r3, #4
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d022      	beq.n	8000c7e <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d01d      	beq.n	8000c7e <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	f023 0304 	bic.w	r3, r3, #4
 8000c48:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	6812      	ldr	r2, [r2, #0]
 8000c52:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c54:	b2d2      	uxtb	r2, r2
 8000c56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5c:	1c5a      	adds	r2, r3, #1
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c66:	3b01      	subs	r3, #1
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	3b01      	subs	r3, #1
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000c7c:	e0b2      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	f003 0302 	and.w	r3, r3, #2
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d01d      	beq.n	8000cc4 <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d018      	beq.n	8000cc4 <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c9a:	7812      	ldrb	r2, [r2, #0]
 8000c9c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca2:	1c5a      	adds	r2, r3, #1
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cac:	3b01      	subs	r3, #1
 8000cae:	b29a      	uxth	r2, r3
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	b29a      	uxth	r2, r3
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000cc2:	e08f      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d05d      	beq.n	8000d8a <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d058      	beq.n	8000d8a <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d041      	beq.n	8000d66 <I2C_Master_ISR_IT+0x18e>
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d13d      	bne.n	8000d66 <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cf6:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	2bff      	cmp	r3, #255	; 0xff
 8000d00:	d90e      	bls.n	8000d20 <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	22ff      	movs	r2, #255	; 0xff
 8000d06:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	8a79      	ldrh	r1, [r7, #18]
 8000d10:	2300      	movs	r3, #0
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f000 ffad 	bl	8001c78 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d1e:	e033      	b.n	8000d88 <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d2e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000d32:	d00c      	beq.n	8000d4e <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000d3e:	8a79      	ldrh	r1, [r7, #18]
 8000d40:	2300      	movs	r3, #0
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	4603      	mov	r3, r0
 8000d46:	68f8      	ldr	r0, [r7, #12]
 8000d48:	f000 ff96 	bl	8001c78 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d4c:	e01c      	b.n	8000d88 <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d52:	b2da      	uxtb	r2, r3
 8000d54:	8a79      	ldrh	r1, [r7, #18]
 8000d56:	2300      	movs	r3, #0
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d5e:	68f8      	ldr	r0, [r7, #12]
 8000d60:	f000 ff8a 	bl	8001c78 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d64:	e010      	b.n	8000d88 <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d74:	d003      	beq.n	8000d7e <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000d76:	68f8      	ldr	r0, [r7, #12]
 8000d78:	f000 fb88 	bl	800148c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d7c:	e032      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f000 fe3f 	bl	8001a04 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d86:	e02d      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
 8000d88:	e02c      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d027      	beq.n	8000de4 <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d022      	beq.n	8000de4 <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d119      	bne.n	8000ddc <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000db6:	d015      	beq.n	8000de4 <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dbc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000dc0:	d108      	bne.n	8000dd4 <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	6812      	ldr	r2, [r2, #0]
 8000dca:	6852      	ldr	r2, [r2, #4]
 8000dcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	e007      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000dd4:	68f8      	ldr	r0, [r7, #12]
 8000dd6:	f000 fb59 	bl	800148c <I2C_ITMasterSeqCplt>
 8000dda:	e003      	b.n	8000de4 <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000ddc:	2140      	movs	r1, #64	; 0x40
 8000dde:	68f8      	ldr	r0, [r7, #12]
 8000de0:	f000 fe10 	bl	8001a04 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	f003 0320 	and.w	r3, r3, #32
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d008      	beq.n	8000e00 <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d003      	beq.n	8000e00 <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000df8:	6979      	ldr	r1, [r7, #20]
 8000dfa:	68f8      	ldr	r0, [r7, #12]
 8000dfc:	f000 fbe0 	bl	80015c0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	2200      	movs	r2, #0
 8000e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b086      	sub	sp, #24
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	60f8      	str	r0, [r7, #12]
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e22:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d101      	bne.n	8000e36 <I2C_Slave_ISR_IT+0x24>
 8000e32:	2302      	movs	r3, #2
 8000e34:	e0e1      	b.n	8000ffa <I2C_Slave_ISR_IT+0x1e8>
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	f003 0320 	and.w	r3, r3, #32
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d008      	beq.n	8000e5a <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d003      	beq.n	8000e5a <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000e52:	6939      	ldr	r1, [r7, #16]
 8000e54:	68f8      	ldr	r0, [r7, #12]
 8000e56:	f000 fc7b 	bl	8001750 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	f003 0310 	and.w	r3, r3, #16
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d04b      	beq.n	8000efc <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d046      	beq.n	8000efc <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d128      	bne.n	8000eca <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b28      	cmp	r3, #40	; 0x28
 8000e82:	d108      	bne.n	8000e96 <I2C_Slave_ISR_IT+0x84>
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000e8a:	d104      	bne.n	8000e96 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e8c:	6939      	ldr	r1, [r7, #16]
 8000e8e:	68f8      	ldr	r0, [r7, #12]
 8000e90:	f000 fd64 	bl	800195c <I2C_ITListenCplt>
 8000e94:	e031      	b.n	8000efa <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b29      	cmp	r3, #41	; 0x29
 8000ea0:	d10e      	bne.n	8000ec0 <I2C_Slave_ISR_IT+0xae>
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000ea8:	d00a      	beq.n	8000ec0 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2210      	movs	r2, #16
 8000eb0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f000 fe9d 	bl	8001bf2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f000 fb24 	bl	8001506 <I2C_ITSlaveSeqCplt>
 8000ebe:	e01c      	b.n	8000efa <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2210      	movs	r2, #16
 8000ec6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000ec8:	e08f      	b.n	8000fea <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2210      	movs	r2, #16
 8000ed0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed6:	f043 0204 	orr.w	r2, r3, #4
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d003      	beq.n	8000eec <I2C_Slave_ISR_IT+0xda>
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eea:	d17e      	bne.n	8000fea <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	68f8      	ldr	r0, [r7, #12]
 8000ef4:	f000 fd86 	bl	8001a04 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000ef8:	e077      	b.n	8000fea <I2C_Slave_ISR_IT+0x1d8>
 8000efa:	e076      	b.n	8000fea <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d02f      	beq.n	8000f66 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d02a      	beq.n	8000f66 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d018      	beq.n	8000f4c <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	6812      	ldr	r2, [r2, #0]
 8000f22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2c:	1c5a      	adds	r2, r3, #1
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f36:	3b01      	subs	r3, #1
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	3b01      	subs	r3, #1
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d14b      	bne.n	8000fee <I2C_Slave_ISR_IT+0x1dc>
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f5c:	d047      	beq.n	8000fee <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f000 fad1 	bl	8001506 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000f64:	e043      	b.n	8000fee <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	f003 0308 	and.w	r3, r3, #8
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d009      	beq.n	8000f84 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d004      	beq.n	8000f84 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000f7a:	6939      	ldr	r1, [r7, #16]
 8000f7c:	68f8      	ldr	r0, [r7, #12]
 8000f7e:	f000 fa01 	bl	8001384 <I2C_ITAddrCplt>
 8000f82:	e035      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d030      	beq.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d02b      	beq.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d018      	beq.n	8000fd4 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000faa:	7812      	ldrb	r2, [r2, #0]
 8000fac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb2:	1c5a      	adds	r2, r3, #1
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	851a      	strh	r2, [r3, #40]	; 0x28
 8000fd2:	e00d      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fda:	d002      	beq.n	8000fe2 <I2C_Slave_ISR_IT+0x1d0>
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d106      	bne.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	f000 fa8f 	bl	8001506 <I2C_ITSlaveSeqCplt>
 8000fe8:	e002      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000fea:	bf00      	nop
 8000fec:	e000      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000fee:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b088      	sub	sp, #32
 8001006:	af02      	add	r7, sp, #8
 8001008:	60f8      	str	r0, [r7, #12]
 800100a:	60b9      	str	r1, [r7, #8]
 800100c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001014:	2b01      	cmp	r3, #1
 8001016:	d101      	bne.n	800101c <I2C_Master_ISR_DMA+0x1a>
 8001018:	2302      	movs	r3, #2
 800101a:	e0d9      	b.n	80011d0 <I2C_Master_ISR_DMA+0x1ce>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2201      	movs	r2, #1
 8001020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	f003 0310 	and.w	r3, r3, #16
 800102a:	2b00      	cmp	r3, #0
 800102c:	d016      	beq.n	800105c <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001034:	2b00      	cmp	r3, #0
 8001036:	d011      	beq.n	800105c <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2210      	movs	r2, #16
 800103e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001044:	f043 0204 	orr.w	r2, r3, #4
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800104c:	2120      	movs	r1, #32
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f000 fe42 	bl	8001cd8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f000 fdcc 	bl	8001bf2 <I2C_Flush_TXDR>
 800105a:	e0b4      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001062:	2b00      	cmp	r3, #0
 8001064:	d071      	beq.n	800114a <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800106c:	2b00      	cmp	r3, #0
 800106e:	d06c      	beq.n	800114a <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	6812      	ldr	r2, [r2, #0]
 8001078:	6812      	ldr	r2, [r2, #0]
 800107a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800107e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001084:	b29b      	uxth	r3, r3
 8001086:	2b00      	cmp	r3, #0
 8001088:	d04e      	beq.n	8001128 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	b29b      	uxth	r3, r3
 8001092:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001096:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800109c:	b29b      	uxth	r3, r3
 800109e:	2bff      	cmp	r3, #255	; 0xff
 80010a0:	d906      	bls.n	80010b0 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	22ff      	movs	r2, #255	; 0xff
 80010a6:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80010a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	e010      	b.n	80010d2 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010be:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010c2:	d003      	beq.n	80010cc <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	e002      	b.n	80010d2 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80010cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010d0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	8a79      	ldrh	r1, [r7, #18]
 80010da:	2300      	movs	r3, #0
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f000 fdc9 	bl	8001c78 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	2b22      	cmp	r3, #34	; 0x22
 8001102:	d108      	bne.n	8001116 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001112:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001114:	e057      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	6812      	ldr	r2, [r2, #0]
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001124:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001126:	e04e      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001132:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001136:	d003      	beq.n	8001140 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f000 f9a7 	bl	800148c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800113e:	e042      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001140:	2140      	movs	r1, #64	; 0x40
 8001142:	68f8      	ldr	r0, [r7, #12]
 8001144:	f000 fc5e 	bl	8001a04 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001148:	e03d      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001150:	2b00      	cmp	r3, #0
 8001152:	d028      	beq.n	80011a6 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800115a:	2b00      	cmp	r3, #0
 800115c:	d023      	beq.n	80011a6 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001162:	b29b      	uxth	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d119      	bne.n	800119c <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001172:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001176:	d025      	beq.n	80011c4 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800117c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001180:	d108      	bne.n	8001194 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	6852      	ldr	r2, [r2, #4]
 800118c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001190:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8001192:	e017      	b.n	80011c4 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8001194:	68f8      	ldr	r0, [r7, #12]
 8001196:	f000 f979 	bl	800148c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800119a:	e013      	b.n	80011c4 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800119c:	2140      	movs	r1, #64	; 0x40
 800119e:	68f8      	ldr	r0, [r7, #12]
 80011a0:	f000 fc30 	bl	8001a04 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80011a4:	e00e      	b.n	80011c4 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	f003 0320 	and.w	r3, r3, #32
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00a      	beq.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80011ba:	68b9      	ldr	r1, [r7, #8]
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	f000 f9ff 	bl	80015c0 <I2C_ITMasterCplt>
 80011c2:	e000      	b.n	80011c6 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80011c4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <I2C_Slave_ISR_DMA+0x24>
 80011f8:	2302      	movs	r3, #2
 80011fa:	e0bf      	b.n	800137c <I2C_Slave_ISR_DMA+0x1a4>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	f003 0320 	and.w	r3, r3, #32
 800120a:	2b00      	cmp	r3, #0
 800120c:	d008      	beq.n	8001220 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001214:	2b00      	cmp	r3, #0
 8001216:	d003      	beq.n	8001220 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8001218:	68b9      	ldr	r1, [r7, #8]
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f000 fa98 	bl	8001750 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	f003 0310 	and.w	r3, r3, #16
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8095 	beq.w	8001356 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 808f 	beq.w	8001356 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d104      	bne.n	800124c <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001248:	2b00      	cmp	r3, #0
 800124a:	d07d      	beq.n	8001348 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001250:	2b00      	cmp	r3, #0
 8001252:	d00c      	beq.n	800126e <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d007      	beq.n	800126e <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 800126a:	2301      	movs	r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00c      	beq.n	8001290 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d007      	beq.n	8001290 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 800128c:	2301      	movs	r3, #1
 800128e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d128      	bne.n	80012e8 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b28      	cmp	r3, #40	; 0x28
 80012a0:	d108      	bne.n	80012b4 <I2C_Slave_ISR_DMA+0xdc>
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012a8:	d104      	bne.n	80012b4 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80012aa:	68b9      	ldr	r1, [r7, #8]
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f000 fb55 	bl	800195c <I2C_ITListenCplt>
 80012b2:	e048      	b.n	8001346 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b29      	cmp	r3, #41	; 0x29
 80012be:	d10e      	bne.n	80012de <I2C_Slave_ISR_DMA+0x106>
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012c6:	d00a      	beq.n	80012de <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2210      	movs	r2, #16
 80012ce:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80012d0:	68f8      	ldr	r0, [r7, #12]
 80012d2:	f000 fc8e 	bl	8001bf2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f000 f915 	bl	8001506 <I2C_ITSlaveSeqCplt>
 80012dc:	e033      	b.n	8001346 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2210      	movs	r2, #16
 80012e4:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80012e6:	e034      	b.n	8001352 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2210      	movs	r2, #16
 80012ee:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f4:	f043 0204 	orr.w	r2, r3, #4
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001302:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <I2C_Slave_ISR_DMA+0x13a>
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001310:	d11f      	bne.n	8001352 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	2b21      	cmp	r3, #33	; 0x21
 8001316:	d002      	beq.n	800131e <I2C_Slave_ISR_DMA+0x146>
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	2b29      	cmp	r3, #41	; 0x29
 800131c:	d103      	bne.n	8001326 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2221      	movs	r2, #33	; 0x21
 8001322:	631a      	str	r2, [r3, #48]	; 0x30
 8001324:	e008      	b.n	8001338 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001326:	7dfb      	ldrb	r3, [r7, #23]
 8001328:	2b22      	cmp	r3, #34	; 0x22
 800132a:	d002      	beq.n	8001332 <I2C_Slave_ISR_DMA+0x15a>
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	2b2a      	cmp	r3, #42	; 0x2a
 8001330:	d102      	bne.n	8001338 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2222      	movs	r2, #34	; 0x22
 8001336:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133c:	4619      	mov	r1, r3
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 fb60 	bl	8001a04 <I2C_ITError>
      if (treatdmanack == 1U)
 8001344:	e005      	b.n	8001352 <I2C_Slave_ISR_DMA+0x17a>
 8001346:	e004      	b.n	8001352 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2210      	movs	r2, #16
 800134e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001350:	e00f      	b.n	8001372 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8001352:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001354:	e00d      	b.n	8001372 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	2b00      	cmp	r3, #0
 800135e:	d008      	beq.n	8001372 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800136a:	68b9      	ldr	r1, [r7, #8]
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f000 f809 	bl	8001384 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800137a:	2300      	movs	r3, #0
}
 800137c:	4618      	mov	r0, r3
 800137e:	3720      	adds	r7, #32
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800139a:	2b28      	cmp	r3, #40	; 0x28
 800139c:	d16a      	bne.n	8001474 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	0c1b      	lsrs	r3, r3, #16
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	0c1b      	lsrs	r3, r3, #16
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013bc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013ca:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013d8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d138      	bne.n	8001454 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80013e2:	897b      	ldrh	r3, [r7, #10]
 80013e4:	09db      	lsrs	r3, r3, #7
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	89bb      	ldrh	r3, [r7, #12]
 80013ea:	4053      	eors	r3, r2
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	f003 0306 	and.w	r3, r3, #6
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d11c      	bne.n	8001430 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80013f6:	897b      	ldrh	r3, [r7, #10]
 80013f8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001408:	2b02      	cmp	r3, #2
 800140a:	d13b      	bne.n	8001484 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2208      	movs	r2, #8
 8001418:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001422:	89ba      	ldrh	r2, [r7, #12]
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	4619      	mov	r1, r3
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff fb89 	bl	8000b40 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800142e:	e029      	b.n	8001484 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8001430:	893b      	ldrh	r3, [r7, #8]
 8001432:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001434:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 fcb7 	bl	8001dac <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001446:	89ba      	ldrh	r2, [r7, #12]
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	4619      	mov	r1, r3
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fb77 	bl	8000b40 <HAL_I2C_AddrCallback>
}
 8001452:	e017      	b.n	8001484 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001454:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fca7 	bl	8001dac <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001466:	89ba      	ldrh	r2, [r7, #12]
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	4619      	mov	r1, r3
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff fb67 	bl	8000b40 <HAL_I2C_AddrCallback>
}
 8001472:	e007      	b.n	8001484 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2208      	movs	r2, #8
 800147a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8001484:	bf00      	nop
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b21      	cmp	r3, #33	; 0x21
 80014a6:	d115      	bne.n	80014d4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2220      	movs	r2, #32
 80014ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2211      	movs	r2, #17
 80014b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80014bc:	2101      	movs	r1, #1
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 fc74 	bl	8001dac <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fb0f 	bl	8000af0 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80014d2:	e014      	b.n	80014fe <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2220      	movs	r2, #32
 80014d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2212      	movs	r2, #18
 80014e0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80014e8:	2102      	movs	r1, #2
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f000 fc5e 	bl	8001dac <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff fb03 	bl	8000b04 <HAL_I2C_MasterRxCpltCallback>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b084      	sub	sp, #16
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d008      	beq.n	800153a <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	e00c      	b.n	8001554 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d007      	beq.n	8001554 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001552:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b29      	cmp	r3, #41	; 0x29
 800155e:	d112      	bne.n	8001586 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2228      	movs	r2, #40	; 0x28
 8001564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2221      	movs	r2, #33	; 0x21
 800156c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800156e:	2101      	movs	r1, #1
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 fc1b 	bl	8001dac <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff faca 	bl	8000b18 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001584:	e017      	b.n	80015b6 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b2a      	cmp	r3, #42	; 0x2a
 8001590:	d111      	bne.n	80015b6 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2228      	movs	r2, #40	; 0x28
 8001596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2222      	movs	r2, #34	; 0x22
 800159e:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80015a0:	2102      	movs	r1, #2
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 fc02 	bl	8001dac <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fabb 	bl	8000b2c <HAL_I2C_SlaveRxCpltCallback>
}
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2220      	movs	r2, #32
 80015d4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b21      	cmp	r3, #33	; 0x21
 80015e0:	d107      	bne.n	80015f2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80015e2:	2101      	movs	r1, #1
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f000 fbe1 	bl	8001dac <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2211      	movs	r2, #17
 80015ee:	631a      	str	r2, [r3, #48]	; 0x30
 80015f0:	e00c      	b.n	800160c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b22      	cmp	r3, #34	; 0x22
 80015fc:	d106      	bne.n	800160c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80015fe:	2102      	movs	r1, #2
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 fbd3 	bl	8001dac <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2212      	movs	r2, #18
 800160a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6859      	ldr	r1, [r3, #4]
 8001616:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <I2C_ITMasterCplt+0x188>)
 8001618:	400b      	ands	r3, r1
 800161a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a49      	ldr	r2, [pc, #292]	; (800174c <I2C_ITMasterCplt+0x18c>)
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	2b00      	cmp	r3, #0
 8001630:	d009      	beq.n	8001646 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2210      	movs	r2, #16
 8001638:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163e:	f043 0204 	orr.w	r2, r3, #4
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b60      	cmp	r3, #96	; 0x60
 8001650:	d10a      	bne.n	8001668 <I2C_ITMasterCplt+0xa8>
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	b2db      	uxtb	r3, r3
 8001664:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8001666:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fac2 	bl	8001bf2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b60      	cmp	r3, #96	; 0x60
 800167e:	d002      	beq.n	8001686 <I2C_ITMasterCplt+0xc6>
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d006      	beq.n	8001694 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	4619      	mov	r1, r3
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f9b9 	bl	8001a04 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001692:	e054      	b.n	800173e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b21      	cmp	r3, #33	; 0x21
 800169e:	d124      	bne.n	80016ea <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2220      	movs	r2, #32
 80016a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b40      	cmp	r3, #64	; 0x40
 80016b8:	d10b      	bne.n	80016d2 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff fa50 	bl	8000b70 <HAL_I2C_MemTxCpltCallback>
}
 80016d0:	e035      	b.n	800173e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff fa04 	bl	8000af0 <HAL_I2C_MasterTxCpltCallback>
}
 80016e8:	e029      	b.n	800173e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b22      	cmp	r3, #34	; 0x22
 80016f4:	d123      	bne.n	800173e <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2220      	movs	r2, #32
 80016fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b40      	cmp	r3, #64	; 0x40
 800170e:	d10b      	bne.n	8001728 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fa2f 	bl	8000b84 <HAL_I2C_MemRxCpltCallback>
}
 8001726:	e00a      	b.n	800173e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff f9e3 	bl	8000b04 <HAL_I2C_MasterRxCpltCallback>
}
 800173e:	bf00      	nop
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	fe00e800 	.word	0xfe00e800
 800174c:	ffff0000 	.word	0xffff0000

08001750 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800176c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2220      	movs	r2, #32
 8001774:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	2b21      	cmp	r3, #33	; 0x21
 800177a:	d002      	beq.n	8001782 <I2C_ITSlaveCplt+0x32>
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	2b29      	cmp	r3, #41	; 0x29
 8001780:	d108      	bne.n	8001794 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001782:	f248 0101 	movw	r1, #32769	; 0x8001
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 fb10 	bl	8001dac <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2221      	movs	r2, #33	; 0x21
 8001790:	631a      	str	r2, [r3, #48]	; 0x30
 8001792:	e00d      	b.n	80017b0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	2b22      	cmp	r3, #34	; 0x22
 8001798:	d002      	beq.n	80017a0 <I2C_ITSlaveCplt+0x50>
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	2b2a      	cmp	r3, #42	; 0x2a
 800179e:	d107      	bne.n	80017b0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80017a0:	f248 0102 	movw	r1, #32770	; 0x8002
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 fb01 	bl	8001dac <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2222      	movs	r2, #34	; 0x22
 80017ae:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	6852      	ldr	r2, [r2, #4]
 80017ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017be:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6859      	ldr	r1, [r3, #4]
 80017ca:	4b62      	ldr	r3, [pc, #392]	; (8001954 <I2C_ITSlaveCplt+0x204>)
 80017cc:	400b      	ands	r3, r1
 80017ce:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f000 fa0e 	bl	8001bf2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d013      	beq.n	8001808 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6812      	ldr	r2, [r2, #0]
 80017e8:	6812      	ldr	r2, [r2, #0]
 80017ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d01f      	beq.n	8001838 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	b29a      	uxth	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001806:	e017      	b.n	8001838 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d012      	beq.n	8001838 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001820:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001826:	2b00      	cmp	r3, #0
 8001828:	d006      	beq.n	8001838 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	b29a      	uxth	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	d020      	beq.n	8001884 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f023 0304 	bic.w	r3, r3, #4
 8001848:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00c      	beq.n	8001884 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800186e:	3b01      	subs	r3, #1
 8001870:	b29a      	uxth	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800187a:	b29b      	uxth	r3, r3
 800187c:	3b01      	subs	r3, #1
 800187e:	b29a      	uxth	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001888:	b29b      	uxth	r3, r3
 800188a:	2b00      	cmp	r3, #0
 800188c:	d005      	beq.n	800189a <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	f043 0204 	orr.w	r2, r3, #4
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d010      	beq.n	80018d2 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b4:	4619      	mov	r1, r3
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f8a4 	bl	8001a04 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	2b28      	cmp	r3, #40	; 0x28
 80018c6:	d141      	bne.n	800194c <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80018c8:	6979      	ldr	r1, [r7, #20]
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f846 	bl	800195c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80018d0:	e03c      	b.n	800194c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018da:	d014      	beq.n	8001906 <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff fe12 	bl	8001506 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a1c      	ldr	r2, [pc, #112]	; (8001958 <I2C_ITSlaveCplt+0x208>)
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2220      	movs	r2, #32
 80018ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff f92c 	bl	8000b5c <HAL_I2C_ListenCpltCallback>
}
 8001904:	e022      	b.n	800194c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b22      	cmp	r3, #34	; 0x22
 8001910:	d10e      	bne.n	8001930 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2220      	movs	r2, #32
 8001916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff f8ff 	bl	8000b2c <HAL_I2C_SlaveRxCpltCallback>
}
 800192e:	e00d      	b.n	800194c <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2220      	movs	r2, #32
 8001934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff f8e6 	bl	8000b18 <HAL_I2C_SlaveTxCpltCallback>
}
 800194c:	bf00      	nop
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	fe00e800 	.word	0xfe00e800
 8001958:	ffff0000 	.word	0xffff0000

0800195c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a25      	ldr	r2, [pc, #148]	; (8001a00 <I2C_ITListenCplt+0xa4>)
 800196a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2220      	movs	r2, #32
 8001976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b00      	cmp	r3, #0
 8001990:	d022      	beq.n	80019d8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6812      	ldr	r2, [r2, #0]
 800199a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d012      	beq.n	80019d8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019b6:	3b01      	subs	r3, #1
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	3b01      	subs	r3, #1
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d0:	f043 0204 	orr.w	r2, r3, #4
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80019d8:	f248 0103 	movw	r1, #32771	; 0x8003
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f9e5 	bl	8001dac <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2210      	movs	r2, #16
 80019e8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff f8b2 	bl	8000b5c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	ffff0000 	.word	0xffff0000

08001a04 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a5d      	ldr	r2, [pc, #372]	; (8001b98 <I2C_ITError+0x194>)
 8001a22:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	431a      	orrs	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	2b28      	cmp	r3, #40	; 0x28
 8001a3a:	d005      	beq.n	8001a48 <I2C_ITError+0x44>
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	2b29      	cmp	r3, #41	; 0x29
 8001a40:	d002      	beq.n	8001a48 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	2b2a      	cmp	r3, #42	; 0x2a
 8001a46:	d10b      	bne.n	8001a60 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a48:	2103      	movs	r1, #3
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f000 f9ae 	bl	8001dac <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2228      	movs	r2, #40	; 0x28
 8001a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a50      	ldr	r2, [pc, #320]	; (8001b9c <I2C_ITError+0x198>)
 8001a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001a5e:	e011      	b.n	8001a84 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a60:	f248 0103 	movw	r1, #32771	; 0x8003
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f9a1 	bl	8001dac <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b60      	cmp	r3, #96	; 0x60
 8001a74:	d003      	beq.n	8001a7e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2220      	movs	r2, #32
 8001a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a88:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d039      	beq.n	8001b06 <I2C_ITError+0x102>
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	2b11      	cmp	r3, #17
 8001a96:	d002      	beq.n	8001a9e <I2C_ITError+0x9a>
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2b21      	cmp	r3, #33	; 0x21
 8001a9c:	d133      	bne.n	8001b06 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001aac:	d107      	bne.n	8001abe <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001abc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fcba 	bl	800043c <HAL_DMA_GetState>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d017      	beq.n	8001afe <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad2:	4a33      	ldr	r2, [pc, #204]	; (8001ba0 <I2C_ITError+0x19c>)
 8001ad4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fc4b 	bl	800037e <HAL_DMA_Abort_IT>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d04d      	beq.n	8001b8a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001af8:	4610      	mov	r0, r2
 8001afa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001afc:	e045      	b.n	8001b8a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 f850 	bl	8001ba4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b04:	e041      	b.n	8001b8a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d039      	beq.n	8001b82 <I2C_ITError+0x17e>
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	2b12      	cmp	r3, #18
 8001b12:	d002      	beq.n	8001b1a <I2C_ITError+0x116>
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	2b22      	cmp	r3, #34	; 0x22
 8001b18:	d133      	bne.n	8001b82 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b28:	d107      	bne.n	8001b3a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b38:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fc7c 	bl	800043c <HAL_DMA_GetState>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d017      	beq.n	8001b7a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b4e:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <I2C_ITError+0x19c>)
 8001b50:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fc0d 	bl	800037e <HAL_DMA_Abort_IT>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d011      	beq.n	8001b8e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b74:	4610      	mov	r0, r2
 8001b76:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b78:	e009      	b.n	8001b8e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 f812 	bl	8001ba4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b80:	e005      	b.n	8001b8e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 f80e 	bl	8001ba4 <I2C_TreatErrorCallback>
  }
}
 8001b88:	e002      	b.n	8001b90 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b8a:	bf00      	nop
 8001b8c:	e000      	b.n	8001b90 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b8e:	bf00      	nop
}
 8001b90:	bf00      	nop
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	ffff0000 	.word	0xffff0000
 8001b9c:	08000e13 	.word	0x08000e13
 8001ba0:	08001c3b 	.word	0x08001c3b

08001ba4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b60      	cmp	r3, #96	; 0x60
 8001bb6:	d10e      	bne.n	8001bd6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2220      	movs	r2, #32
 8001bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7fe ffec 	bl	8000bac <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001bd4:	e009      	b.n	8001bea <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7fe ffd7 	bl	8000b98 <HAL_I2C_ErrorCallback>
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d103      	bne.n	8001c10 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d007      	beq.n	8001c2e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	6992      	ldr	r2, [r2, #24]
 8001c28:	f042 0201 	orr.w	r2, r2, #1
 8001c2c:	619a      	str	r2, [r3, #24]
  }
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c46:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c54:	2200      	movs	r2, #0
 8001c56:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c64:	2200      	movs	r2, #0
 8001c66:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f7ff ff9b 	bl	8001ba4 <I2C_TreatErrorCallback>
}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	607b      	str	r3, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	817b      	strh	r3, [r7, #10]
 8001c86:	4613      	mov	r3, r2
 8001c88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c8a:	897b      	ldrh	r3, [r7, #10]
 8001c8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c90:	7a7b      	ldrb	r3, [r7, #9]
 8001c92:	041b      	lsls	r3, r3, #16
 8001c94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c98:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ca6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6859      	ldr	r1, [r3, #4]
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
 8001cb4:	0d5b      	lsrs	r3, r3, #21
 8001cb6:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <I2C_TransferConfig+0x5c>)
 8001cbc:	4303      	orrs	r3, r0
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	4019      	ands	r1, r3
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	430b      	orrs	r3, r1
 8001cc6:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001cc8:	bf00      	nop
 8001cca:	371c      	adds	r7, #28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	03ff63ff 	.word	0x03ff63ff

08001cd8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cec:	4a2d      	ldr	r2, [pc, #180]	; (8001da4 <I2C_Enable_IRQ+0xcc>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d004      	beq.n	8001cfc <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001cf6:	4a2c      	ldr	r2, [pc, #176]	; (8001da8 <I2C_Enable_IRQ+0xd0>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d11d      	bne.n	8001d38 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001cfc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	da03      	bge.n	8001d0c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d0a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d0c:	887b      	ldrh	r3, [r7, #2]
 8001d0e:	2b10      	cmp	r3, #16
 8001d10:	d103      	bne.n	8001d1a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d18:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d1a:	887b      	ldrh	r3, [r7, #2]
 8001d1c:	2b20      	cmp	r3, #32
 8001d1e:	d103      	bne.n	8001d28 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d26:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	2b40      	cmp	r3, #64	; 0x40
 8001d2c:	d12c      	bne.n	8001d88 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d34:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d36:	e027      	b.n	8001d88 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d38:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	da03      	bge.n	8001d48 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d46:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d48:	887b      	ldrh	r3, [r7, #2]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001d58:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d5a:	887b      	ldrh	r3, [r7, #2]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001d6a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	2b10      	cmp	r3, #16
 8001d70:	d103      	bne.n	8001d7a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d78:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d7a:	887b      	ldrh	r3, [r7, #2]
 8001d7c:	2b20      	cmp	r3, #32
 8001d7e:	d103      	bne.n	8001d88 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f043 0320 	orr.w	r3, r3, #32
 8001d86:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	6812      	ldr	r2, [r2, #0]
 8001d90:	6811      	ldr	r1, [r2, #0]
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	601a      	str	r2, [r3, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	3714      	adds	r7, #20
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	08001003 	.word	0x08001003
 8001da8:	080011d9 	.word	0x080011d9

08001dac <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001dbc:	887b      	ldrh	r3, [r7, #2]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00f      	beq.n	8001de6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001dcc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dda:	2b28      	cmp	r3, #40	; 0x28
 8001ddc:	d003      	beq.n	8001de6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001de4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001de6:	887b      	ldrh	r3, [r7, #2]
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00f      	beq.n	8001e10 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001df6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001e04:	2b28      	cmp	r3, #40	; 0x28
 8001e06:	d003      	beq.n	8001e10 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001e0e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	da03      	bge.n	8001e20 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001e1e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001e20:	887b      	ldrh	r3, [r7, #2]
 8001e22:	2b10      	cmp	r3, #16
 8001e24:	d103      	bne.n	8001e2e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e2c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	2b20      	cmp	r3, #32
 8001e32:	d103      	bne.n	8001e3c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f043 0320 	orr.w	r3, r3, #32
 8001e3a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001e3c:	887b      	ldrh	r3, [r7, #2]
 8001e3e:	2b40      	cmp	r3, #64	; 0x40
 8001e40:	d103      	bne.n	8001e4a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	6811      	ldr	r1, [r2, #0]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	43d2      	mvns	r2, r2
 8001e58:	400a      	ands	r2, r1
 8001e5a:	601a      	str	r2, [r3, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b20      	cmp	r3, #32
 8001e7c:	d138      	bne.n	8001ef0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d101      	bne.n	8001e8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e032      	b.n	8001ef2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2224      	movs	r2, #36	; 0x24
 8001e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6812      	ldr	r2, [r2, #0]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	f022 0201 	bic.w	r2, r2, #1
 8001eaa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001eba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6812      	ldr	r2, [r2, #0]
 8001ec4:	6811      	ldr	r1, [r2, #0]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	6812      	ldr	r2, [r2, #0]
 8001ed6:	f042 0201 	orr.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2220      	movs	r2, #32
 8001ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	e000      	b.n	8001ef2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001ef0:	2302      	movs	r3, #2
  }
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b085      	sub	sp, #20
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b20      	cmp	r3, #32
 8001f12:	d139      	bne.n	8001f88 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e033      	b.n	8001f8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2224      	movs	r2, #36	; 0x24
 8001f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	f022 0201 	bic.w	r2, r2, #1
 8001f40:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f50:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	021b      	lsls	r3, r3, #8
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	f042 0201 	orr.w	r2, r2, #1
 8001f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2220      	movs	r2, #32
 8001f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	e000      	b.n	8001f8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f88:	2302      	movs	r3, #2
  }
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f9c:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fa6:	6053      	str	r3, [r2, #4]
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40007000 	.word	0x40007000

08001fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d03d      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001fd8:	2b40      	cmp	r3, #64	; 0x40
 8001fda:	d00b      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8001fdc:	2b40      	cmp	r3, #64	; 0x40
 8001fde:	d804      	bhi.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00e      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8001fe4:	2b20      	cmp	r3, #32
 8001fe6:	d015      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001fe8:	e01d      	b.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8001fea:	2b60      	cmp	r3, #96	; 0x60
 8001fec:	d01e      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001fee:	2b80      	cmp	r3, #128	; 0x80
 8001ff0:	d01c      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001ff2:	e018      	b.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ff4:	4a86      	ldr	r2, [pc, #536]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ff6:	4b86      	ldr	r3, [pc, #536]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ffe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002000:	e015      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3304      	adds	r3, #4
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fafd 	bl	8002608 <RCCEx_PLLSAI1_Config>
 800200e:	4603      	mov	r3, r0
 8002010:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002012:	e00c      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3320      	adds	r3, #32
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fbe4 	bl	80027e8 <RCCEx_PLLSAI2_Config>
 8002020:	4603      	mov	r3, r0
 8002022:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002024:	e003      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	74fb      	strb	r3, [r7, #19]
      break;
 800202a:	e000      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 800202c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800202e:	7cfb      	ldrb	r3, [r7, #19]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002034:	4976      	ldr	r1, [pc, #472]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002036:	4b76      	ldr	r3, [pc, #472]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002038:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800203c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800204a:	e001      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d042      	beq.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002064:	d00f      	beq.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800206a:	d805      	bhi.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 800206c:	2b00      	cmp	r3, #0
 800206e:	d011      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002070:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002074:	d017      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8002076:	e01f      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002078:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800207c:	d01f      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x106>
 800207e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002082:	d01c      	beq.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002084:	e018      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002086:	4a62      	ldr	r2, [pc, #392]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002088:	4b61      	ldr	r3, [pc, #388]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002090:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002092:	e015      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3304      	adds	r3, #4
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fab4 	bl	8002608 <RCCEx_PLLSAI1_Config>
 80020a0:	4603      	mov	r3, r0
 80020a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020a4:	e00c      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3320      	adds	r3, #32
 80020aa:	2100      	movs	r1, #0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 fb9b 	bl	80027e8 <RCCEx_PLLSAI2_Config>
 80020b2:	4603      	mov	r3, r0
 80020b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020b6:	e003      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	74fb      	strb	r3, [r7, #19]
      break;
 80020bc:	e000      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 80020be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020c0:	7cfb      	ldrb	r3, [r7, #19]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10b      	bne.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80020c6:	4952      	ldr	r1, [pc, #328]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020c8:	4b51      	ldr	r3, [pc, #324]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80020ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d6:	4313      	orrs	r3, r2
 80020d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80020dc:	e001      	b.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020de:	7cfb      	ldrb	r3, [r7, #19]
 80020e0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 809f 	beq.w	800222e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020f0:	2300      	movs	r3, #0
 80020f2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020f4:	4b46      	ldr	r3, [pc, #280]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002104:	2300      	movs	r3, #0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00d      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800210a:	4a41      	ldr	r2, [pc, #260]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800210c:	4b40      	ldr	r3, [pc, #256]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800210e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002114:	6593      	str	r3, [r2, #88]	; 0x58
 8002116:	4b3e      	ldr	r3, [pc, #248]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002122:	2301      	movs	r3, #1
 8002124:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002126:	4a3b      	ldr	r2, [pc, #236]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002128:	4b3a      	ldr	r3, [pc, #232]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002130:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002132:	f7fe f86b 	bl	800020c <HAL_GetTick>
 8002136:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002138:	e009      	b.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213a:	f7fe f867 	bl	800020c <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d902      	bls.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	74fb      	strb	r3, [r7, #19]
        break;
 800214c:	e005      	b.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800214e:	4b31      	ldr	r3, [pc, #196]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0ef      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800215a:	7cfb      	ldrb	r3, [r7, #19]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d15b      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002160:	4b2b      	ldr	r3, [pc, #172]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800216a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d01f      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	429a      	cmp	r2, r3
 800217c:	d019      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002188:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800218a:	4a21      	ldr	r2, [pc, #132]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800218c:	4b20      	ldr	r3, [pc, #128]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800218e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002196:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800219a:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800219c:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021aa:	4a19      	ldr	r2, [pc, #100]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d016      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021bc:	f7fe f826 	bl	800020c <HAL_GetTick>
 80021c0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c2:	e00b      	b.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c4:	f7fe f822 	bl	800020c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d902      	bls.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	74fb      	strb	r3, [r7, #19]
            break;
 80021da:	e006      	b.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0ec      	beq.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80021ea:	7cfb      	ldrb	r3, [r7, #19]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10c      	bne.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021f0:	4907      	ldr	r1, [pc, #28]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021f2:	4b07      	ldr	r3, [pc, #28]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002202:	4313      	orrs	r3, r2
 8002204:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002208:	e008      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	74bb      	strb	r3, [r7, #18]
 800220e:	e005      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002218:	7cfb      	ldrb	r3, [r7, #19]
 800221a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800221c:	7c7b      	ldrb	r3, [r7, #17]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d105      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002222:	4aa0      	ldr	r2, [pc, #640]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002224:	4b9f      	ldr	r3, [pc, #636]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002228:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800222c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800223a:	499a      	ldr	r1, [pc, #616]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223c:	4b99      	ldr	r3, [pc, #612]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002242:	f023 0203 	bic.w	r2, r3, #3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224a:	4313      	orrs	r3, r2
 800224c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00a      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800225c:	4991      	ldr	r1, [pc, #580]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225e:	4b91      	ldr	r3, [pc, #580]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002264:	f023 020c 	bic.w	r2, r3, #12
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226c:	4313      	orrs	r3, r2
 800226e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800227e:	4989      	ldr	r1, [pc, #548]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	4b88      	ldr	r3, [pc, #544]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002286:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	4313      	orrs	r3, r2
 8002290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00a      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022a0:	4980      	ldr	r1, [pc, #512]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a2:	4b80      	ldr	r3, [pc, #512]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022b0:	4313      	orrs	r3, r2
 80022b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00a      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022c2:	4978      	ldr	r1, [pc, #480]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c4:	4b77      	ldr	r3, [pc, #476]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d2:	4313      	orrs	r3, r2
 80022d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00a      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022e4:	496f      	ldr	r1, [pc, #444]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e6:	4b6f      	ldr	r3, [pc, #444]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ec:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022f4:	4313      	orrs	r3, r2
 80022f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00a      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002306:	4967      	ldr	r1, [pc, #412]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002308:	4b66      	ldr	r3, [pc, #408]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002316:	4313      	orrs	r3, r2
 8002318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00a      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002328:	495e      	ldr	r1, [pc, #376]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	4b5e      	ldr	r3, [pc, #376]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002330:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00a      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800234a:	4956      	ldr	r1, [pc, #344]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234c:	4b55      	ldr	r3, [pc, #340]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002352:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800236c:	494d      	ldr	r1, [pc, #308]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236e:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002374:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800238e:	4945      	ldr	r1, [pc, #276]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002396:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800239e:	4313      	orrs	r3, r2
 80023a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00a      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023b0:	493c      	ldr	r1, [pc, #240]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b2:	4b3c      	ldr	r3, [pc, #240]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023b8:	f023 0203 	bic.w	r2, r3, #3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c0:	4313      	orrs	r3, r2
 80023c2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d028      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023d2:	4934      	ldr	r1, [pc, #208]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d4:	4b33      	ldr	r3, [pc, #204]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023f0:	d106      	bne.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023f2:	4a2c      	ldr	r2, [pc, #176]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f4:	4b2b      	ldr	r3, [pc, #172]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023fc:	60d3      	str	r3, [r2, #12]
 80023fe:	e011      	b.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002404:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002408:	d10c      	bne.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	3304      	adds	r3, #4
 800240e:	2101      	movs	r1, #1
 8002410:	4618      	mov	r0, r3
 8002412:	f000 f8f9 	bl	8002608 <RCCEx_PLLSAI1_Config>
 8002416:	4603      	mov	r3, r0
 8002418:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800241a:	7cfb      	ldrb	r3, [r7, #19]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8002420:	7cfb      	ldrb	r3, [r7, #19]
 8002422:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d04d      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002434:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002438:	d108      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x494>
 800243a:	4a1a      	ldr	r2, [pc, #104]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800243c:	4b19      	ldr	r3, [pc, #100]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800243e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002446:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800244a:	e012      	b.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800244c:	4a15      	ldr	r2, [pc, #84]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244e:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002450:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002454:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002458:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800245c:	4911      	ldr	r1, [pc, #68]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245e:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002464:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800246c:	4313      	orrs	r3, r2
 800246e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002476:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800247a:	d106      	bne.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800247c:	4a09      	ldr	r2, [pc, #36]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002486:	60d3      	str	r3, [r2, #12]
 8002488:	e020      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800248e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002492:	d109      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002494:	4a03      	ldr	r2, [pc, #12]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002496:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249e:	60d3      	str	r3, [r2, #12]
 80024a0:	e014      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	3304      	adds	r3, #4
 80024b6:	2101      	movs	r1, #1
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 f8a5 	bl	8002608 <RCCEx_PLLSAI1_Config>
 80024be:	4603      	mov	r3, r0
 80024c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024c2:	7cfb      	ldrb	r3, [r7, #19]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80024c8:	7cfb      	ldrb	r3, [r7, #19]
 80024ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d028      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024d8:	494a      	ldr	r1, [pc, #296]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024da:	4b4a      	ldr	r3, [pc, #296]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024e8:	4313      	orrs	r3, r2
 80024ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024f6:	d106      	bne.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024f8:	4a42      	ldr	r2, [pc, #264]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024fa:	4b42      	ldr	r3, [pc, #264]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002502:	60d3      	str	r3, [r2, #12]
 8002504:	e011      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800250a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800250e:	d10c      	bne.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3304      	adds	r3, #4
 8002514:	2101      	movs	r1, #1
 8002516:	4618      	mov	r0, r3
 8002518:	f000 f876 	bl	8002608 <RCCEx_PLLSAI1_Config>
 800251c:	4603      	mov	r3, r0
 800251e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d01e      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002536:	4933      	ldr	r1, [pc, #204]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002538:	4b32      	ldr	r3, [pc, #200]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002548:	4313      	orrs	r3, r2
 800254a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002554:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002558:	d10c      	bne.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3304      	adds	r3, #4
 800255e:	2102      	movs	r1, #2
 8002560:	4618      	mov	r0, r3
 8002562:	f000 f851 	bl	8002608 <RCCEx_PLLSAI1_Config>
 8002566:	4603      	mov	r3, r0
 8002568:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800256a:	7cfb      	ldrb	r3, [r7, #19]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00b      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002580:	4920      	ldr	r1, [pc, #128]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002582:	4b20      	ldr	r3, [pc, #128]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002584:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002588:	f023 0204 	bic.w	r2, r3, #4
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002592:	4313      	orrs	r3, r2
 8002594:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d00b      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80025a4:	4917      	ldr	r1, [pc, #92]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025a6:	4b17      	ldr	r3, [pc, #92]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025ac:	f023 0218 	bic.w	r2, r3, #24
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d017      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80025c8:	490e      	ldr	r1, [pc, #56]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025da:	4313      	orrs	r3, r2
 80025dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025ea:	d105      	bne.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025ec:	4a05      	ldr	r2, [pc, #20]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025ee:	4b05      	ldr	r3, [pc, #20]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80025f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002616:	4b70      	ldr	r3, [pc, #448]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00e      	beq.n	8002640 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002622:	4b6d      	ldr	r3, [pc, #436]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0203 	and.w	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d103      	bne.n	800263a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
       ||
 8002636:	2b00      	cmp	r3, #0
 8002638:	d13f      	bne.n	80026ba <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	73fb      	strb	r3, [r7, #15]
 800263e:	e03c      	b.n	80026ba <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b02      	cmp	r3, #2
 8002646:	d00c      	beq.n	8002662 <RCCEx_PLLSAI1_Config+0x5a>
 8002648:	2b03      	cmp	r3, #3
 800264a:	d013      	beq.n	8002674 <RCCEx_PLLSAI1_Config+0x6c>
 800264c:	2b01      	cmp	r3, #1
 800264e:	d120      	bne.n	8002692 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002650:	4b61      	ldr	r3, [pc, #388]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d11d      	bne.n	8002698 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002660:	e01a      	b.n	8002698 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002662:	4b5d      	ldr	r3, [pc, #372]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800266a:	2b00      	cmp	r3, #0
 800266c:	d116      	bne.n	800269c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002672:	e013      	b.n	800269c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002674:	4b58      	ldr	r3, [pc, #352]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10f      	bne.n	80026a0 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002680:	4b55      	ldr	r3, [pc, #340]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d109      	bne.n	80026a0 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002690:	e006      	b.n	80026a0 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	73fb      	strb	r3, [r7, #15]
      break;
 8002696:	e004      	b.n	80026a2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8002698:	bf00      	nop
 800269a:	e002      	b.n	80026a2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800269c:	bf00      	nop
 800269e:	e000      	b.n	80026a2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80026a0:	bf00      	nop
    }

    if(status == HAL_OK)
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d108      	bne.n	80026ba <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80026a8:	494b      	ldr	r1, [pc, #300]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80026aa:	4b4b      	ldr	r3, [pc, #300]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f023 0203 	bic.w	r2, r3, #3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f040 8086 	bne.w	80027ce <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026c2:	4a45      	ldr	r2, [pc, #276]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80026c4:	4b44      	ldr	r3, [pc, #272]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80026cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ce:	f7fd fd9d 	bl	800020c <HAL_GetTick>
 80026d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026d4:	e009      	b.n	80026ea <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026d6:	f7fd fd99 	bl	800020c <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d902      	bls.n	80026ea <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	73fb      	strb	r3, [r7, #15]
        break;
 80026e8:	e005      	b.n	80026f6 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026ea:	4b3b      	ldr	r3, [pc, #236]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1ef      	bne.n	80026d6 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d168      	bne.n	80027ce <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d113      	bne.n	800272a <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002702:	4835      	ldr	r0, [pc, #212]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002704:	4b34      	ldr	r3, [pc, #208]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	4b34      	ldr	r3, [pc, #208]	; (80027dc <RCCEx_PLLSAI1_Config+0x1d4>)
 800270a:	4013      	ands	r3, r2
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6892      	ldr	r2, [r2, #8]
 8002710:	0211      	lsls	r1, r2, #8
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68d2      	ldr	r2, [r2, #12]
 8002716:	06d2      	lsls	r2, r2, #27
 8002718:	4311      	orrs	r1, r2
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6852      	ldr	r2, [r2, #4]
 800271e:	3a01      	subs	r2, #1
 8002720:	0112      	lsls	r2, r2, #4
 8002722:	430a      	orrs	r2, r1
 8002724:	4313      	orrs	r3, r2
 8002726:	6103      	str	r3, [r0, #16]
 8002728:	e02d      	b.n	8002786 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d115      	bne.n	800275c <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002730:	4829      	ldr	r0, [pc, #164]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002732:	4b29      	ldr	r3, [pc, #164]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002734:	691a      	ldr	r2, [r3, #16]
 8002736:	4b2a      	ldr	r3, [pc, #168]	; (80027e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002738:	4013      	ands	r3, r2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6892      	ldr	r2, [r2, #8]
 800273e:	0211      	lsls	r1, r2, #8
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6912      	ldr	r2, [r2, #16]
 8002744:	0852      	lsrs	r2, r2, #1
 8002746:	3a01      	subs	r2, #1
 8002748:	0552      	lsls	r2, r2, #21
 800274a:	4311      	orrs	r1, r2
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6852      	ldr	r2, [r2, #4]
 8002750:	3a01      	subs	r2, #1
 8002752:	0112      	lsls	r2, r2, #4
 8002754:	430a      	orrs	r2, r1
 8002756:	4313      	orrs	r3, r2
 8002758:	6103      	str	r3, [r0, #16]
 800275a:	e014      	b.n	8002786 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800275c:	481e      	ldr	r0, [pc, #120]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800275e:	4b1e      	ldr	r3, [pc, #120]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002760:	691a      	ldr	r2, [r3, #16]
 8002762:	4b20      	ldr	r3, [pc, #128]	; (80027e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002764:	4013      	ands	r3, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6892      	ldr	r2, [r2, #8]
 800276a:	0211      	lsls	r1, r2, #8
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6952      	ldr	r2, [r2, #20]
 8002770:	0852      	lsrs	r2, r2, #1
 8002772:	3a01      	subs	r2, #1
 8002774:	0652      	lsls	r2, r2, #25
 8002776:	4311      	orrs	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6852      	ldr	r2, [r2, #4]
 800277c:	3a01      	subs	r2, #1
 800277e:	0112      	lsls	r2, r2, #4
 8002780:	430a      	orrs	r2, r1
 8002782:	4313      	orrs	r3, r2
 8002784:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002786:	4a14      	ldr	r2, [pc, #80]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8002788:	4b13      	ldr	r3, [pc, #76]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002790:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002792:	f7fd fd3b 	bl	800020c <HAL_GetTick>
 8002796:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002798:	e009      	b.n	80027ae <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800279a:	f7fd fd37 	bl	800020c <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d902      	bls.n	80027ae <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	73fb      	strb	r3, [r7, #15]
          break;
 80027ac:	e005      	b.n	80027ba <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0ef      	beq.n	800279a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d106      	bne.n	80027ce <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027c0:	4905      	ldr	r1, [pc, #20]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80027c4:	691a      	ldr	r2, [r3, #16]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40021000 	.word	0x40021000
 80027dc:	07ff800f 	.word	0x07ff800f
 80027e0:	ff9f800f 	.word	0xff9f800f
 80027e4:	f9ff800f 	.word	0xf9ff800f

080027e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027f6:	4b70      	ldr	r3, [pc, #448]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00e      	beq.n	8002820 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002802:	4b6d      	ldr	r3, [pc, #436]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f003 0203 	and.w	r2, r3, #3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d103      	bne.n	800281a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
       ||
 8002816:	2b00      	cmp	r3, #0
 8002818:	d13f      	bne.n	800289a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	73fb      	strb	r3, [r7, #15]
 800281e:	e03c      	b.n	800289a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d00c      	beq.n	8002842 <RCCEx_PLLSAI2_Config+0x5a>
 8002828:	2b03      	cmp	r3, #3
 800282a:	d013      	beq.n	8002854 <RCCEx_PLLSAI2_Config+0x6c>
 800282c:	2b01      	cmp	r3, #1
 800282e:	d120      	bne.n	8002872 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002830:	4b61      	ldr	r3, [pc, #388]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d11d      	bne.n	8002878 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002840:	e01a      	b.n	8002878 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002842:	4b5d      	ldr	r3, [pc, #372]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800284a:	2b00      	cmp	r3, #0
 800284c:	d116      	bne.n	800287c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002852:	e013      	b.n	800287c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002854:	4b58      	ldr	r3, [pc, #352]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10f      	bne.n	8002880 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002860:	4b55      	ldr	r3, [pc, #340]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002870:	e006      	b.n	8002880 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	73fb      	strb	r3, [r7, #15]
      break;
 8002876:	e004      	b.n	8002882 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8002878:	bf00      	nop
 800287a:	e002      	b.n	8002882 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800287c:	bf00      	nop
 800287e:	e000      	b.n	8002882 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8002880:	bf00      	nop
    }

    if(status == HAL_OK)
 8002882:	7bfb      	ldrb	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d108      	bne.n	800289a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8002888:	494b      	ldr	r1, [pc, #300]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800288a:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f023 0203 	bic.w	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4313      	orrs	r3, r2
 8002898:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	2b00      	cmp	r3, #0
 800289e:	f040 8086 	bne.w	80029ae <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80028a2:	4a45      	ldr	r2, [pc, #276]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80028a4:	4b44      	ldr	r3, [pc, #272]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028ae:	f7fd fcad 	bl	800020c <HAL_GetTick>
 80028b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028b4:	e009      	b.n	80028ca <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028b6:	f7fd fca9 	bl	800020c <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d902      	bls.n	80028ca <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	73fb      	strb	r3, [r7, #15]
        break;
 80028c8:	e005      	b.n	80028d6 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028ca:	4b3b      	ldr	r3, [pc, #236]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1ef      	bne.n	80028b6 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d168      	bne.n	80029ae <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d113      	bne.n	800290a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028e2:	4835      	ldr	r0, [pc, #212]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80028e4:	4b34      	ldr	r3, [pc, #208]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80028e6:	695a      	ldr	r2, [r3, #20]
 80028e8:	4b34      	ldr	r3, [pc, #208]	; (80029bc <RCCEx_PLLSAI2_Config+0x1d4>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6892      	ldr	r2, [r2, #8]
 80028f0:	0211      	lsls	r1, r2, #8
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	68d2      	ldr	r2, [r2, #12]
 80028f6:	06d2      	lsls	r2, r2, #27
 80028f8:	4311      	orrs	r1, r2
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6852      	ldr	r2, [r2, #4]
 80028fe:	3a01      	subs	r2, #1
 8002900:	0112      	lsls	r2, r2, #4
 8002902:	430a      	orrs	r2, r1
 8002904:	4313      	orrs	r3, r2
 8002906:	6143      	str	r3, [r0, #20]
 8002908:	e02d      	b.n	8002966 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d115      	bne.n	800293c <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002910:	4829      	ldr	r0, [pc, #164]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002912:	4b29      	ldr	r3, [pc, #164]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	4b2a      	ldr	r3, [pc, #168]	; (80029c0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002918:	4013      	ands	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6892      	ldr	r2, [r2, #8]
 800291e:	0211      	lsls	r1, r2, #8
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6912      	ldr	r2, [r2, #16]
 8002924:	0852      	lsrs	r2, r2, #1
 8002926:	3a01      	subs	r2, #1
 8002928:	0552      	lsls	r2, r2, #21
 800292a:	4311      	orrs	r1, r2
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6852      	ldr	r2, [r2, #4]
 8002930:	3a01      	subs	r2, #1
 8002932:	0112      	lsls	r2, r2, #4
 8002934:	430a      	orrs	r2, r1
 8002936:	4313      	orrs	r3, r2
 8002938:	6143      	str	r3, [r0, #20]
 800293a:	e014      	b.n	8002966 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800293c:	481e      	ldr	r0, [pc, #120]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800293e:	4b1e      	ldr	r3, [pc, #120]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002940:	695a      	ldr	r2, [r3, #20]
 8002942:	4b20      	ldr	r3, [pc, #128]	; (80029c4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8002944:	4013      	ands	r3, r2
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6892      	ldr	r2, [r2, #8]
 800294a:	0211      	lsls	r1, r2, #8
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6952      	ldr	r2, [r2, #20]
 8002950:	0852      	lsrs	r2, r2, #1
 8002952:	3a01      	subs	r2, #1
 8002954:	0652      	lsls	r2, r2, #25
 8002956:	4311      	orrs	r1, r2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6852      	ldr	r2, [r2, #4]
 800295c:	3a01      	subs	r2, #1
 800295e:	0112      	lsls	r2, r2, #4
 8002960:	430a      	orrs	r2, r1
 8002962:	4313      	orrs	r3, r2
 8002964:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002966:	4a14      	ldr	r2, [pc, #80]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002968:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002970:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002972:	f7fd fc4b 	bl	800020c <HAL_GetTick>
 8002976:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002978:	e009      	b.n	800298e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800297a:	f7fd fc47 	bl	800020c <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d902      	bls.n	800298e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	73fb      	strb	r3, [r7, #15]
          break;
 800298c:	e005      	b.n	800299a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800298e:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0ef      	beq.n	800297a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d106      	bne.n	80029ae <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80029a0:	4905      	ldr	r1, [pc, #20]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80029a2:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80029ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	07ff800f 	.word	0x07ff800f
 80029c0:	ff9f800f 	.word	0xff9f800f
 80029c4:	f9ff800f 	.word	0xf9ff800f

080029c8 <BT_MSG_init>:
}

// OJ
/* bZ[WM */
void BT_MSG_init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl[0];
 80029ce:	4b0b      	ldr	r3, [pc, #44]	; (80029fc <BT_MSG_init+0x34>)
 80029d0:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;

	msg = kz_kmalloc(sizeof(BT_MSG));
 80029d2:	2008      	movs	r0, #8
 80029d4:	f001 ffe2 	bl	800499c <kz_kmalloc>
 80029d8:	6038      	str	r0, [r7, #0]

	msg->msg_type = EVENT_INIT;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	2200      	movs	r2, #0
 80029e4:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7a1b      	ldrb	r3, [r3, #8]
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	2108      	movs	r1, #8
 80029ee:	4618      	mov	r0, r3
 80029f0:	f001 fff6 	bl	80049e0 <kz_send>

	return;
 80029f4:	bf00      	nop
}
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20000734 	.word	0x20000734

08002a00 <ctl_disp_start_up>:
static CTL_CTL ctl_ctl;

// 
// N\
static void ctl_disp_start_up(void* info) 
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	// LCDAvN\bZ[W
	LCD_APP_MSG_start_up();
 8002a08:	f000 faf8 	bl	8002ffc <LCD_APP_MSG_start_up>
}
 8002a0c:	bf00      	nop
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <ctl_disp_mode_select>:

// [hZNg\
static void ctl_disp_mode_select(void* info) 
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	CTL_CTL *this = &ctl_ctl;
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <ctl_disp_mode_select+0x3c>)
 8002a1e:	60fb      	str	r3, [r7, #12]
	
	// N[hZNgo[hZNg\bZ[W
	if (this->mode_select_timer > (MODE_SELECT_TIME/CTL_TASK_EVENT_PERIOD)) {
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	799b      	ldrb	r3, [r3, #6]
 8002a24:	2b0a      	cmp	r3, #10
 8002a26:	d908      	bls.n	8002a3a <ctl_disp_mode_select+0x26>
		// XV
		this->state = ST_RUN;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	715a      	strb	r2, [r3, #5]
		// 100msCxg
		del_cyclic_message(CTL_MSG_event);
 8002a2e:	4809      	ldr	r0, [pc, #36]	; (8002a54 <ctl_disp_mode_select+0x40>)
 8002a30:	f000 f972 	bl	8002d18 <del_cyclic_message>
		// bZ[WM
		LCD_APP_MSG_select_mode();
 8002a34:	f000 fafe 	bl	8003034 <LCD_APP_MSG_select_mode>
	} else {
		// JE^i
		this->mode_select_timer++;
	}
}
 8002a38:	e005      	b.n	8002a46 <ctl_disp_mode_select+0x32>
		this->mode_select_timer++;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	799b      	ldrb	r3, [r3, #6]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	719a      	strb	r2, [r3, #6]
}
 8002a46:	bf00      	nop
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000070 	.word	0x20000070
 8002a54:	08002dbd 	.word	0x08002dbd

08002a58 <ctl_btn_up>:

// {^R[obN
static void ctl_btn_up(BTN_STATUS sts)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
	// bZ[WM
	CTL_MSG_btn(BTN_UP, sts);
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4619      	mov	r1, r3
 8002a66:	2000      	movs	r0, #0
 8002a68:	f000 f9c4 	bl	8002df4 <CTL_MSG_btn>
}
 8002a6c:	bf00      	nop
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <ctl_btn_down>:

// {^R[obN
static void ctl_btn_down(BTN_STATUS sts)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]
	// bZ[WM
	CTL_MSG_btn(BTN_DOWN, sts);
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	4619      	mov	r1, r3
 8002a82:	2001      	movs	r0, #1
 8002a84:	f000 f9b6 	bl	8002df4 <CTL_MSG_btn>
}
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <ctl_btn_back>:

// {^R[obN
static void ctl_btn_back(BTN_STATUS sts)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
	// bZ[WM
	CTL_MSG_btn(BTN_BACK, sts);
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	2002      	movs	r0, #2
 8002aa0:	f000 f9a8 	bl	8002df4 <CTL_MSG_btn>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <ctl_btn_select>:

// {^R[obN
static void ctl_btn_select(BTN_STATUS sts)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	71fb      	strb	r3, [r7, #7]
	// bZ[WM
	CTL_MSG_btn(BTN_SELECT, sts);
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	2003      	movs	r0, #3
 8002abc:	f000 f99a 	bl	8002df4 <CTL_MSG_btn>
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <ctl_btn>:

// {^LCDAvbZ[W
static void ctl_btn(void* info)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	BTN_INFO btn_info;
	
	// {^Rs[
	memcpy(&btn_info, (BTN_INFO*)info, sizeof(BTN_INFO));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	81bb      	strh	r3, [r7, #12]
	
	// {^bZ[WM
	switch (btn_info.btn) {
 8002ad8:	7b3b      	ldrb	r3, [r7, #12]
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d82e      	bhi.n	8002b3c <ctl_btn+0x74>
 8002ade:	a201      	add	r2, pc, #4	; (adr r2, 8002ae4 <ctl_btn+0x1c>)
 8002ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae4:	08002af5 	.word	0x08002af5
 8002ae8:	08002b07 	.word	0x08002b07
 8002aec:	08002b19 	.word	0x08002b19
 8002af0:	08002b2b 	.word	0x08002b2b
	case BTN_UP:
		// Z
		if (btn_info.sts == BTN_SHORT_PUSHED) {
 8002af4:	7b7b      	ldrb	r3, [r7, #13]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d102      	bne.n	8002b00 <ctl_btn+0x38>
			LCD_APP_MSG_btn_up_short();
 8002afa:	f000 fad3 	bl	80030a4 <LCD_APP_MSG_btn_up_short>
		// 
		} else {
			LCD_APP_MSG_btn_up_long();
		}
		break;
 8002afe:	e01e      	b.n	8002b3e <ctl_btn+0x76>
			LCD_APP_MSG_btn_up_long();
 8002b00:	f000 fab4 	bl	800306c <LCD_APP_MSG_btn_up_long>
		break;
 8002b04:	e01b      	b.n	8002b3e <ctl_btn+0x76>
	case BTN_DOWN:
		// Z
		if (btn_info.sts == BTN_SHORT_PUSHED) {
 8002b06:	7b7b      	ldrb	r3, [r7, #13]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d102      	bne.n	8002b12 <ctl_btn+0x4a>
			LCD_APP_MSG_btn_down_short();
 8002b0c:	f000 fb02 	bl	8003114 <LCD_APP_MSG_btn_down_short>
		// 
		} else {
			LCD_APP_MSG_btn_down_long();
		}
		break;
 8002b10:	e015      	b.n	8002b3e <ctl_btn+0x76>
			LCD_APP_MSG_btn_down_long();
 8002b12:	f000 fae3 	bl	80030dc <LCD_APP_MSG_btn_down_long>
		break;
 8002b16:	e012      	b.n	8002b3e <ctl_btn+0x76>
	case BTN_BACK:
		// Z
		if (btn_info.sts == BTN_SHORT_PUSHED) {
 8002b18:	7b7b      	ldrb	r3, [r7, #13]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d102      	bne.n	8002b24 <ctl_btn+0x5c>
			LCD_APP_MSG_btn_back_short();
 8002b1e:	f000 fb31 	bl	8003184 <LCD_APP_MSG_btn_back_short>
		// 
		} else {
			LCD_APP_MSG_btn_back_long();
		}
		break;
 8002b22:	e00c      	b.n	8002b3e <ctl_btn+0x76>
			LCD_APP_MSG_btn_back_long();
 8002b24:	f000 fb12 	bl	800314c <LCD_APP_MSG_btn_back_long>
		break;
 8002b28:	e009      	b.n	8002b3e <ctl_btn+0x76>
	case BTN_SELECT:
		// Z
		if (btn_info.sts == BTN_SHORT_PUSHED) {
 8002b2a:	7b7b      	ldrb	r3, [r7, #13]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <ctl_btn+0x6e>
			LCD_APP_MSG_btn_select_short();
 8002b30:	f000 fb60 	bl	80031f4 <LCD_APP_MSG_btn_select_short>
		// 
		} else {
			LCD_APP_MSG_btn_select_long();
		}
		break;
 8002b34:	e003      	b.n	8002b3e <ctl_btn+0x76>
			LCD_APP_MSG_btn_select_long();
 8002b36:	f000 fb41 	bl	80031bc <LCD_APP_MSG_btn_select_long>
		break;
 8002b3a:	e000      	b.n	8002b3e <ctl_btn+0x76>
	default:
		break;
 8002b3c:	bf00      	nop
	}
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop

08002b48 <init_apl_tsk>:
 @brief S^XN
 @param [in] argc
 @param [in] *argv[]
 */
static void init_apl_tsk(void* info)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t ret;
	
	// ^XNR[
	for (i = 0; i < TASK_NUM; i++) {
 8002b50:	2300      	movs	r3, #0
 8002b52:	73fb      	strb	r3, [r7, #15]
 8002b54:	e007      	b.n	8002b66 <init_apl_tsk+0x1e>
		init_tsk_func[i]();
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	4a0f      	ldr	r2, [pc, #60]	; (8002b98 <init_apl_tsk+0x50>)
 8002b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5e:	4798      	blx	r3
	for (i = 0; i < TASK_NUM; i++) {
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
 8002b62:	3301      	adds	r3, #1
 8002b64:	73fb      	strb	r3, [r7, #15]
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d9f4      	bls.n	8002b56 <init_apl_tsk+0xe>
	}
	
	//{^R[obN
	BTN_dev_reg_callback_up(ctl_btn_up);
 8002b6c:	480b      	ldr	r0, [pc, #44]	; (8002b9c <init_apl_tsk+0x54>)
 8002b6e:	f000 fcc1 	bl	80034f4 <BTN_dev_reg_callback_up>
	BTN_dev_reg_callback_down(ctl_btn_down);
 8002b72:	480b      	ldr	r0, [pc, #44]	; (8002ba0 <init_apl_tsk+0x58>)
 8002b74:	f000 fcda 	bl	800352c <BTN_dev_reg_callback_down>
	BTN_dev_reg_callback_back(ctl_btn_back);
 8002b78:	480a      	ldr	r0, [pc, #40]	; (8002ba4 <init_apl_tsk+0x5c>)
 8002b7a:	f000 fcf3 	bl	8003564 <BTN_dev_reg_callback_back>
	BTN_dev_reg_callback_select(ctl_btn_select);
 8002b7e:	480a      	ldr	r0, [pc, #40]	; (8002ba8 <init_apl_tsk+0x60>)
 8002b80:	f000 fd0c 	bl	800359c <BTN_dev_reg_callback_select>
	
	// g^XN100ms
	ret = set_cyclic_message(CTL_MSG_event, CTL_TASK_EVENT_PERIOD);
 8002b84:	2164      	movs	r1, #100	; 0x64
 8002b86:	4809      	ldr	r0, [pc, #36]	; (8002bac <init_apl_tsk+0x64>)
 8002b88:	f000 f894 	bl	8002cb4 <set_cyclic_message>
 8002b8c:	60b8      	str	r0, [r7, #8]
	
	return;
 8002b8e:	bf00      	nop
}
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	08004cc8 	.word	0x08004cc8
 8002b9c:	08002a59 	.word	0x08002a59
 8002ba0:	08002a75 	.word	0x08002a75
 8002ba4:	08002a91 	.word	0x08002a91
 8002ba8:	08002aad 	.word	0x08002aad
 8002bac:	08002dbd 	.word	0x08002dbd

08002bb0 <ctl_main>:
 @brief VXe^XN
 @param [in] argc
 @param [in] *argv[]
 */
int ctl_main(int argc, char *argv[])
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b088      	sub	sp, #32
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
	CTL_CTL *this = &ctl_ctl;
 8002bba:	4b26      	ldr	r3, [pc, #152]	; (8002c54 <ctl_main+0xa4>)
 8002bbc:	61fb      	str	r3, [r7, #28]
	uint32_t size;
	CTL_MSG *msg;
	CTL_FUNC func;
	
	// ubN
	memset(this, 0, sizeof(CTL_CTL));
 8002bbe:	2208      	movs	r2, #8
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	69f8      	ldr	r0, [r7, #28]
 8002bc4:	f001 fffe 	bl	8004bc4 <memset>
	
	// ubN
	this->tsk_id = kz_getid();
 8002bc8:	f001 feca 	bl	8004960 <kz_getid>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	601a      	str	r2, [r3, #0]
	this->msg_id = MSGBOX_ID_CTL_MAIN;
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	2206      	movs	r2, #6
 8002bd6:	711a      	strb	r2, [r3, #4]
	this->state  = ST_UNINITIALIZED;
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	715a      	strb	r2, [r3, #5]
	
	while(1){
		// bZ[WM
		kz_recv(this->msg_id, &size, &msg);
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	791b      	ldrb	r3, [r3, #4]
 8002be2:	f107 020c 	add.w	r2, r7, #12
 8002be6:	f107 0110 	add.w	r1, r7, #16
 8002bea:	4618      	mov	r0, r3
 8002bec:	f001 ff10 	bl	8004a10 <kz_recv>
		
		// /
		func = fsm[this->state][msg->msg_type].func;
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	795b      	ldrb	r3, [r3, #5]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4917      	ldr	r1, [pc, #92]	; (8002c58 <ctl_main+0xa8>)
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4403      	add	r3, r0
 8002c02:	4413      	add	r3, r2
 8002c04:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8002c08:	61bb      	str	r3, [r7, #24]
		nxt_state = fsm[this->state][msg->msg_type].nxt_state;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	795b      	ldrb	r3, [r3, #5]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4910      	ldr	r1, [pc, #64]	; (8002c58 <ctl_main+0xa8>)
 8002c16:	4603      	mov	r3, r0
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4403      	add	r3, r0
 8002c1c:	4413      	add	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	440b      	add	r3, r1
 8002c22:	791b      	ldrb	r3, [r3, #4]
 8002c24:	75fb      	strb	r3, [r7, #23]
		
		// XV
		this->state = nxt_state;
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	7dfa      	ldrb	r2, [r7, #23]
 8002c2a:	715a      	strb	r2, [r3, #5]

		// bZ[W
	    kz_kmfree(msg);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f001 fec5 	bl	80049be <kz_kmfree>

		// s
		if (func != NULL) {
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <ctl_main+0x94>
			func(msg->msg_data);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	4610      	mov	r0, r2
 8002c42:	4798      	blx	r3
		}
		
		// J
		if (nxt_state != ST_UNDEIFNED) {
 8002c44:	7dfb      	ldrb	r3, [r7, #23]
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d0c9      	beq.n	8002bde <ctl_main+0x2e>
			this->state = nxt_state;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	7dfa      	ldrb	r2, [r7, #23]
 8002c4e:	715a      	strb	r2, [r3, #5]
		kz_recv(this->msg_id, &size, &msg);
 8002c50:	e7c5      	b.n	8002bde <ctl_main+0x2e>
 8002c52:	bf00      	nop
 8002c54:	20000070 	.word	0x20000070
 8002c58:	08004cd0 	.word	0x08004cd0

08002c5c <ctl_cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int ctl_cycmsg_main(int argc, char *argv[])
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8002c66:	200a      	movs	r0, #10
 8002c68:	f001 feea 	bl	8004a40 <kz_tsleep>

		node = cycmsg_que[0].head;
 8002c6c:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <ctl_cycmsg_main+0x54>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 8002c72:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <ctl_cycmsg_main+0x54>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8002c78:	e016      	b.n	8002ca8 <ctl_cycmsg_main+0x4c>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	2b0a      	cmp	r3, #10
 8002c80:	d807      	bhi.n	8002c92 <ctl_cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	60da      	str	r2, [r3, #12]
 8002c90:	e005      	b.n	8002c9e <ctl_cycmsg_main+0x42>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f1a3 020a 	sub.w	r2, r3, #10
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]
			node = node->next;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1e5      	bne.n	8002c7a <ctl_cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8002cae:	e7da      	b.n	8002c66 <ctl_cycmsg_main+0xa>
 8002cb0:	20000068 	.word	0x20000068

08002cb4 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <set_cyclic_message+0x16>
		return -1;
 8002cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc8:	e020      	b.n	8002d0c <set_cyclic_message+0x58>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8002cca:	2010      	movs	r0, #16
 8002ccc:	f001 fe66 	bl	800499c <kz_kmalloc>
 8002cd0:	60b8      	str	r0, [r7, #8]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
	
	// Xg
	node = cycmsg_que[0].head;
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <set_cyclic_message+0x60>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	60fb      	str	r3, [r7, #12]
	while (node != NULL) {
 8002cf0:	e003      	b.n	8002cfa <set_cyclic_message+0x46>
		node = cycmsg_que[0].head->next;
 8002cf2:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <set_cyclic_message+0x60>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60fb      	str	r3, [r7, #12]
	while (node != NULL) {
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1f8      	bne.n	8002cf2 <set_cyclic_message+0x3e>
	}
	
	// XgAm[h
	node = new_node;
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	60fb      	str	r3, [r7, #12]
	cycmsg_que[0].head = new_node;
 8002d04:	4a03      	ldr	r2, [pc, #12]	; (8002d14 <set_cyclic_message+0x60>)
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	6013      	str	r3, [r2, #0]
	
	return 0;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20000068 	.word	0x20000068

08002d18 <del_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t del_cyclic_message(CYC_MSG cyclic_message)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	LIST **prev_node;
	LIST **node;

	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d102      	bne.n	8002d2c <del_cyclic_message+0x14>
		return -1;
 8002d26:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2a:	e022      	b.n	8002d72 <del_cyclic_message+0x5a>
	}

	// 
	node = &(cycmsg_que[0].head);
 8002d2c:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <del_cyclic_message+0x68>)
 8002d2e:	60bb      	str	r3, [r7, #8]
	prev_node = &(cycmsg_que[0].head);
 8002d30:	4b13      	ldr	r3, [pc, #76]	; (8002d80 <del_cyclic_message+0x68>)
 8002d32:	60fb      	str	r3, [r7, #12]
	while (*node != NULL) {
 8002d34:	e00a      	b.n	8002d4c <del_cyclic_message+0x34>
		if ((*node)->cyc_msg == cyclic_message) {
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d009      	beq.n	8002d56 <del_cyclic_message+0x3e>
			break;
		}
		prev_node = node;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	60fb      	str	r3, [r7, #12]
		node = &(cycmsg_que[0].head->next);
 8002d46:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <del_cyclic_message+0x68>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60bb      	str	r3, [r7, #8]
	while (*node != NULL) {
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1f0      	bne.n	8002d36 <del_cyclic_message+0x1e>
 8002d54:	e000      	b.n	8002d58 <del_cyclic_message+0x40>
			break;
 8002d56:	bf00      	nop
	}

	if (*node == NULL) {
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d102      	bne.n	8002d66 <del_cyclic_message+0x4e>
		return -1;
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295
 8002d64:	e005      	b.n	8002d72 <del_cyclic_message+0x5a>
	}

	// Xg
	*prev_node = (*node)->next;
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	601a      	str	r2, [r3, #0]

	return 0;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3714      	adds	r7, #20
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20000068 	.word	0x20000068

08002d84 <CTL_MSG_init>:
 @brief VXe^XNbZ[WM
 @param [in] 
 @return     
*/
void CTL_MSG_init(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
	CTL_CTL *this = &ctl_ctl;
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <CTL_MSG_init+0x34>)
 8002d8c:	607b      	str	r3, [r7, #4]
	CTL_MSG *msg;
	
	msg = kz_kmalloc(sizeof(CTL_MSG));
 8002d8e:	2008      	movs	r0, #8
 8002d90:	f001 fe04 	bl	800499c <kz_kmalloc>
 8002d94:	6038      	str	r0, [r7, #0]
	
	msg->msg_type = MSG_INIT;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	605a      	str	r2, [r3, #4]
	
	kz_send(this->msg_id, sizeof(CTL_MSG), msg);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	791b      	ldrb	r3, [r3, #4]
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	2108      	movs	r1, #8
 8002daa:	4618      	mov	r0, r3
 8002dac:	f001 fe18 	bl	80049e0 <kz_send>
	
	return;
 8002db0:	bf00      	nop
}
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20000070 	.word	0x20000070

08002dbc <CTL_MSG_event>:
 @brief VXe^XNbZ[WM
 @param [in] 
 @return     
*/
void CTL_MSG_event(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
	CTL_CTL *this = &ctl_ctl;
 8002dc2:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <CTL_MSG_event+0x34>)
 8002dc4:	607b      	str	r3, [r7, #4]
	CTL_MSG *msg;

	msg = kz_kmalloc(sizeof(CTL_MSG));
 8002dc6:	2008      	movs	r0, #8
 8002dc8:	f001 fde8 	bl	800499c <kz_kmalloc>
 8002dcc:	6038      	str	r0, [r7, #0]
	
	msg->msg_type = MSG_EVENT;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	605a      	str	r2, [r3, #4]
	
	kz_send(this->msg_id, sizeof(CTL_MSG), msg);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	791b      	ldrb	r3, [r3, #4]
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	2108      	movs	r1, #8
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 fdfc 	bl	80049e0 <kz_send>
	
	return;
 8002de8:	bf00      	nop
}
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	20000070 	.word	0x20000070

08002df4 <CTL_MSG_btn>:
		
// {^bZ[WM
void CTL_MSG_btn(BTN_TYPE btn, BTN_STATUS sts)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	460a      	mov	r2, r1
 8002dfe:	71fb      	strb	r3, [r7, #7]
 8002e00:	4613      	mov	r3, r2
 8002e02:	71bb      	strb	r3, [r7, #6]
	CTL_CTL *this = &ctl_ctl;
 8002e04:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <CTL_MSG_btn+0x48>)
 8002e06:	617b      	str	r3, [r7, #20]
	CTL_MSG *msg;
	BTN_INFO btn_info;
	
	// {^
	btn_info.btn = btn;
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	733b      	strb	r3, [r7, #12]
	btn_info.sts = sts;
 8002e0c:	79bb      	ldrb	r3, [r7, #6]
 8002e0e:	737b      	strb	r3, [r7, #13]

	msg = kz_kmalloc(sizeof(CTL_MSG));
 8002e10:	2008      	movs	r0, #8
 8002e12:	f001 fdc3 	bl	800499c <kz_kmalloc>
 8002e16:	6138      	str	r0, [r7, #16]
	
	msg->msg_type = MSG_BTN;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	601a      	str	r2, [r3, #0]
	msg->msg_data = &btn_info;
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f107 020c 	add.w	r2, r7, #12
 8002e24:	605a      	str	r2, [r3, #4]
	
	kz_send(this->msg_id, sizeof(CTL_MSG), msg);
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	791b      	ldrb	r3, [r3, #4]
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	2108      	movs	r1, #8
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f001 fdd6 	bl	80049e0 <kz_send>
	
	return;
 8002e34:	bf00      	nop
}
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000070 	.word	0x20000070

08002e40 <lcd_app_init>:
};

// 
// 
static void lcd_app_init(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <lcd_app_init+0x1c>)
 8002e48:	607b      	str	r3, [r7, #4]
	
	// LCDfoCXhCo
	LCD_dev_init();
 8002e4a:	f000 fcf7 	bl	800383c <LCD_dev_init>
	
	// ""yu0
	this->select_ypos = 0;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	719a      	strb	r2, [r3, #6]
}
 8002e54:	bf00      	nop
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000784 	.word	0x20000784

08002e60 <lcd_app_start_up>:

// N\
static void lcd_app_start_up(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
	// N\
	LCD_dev_clear_disp();
 8002e64:	f000 fd84 	bl	8003970 <LCD_dev_clear_disp>
	LCD_dev_write(1, 0, "IJJNTCZCVXe");
 8002e68:	4a06      	ldr	r2, [pc, #24]	; (8002e84 <lcd_app_start_up+0x24>)
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f000 fd03 	bl	8003878 <LCD_dev_write>
	LCD_dev_write(2, 1, VESION);
 8002e72:	4a05      	ldr	r2, [pc, #20]	; (8002e88 <lcd_app_start_up+0x28>)
 8002e74:	2101      	movs	r1, #1
 8002e76:	2002      	movs	r0, #2
 8002e78:	f000 fcfe 	bl	8003878 <LCD_dev_write>
	LCD_dev_disp();
 8002e7c:	f000 fd94 	bl	80039a8 <LCD_dev_disp>
}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	08004c0c 	.word	0x08004c0c
 8002e88:	08004c28 	.word	0x08004c28

08002e8c <lcd_app_select_mode>:

// [hZNg\
static void lcd_app_select_mode(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8002e92:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <lcd_app_select_mode+0x3c>)
 8002e94:	607b      	str	r3, [r7, #4]
	
	// TCZC/_E[h
	LCD_dev_clear_disp();
 8002e96:	f000 fd6b 	bl	8003970 <LCD_dev_clear_disp>
	LCD_dev_write(1,0,"TCZC");
 8002e9a:	4a0c      	ldr	r2, [pc, #48]	; (8002ecc <lcd_app_select_mode+0x40>)
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	2001      	movs	r0, #1
 8002ea0:	f000 fcea 	bl	8003878 <LCD_dev_write>
	LCD_dev_write(1,1,"^JE[h");
 8002ea4:	4a0a      	ldr	r2, [pc, #40]	; (8002ed0 <lcd_app_select_mode+0x44>)
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	f000 fce5 	bl	8003878 <LCD_dev_write>
	LCD_dev_write(0,this->select_ypos,"");
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	799b      	ldrb	r3, [r3, #6]
 8002eb2:	4a08      	ldr	r2, [pc, #32]	; (8002ed4 <lcd_app_select_mode+0x48>)
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f000 fcde 	bl	8003878 <LCD_dev_write>
	LCD_dev_disp();
 8002ebc:	f000 fd74 	bl	80039a8 <LCD_dev_disp>
}
 8002ec0:	bf00      	nop
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	20000784 	.word	0x20000784
 8002ecc:	08004c44 	.word	0x08004c44
 8002ed0:	08004c50 	.word	0x08004c50
 8002ed4:	08004c60 	.word	0x08004c60

08002ed8 <lcd_app_move_cursor>:

// J[\
static void lcd_app_move_cursor(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8002ede:	4b0e      	ldr	r3, [pc, #56]	; (8002f18 <lcd_app_move_cursor+0x40>)
 8002ee0:	607b      	str	r3, [r7, #4]
	
	// J[\u]
	this->select_ypos = ~this->select_ypos & 0x01;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	799b      	ldrb	r3, [r3, #6]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	bf0c      	ite	eq
 8002eee:	2301      	moveq	r3, #1
 8002ef0:	2300      	movne	r3, #0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	719a      	strb	r2, [r3, #6]
	
	// J[\("") (*)xu0O
	LCD_dev_clear_disp();
 8002efa:	f000 fd39 	bl	8003970 <LCD_dev_clear_disp>
	LCD_dev_write(0,this->select_ypos,"");
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	799b      	ldrb	r3, [r3, #6]
 8002f02:	4a06      	ldr	r2, [pc, #24]	; (8002f1c <lcd_app_move_cursor+0x44>)
 8002f04:	4619      	mov	r1, r3
 8002f06:	2000      	movs	r0, #0
 8002f08:	f000 fcb6 	bl	8003878 <LCD_dev_write>
	LCD_dev_disp();
 8002f0c:	f000 fd4c 	bl	80039a8 <LCD_dev_disp>
}
 8002f10:	bf00      	nop
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	20000784 	.word	0x20000784
 8002f1c:	08004c60 	.word	0x08004c60

08002f20 <LCD_app_main>:

// C^XN
// Je[u]AsAXV
int LCD_app_main(int argc, char *argv[])
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8002f2a:	4b24      	ldr	r3, [pc, #144]	; (8002fbc <LCD_app_main+0x9c>)
 8002f2c:	61bb      	str	r3, [r7, #24]
	uint8_t cur_state = ST_UNINITIALIZED;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	77fb      	strb	r3, [r7, #31]
	uint8_t nxt_state = cur_state;
 8002f32:	7ffb      	ldrb	r3, [r7, #31]
 8002f34:	75fb      	strb	r3, [r7, #23]
	LCD_APP_MSG *msg;
	int32_t size;
	FUNC func;
	
	// ubN
	memset(this, 0, sizeof(LCD_APP_CTL));
 8002f36:	2208      	movs	r2, #8
 8002f38:	2100      	movs	r1, #0
 8002f3a:	69b8      	ldr	r0, [r7, #24]
 8002f3c:	f001 fe42 	bl	8004bc4 <memset>
	
	// ^XNIDubN
	this->tsk_id = kz_getid();
 8002f40:	f001 fd0e 	bl	8004960 <kz_getid>
 8002f44:	4602      	mov	r2, r0
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	601a      	str	r2, [r3, #0]
	// bZ[WIDubN
	this->msg_id = MSGBOX_ID_LCD_APP_MAIN;
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	711a      	strb	r2, [r3, #4]
	
	while(1){
		// bZ[WM
		kz_recv(this->msg_id, &size, &msg);
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	791b      	ldrb	r3, [r3, #4]
 8002f54:	f107 020c 	add.w	r2, r7, #12
 8002f58:	f107 0108 	add.w	r1, r7, #8
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f001 fd57 	bl	8004a10 <kz_recv>
		
		// /
		func = fsm[cur_state][msg->msg_type].func;
 8002f62:	7ffa      	ldrb	r2, [r7, #31]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6819      	ldr	r1, [r3, #0]
 8002f68:	4815      	ldr	r0, [pc, #84]	; (8002fc0 <LCD_app_main+0xa0>)
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	4413      	add	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	440b      	add	r3, r1
 8002f76:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8002f7a:	613b      	str	r3, [r7, #16]
		nxt_state = fsm[cur_state][msg->msg_type].nxt_state;
 8002f7c:	7ffa      	ldrb	r2, [r7, #31]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6819      	ldr	r1, [r3, #0]
 8002f82:	480f      	ldr	r0, [pc, #60]	; (8002fc0 <LCD_app_main+0xa0>)
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	440b      	add	r3, r1
 8002f90:	00db      	lsls	r3, r3, #3
 8002f92:	4403      	add	r3, r0
 8002f94:	791b      	ldrb	r3, [r3, #4]
 8002f96:	75fb      	strb	r3, [r7, #23]
		
		// bZ[W
		kz_kmfree(msg);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f001 fd0f 	bl	80049be <kz_kmfree>
		
		this->state = nxt_state;
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	7dfa      	ldrb	r2, [r7, #23]
 8002fa4:	715a      	strb	r2, [r3, #5]
		
		// s
		if (func != NULL) {
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <LCD_app_main+0x90>
			func();
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4798      	blx	r3
		}
		
		// J
		if (nxt_state != ST_UNDEIFNED) {
 8002fb0:	7dfb      	ldrb	r3, [r7, #23]
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d0cc      	beq.n	8002f50 <LCD_app_main+0x30>
			cur_state = nxt_state;
 8002fb6:	7dfb      	ldrb	r3, [r7, #23]
 8002fb8:	77fb      	strb	r3, [r7, #31]
		kz_recv(this->msg_id, &size, &msg);
 8002fba:	e7c9      	b.n	8002f50 <LCD_app_main+0x30>
 8002fbc:	20000784 	.word	0x20000784
 8002fc0:	08004d48 	.word	0x08004d48

08002fc4 <LCD_APP_MSG_init>:
}

// OJ
// vbZ[WM
void LCD_APP_MSG_init(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8002fca:	4b0b      	ldr	r3, [pc, #44]	; (8002ff8 <LCD_APP_MSG_init+0x34>)
 8002fcc:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 8002fce:	2008      	movs	r0, #8
 8002fd0:	f001 fce4 	bl	800499c <kz_kmalloc>
 8002fd4:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_INIT;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	791b      	ldrb	r3, [r3, #4]
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	2108      	movs	r1, #8
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 fcf8 	bl	80049e0 <kz_send>

	return;
 8002ff0:	bf00      	nop
}
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000784 	.word	0x20000784

08002ffc <LCD_APP_MSG_start_up>:

// N\bZ[WM
void LCD_APP_MSG_start_up(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8003002:	4b0b      	ldr	r3, [pc, #44]	; (8003030 <LCD_APP_MSG_start_up+0x34>)
 8003004:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 8003006:	2008      	movs	r0, #8
 8003008:	f001 fcc8 	bl	800499c <kz_kmalloc>
 800300c:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_START_UP;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2201      	movs	r2, #1
 8003012:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2200      	movs	r2, #0
 8003018:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	791b      	ldrb	r3, [r3, #4]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	2108      	movs	r1, #8
 8003022:	4618      	mov	r0, r3
 8003024:	f001 fcdc 	bl	80049e0 <kz_send>

	return;
 8003028:	bf00      	nop
}
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000784 	.word	0x20000784

08003034 <LCD_APP_MSG_select_mode>:

// [hZNg\bZ[WM
void LCD_APP_MSG_select_mode(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 800303a:	4b0b      	ldr	r3, [pc, #44]	; (8003068 <LCD_APP_MSG_select_mode+0x34>)
 800303c:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 800303e:	2008      	movs	r0, #8
 8003040:	f001 fcac 	bl	800499c <kz_kmalloc>
 8003044:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_SELECT_MODE;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2202      	movs	r2, #2
 800304a:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2200      	movs	r2, #0
 8003050:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	791b      	ldrb	r3, [r3, #4]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	2108      	movs	r1, #8
 800305a:	4618      	mov	r0, r3
 800305c:	f001 fcc0 	bl	80049e0 <kz_send>

	return;
 8003060:	bf00      	nop
}
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	20000784 	.word	0x20000784

0800306c <LCD_APP_MSG_btn_up_long>:

// {^bZ[WM
void LCD_APP_MSG_btn_up_long(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8003072:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <LCD_APP_MSG_btn_up_long+0x34>)
 8003074:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 8003076:	2008      	movs	r0, #8
 8003078:	f001 fc90 	bl	800499c <kz_kmalloc>
 800307c:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_UP_LONG;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2203      	movs	r2, #3
 8003082:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	2200      	movs	r2, #0
 8003088:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	791b      	ldrb	r3, [r3, #4]
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	2108      	movs	r1, #8
 8003092:	4618      	mov	r0, r3
 8003094:	f001 fca4 	bl	80049e0 <kz_send>

	return;
 8003098:	bf00      	nop
}
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000784 	.word	0x20000784

080030a4 <LCD_APP_MSG_btn_up_short>:

// {^ZbZ[WM
void LCD_APP_MSG_btn_up_short(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 80030aa:	4b0b      	ldr	r3, [pc, #44]	; (80030d8 <LCD_APP_MSG_btn_up_short+0x34>)
 80030ac:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 80030ae:	2008      	movs	r0, #8
 80030b0:	f001 fc74 	bl	800499c <kz_kmalloc>
 80030b4:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_UP_SHORT;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2204      	movs	r2, #4
 80030ba:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2200      	movs	r2, #0
 80030c0:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	791b      	ldrb	r3, [r3, #4]
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	2108      	movs	r1, #8
 80030ca:	4618      	mov	r0, r3
 80030cc:	f001 fc88 	bl	80049e0 <kz_send>

	return;
 80030d0:	bf00      	nop
}
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	20000784 	.word	0x20000784

080030dc <LCD_APP_MSG_btn_down_long>:

// {^bZ[WM
void LCD_APP_MSG_btn_down_long(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <LCD_APP_MSG_btn_down_long+0x34>)
 80030e4:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 80030e6:	2008      	movs	r0, #8
 80030e8:	f001 fc58 	bl	800499c <kz_kmalloc>
 80030ec:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_DOWN_LONG;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2205      	movs	r2, #5
 80030f2:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2200      	movs	r2, #0
 80030f8:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	791b      	ldrb	r3, [r3, #4]
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	2108      	movs	r1, #8
 8003102:	4618      	mov	r0, r3
 8003104:	f001 fc6c 	bl	80049e0 <kz_send>

	return;
 8003108:	bf00      	nop
}
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000784 	.word	0x20000784

08003114 <LCD_APP_MSG_btn_down_short>:

// {^ZbZ[WM
void LCD_APP_MSG_btn_down_short(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 800311a:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <LCD_APP_MSG_btn_down_short+0x34>)
 800311c:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 800311e:	2008      	movs	r0, #8
 8003120:	f001 fc3c 	bl	800499c <kz_kmalloc>
 8003124:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_DOWN_SHORT;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2206      	movs	r2, #6
 800312a:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	2200      	movs	r2, #0
 8003130:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	791b      	ldrb	r3, [r3, #4]
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	2108      	movs	r1, #8
 800313a:	4618      	mov	r0, r3
 800313c:	f001 fc50 	bl	80049e0 <kz_send>

	return;
 8003140:	bf00      	nop
}
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000784 	.word	0x20000784

0800314c <LCD_APP_MSG_btn_back_long>:

// {^bZ[WM
void LCD_APP_MSG_btn_back_long(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 8003152:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <LCD_APP_MSG_btn_back_long+0x34>)
 8003154:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 8003156:	2008      	movs	r0, #8
 8003158:	f001 fc20 	bl	800499c <kz_kmalloc>
 800315c:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_BACK_LONG;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2207      	movs	r2, #7
 8003162:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2200      	movs	r2, #0
 8003168:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	791b      	ldrb	r3, [r3, #4]
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	2108      	movs	r1, #8
 8003172:	4618      	mov	r0, r3
 8003174:	f001 fc34 	bl	80049e0 <kz_send>

	return;
 8003178:	bf00      	nop
}
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000784 	.word	0x20000784

08003184 <LCD_APP_MSG_btn_back_short>:

// {^ZbZ[WM
void LCD_APP_MSG_btn_back_short(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <LCD_APP_MSG_btn_back_short+0x34>)
 800318c:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 800318e:	2008      	movs	r0, #8
 8003190:	f001 fc04 	bl	800499c <kz_kmalloc>
 8003194:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_BACK_SHORT;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2208      	movs	r2, #8
 800319a:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2200      	movs	r2, #0
 80031a0:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	791b      	ldrb	r3, [r3, #4]
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	2108      	movs	r1, #8
 80031aa:	4618      	mov	r0, r3
 80031ac:	f001 fc18 	bl	80049e0 <kz_send>

	return;
 80031b0:	bf00      	nop
}
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	20000784 	.word	0x20000784

080031bc <LCD_APP_MSG_btn_select_long>:

// {^bZ[WM
void LCD_APP_MSG_btn_select_long(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 80031c2:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <LCD_APP_MSG_btn_select_long+0x34>)
 80031c4:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 80031c6:	2008      	movs	r0, #8
 80031c8:	f001 fbe8 	bl	800499c <kz_kmalloc>
 80031cc:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_SELECT_LONG;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2209      	movs	r2, #9
 80031d2:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	2200      	movs	r2, #0
 80031d8:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	791b      	ldrb	r3, [r3, #4]
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	2108      	movs	r1, #8
 80031e2:	4618      	mov	r0, r3
 80031e4:	f001 fbfc 	bl	80049e0 <kz_send>

	return;
 80031e8:	bf00      	nop
}
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20000784 	.word	0x20000784

080031f4 <LCD_APP_MSG_btn_select_short>:

// {^ZbZ[WM
void LCD_APP_MSG_btn_select_short(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
	LCD_APP_CTL *this = &lcd_ap_ctl;
 80031fa:	4b0b      	ldr	r3, [pc, #44]	; (8003228 <LCD_APP_MSG_btn_select_short+0x34>)
 80031fc:	607b      	str	r3, [r7, #4]
	LCD_APP_MSG *msg;

	msg = kz_kmalloc(sizeof(LCD_APP_MSG));
 80031fe:	2008      	movs	r0, #8
 8003200:	f001 fbcc 	bl	800499c <kz_kmalloc>
 8003204:	6038      	str	r0, [r7, #0]

	msg->msg_type = MSG_BTN_SELECT_SHORT;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	220a      	movs	r2, #10
 800320a:	601a      	str	r2, [r3, #0]
	msg->msg_data = NULL;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2200      	movs	r2, #0
 8003210:	605a      	str	r2, [r3, #4]

	kz_send(this->msg_id, sizeof(LCD_APP_MSG), msg);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	791b      	ldrb	r3, [r3, #4]
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	2108      	movs	r1, #8
 800321a:	4618      	mov	r0, r3
 800321c:	f001 fbe0 	bl	80049e0 <kz_send>

	return;
 8003220:	bf00      	nop
}
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20000784 	.word	0x20000784

0800322c <btn_dev_init>:
static BTN_CTL btn_ctl;

// 
// 
static void btn_dev_init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
	BTN_CTL *this = &btn_ctl;
 8003232:	4b32      	ldr	r3, [pc, #200]	; (80032fc <btn_dev_init+0xd0>)
 8003234:	61bb      	str	r3, [r7, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003236:	1d3b      	adds	r3, r7, #4
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	60da      	str	r2, [r3, #12]
 8003242:	611a      	str	r2, [r3, #16]
	uint32_t ret;
	uint8_t i;
	
	// 
	memset(this, 0, sizeof(this));
 8003244:	2204      	movs	r2, #4
 8003246:	2100      	movs	r1, #0
 8003248:	69b8      	ldr	r0, [r7, #24]
 800324a:	f001 fcbb 	bl	8004bc4 <memset>
	
	// RELEASED
	for (i = 0; i < BTN_MAX; i++) {
 800324e:	2300      	movs	r3, #0
 8003250:	77fb      	strb	r3, [r7, #31]
 8003252:	e00c      	b.n	800326e <btn_dev_init+0x42>
		this->info[i].status = RELEASED;
 8003254:	7ffa      	ldrb	r2, [r7, #31]
 8003256:	69b9      	ldr	r1, [r7, #24]
 8003258:	4613      	mov	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4413      	add	r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	440b      	add	r3, r1
 8003262:	3304      	adds	r3, #4
 8003264:	2201      	movs	r2, #1
 8003266:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BTN_MAX; i++) {
 8003268:	7ffb      	ldrb	r3, [r7, #31]
 800326a:	3301      	adds	r3, #1
 800326c:	77fb      	strb	r3, [r7, #31]
 800326e:	7ffb      	ldrb	r3, [r7, #31]
 8003270:	2b03      	cmp	r3, #3
 8003272:	d9ef      	bls.n	8003254 <btn_dev_init+0x28>
	}
	
	// ID
	this->tsk_id = kz_getid();
 8003274:	f001 fb74 	bl	8004960 <kz_getid>
 8003278:	4602      	mov	r2, r0
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	601a      	str	r2, [r3, #0]
	
	// 
	HAL_PWREx_EnableVddIO2();
 800327e:	f7fe fe8b 	bl	8001f98 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003282:	4a1f      	ldr	r2, [pc, #124]	; (8003300 <btn_dev_init+0xd4>)
 8003284:	4b1e      	ldr	r3, [pc, #120]	; (8003300 <btn_dev_init+0xd4>)
 8003286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003288:	f043 0310 	orr.w	r3, r3, #16
 800328c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800328e:	4b1c      	ldr	r3, [pc, #112]	; (8003300 <btn_dev_init+0xd4>)
 8003290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	683b      	ldr	r3, [r7, #0]
	
	// 
	/*Configure GPIO pins : PE2 PE3 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 800329a:	230f      	movs	r3, #15
 800329c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800329e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80032a2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032a4:	2301      	movs	r3, #1
 80032a6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80032a8:	1d3b      	adds	r3, r7, #4
 80032aa:	4619      	mov	r1, r3
 80032ac:	4815      	ldr	r0, [pc, #84]	; (8003304 <btn_dev_init+0xd8>)
 80032ae:	f7fd f8d3 	bl	8000458 <HAL_GPIO_Init>
	
	// 
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80032b2:	2200      	movs	r2, #0
 80032b4:	2100      	movs	r1, #0
 80032b6:	2006      	movs	r0, #6
 80032b8:	f7fd f837 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80032bc:	2006      	movs	r0, #6
 80032be:	f7fd f850 	bl	8000362 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80032c2:	2200      	movs	r2, #0
 80032c4:	2100      	movs	r1, #0
 80032c6:	2007      	movs	r0, #7
 80032c8:	f7fd f82f 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80032cc:	2007      	movs	r0, #7
 80032ce:	f7fd f848 	bl	8000362 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80032d2:	2200      	movs	r2, #0
 80032d4:	2100      	movs	r1, #0
 80032d6:	2008      	movs	r0, #8
 80032d8:	f7fd f827 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80032dc:	2008      	movs	r0, #8
 80032de:	f7fd f840 	bl	8000362 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80032e2:	2200      	movs	r2, #0
 80032e4:	2100      	movs	r1, #0
 80032e6:	2009      	movs	r0, #9
 80032e8:	f7fd f81f 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80032ec:	2009      	movs	r0, #9
 80032ee:	f7fd f838 	bl	8000362 <HAL_NVIC_EnableIRQ>
	
	return;
 80032f2:	bf00      	nop
}
 80032f4:	3720      	adds	r7, #32
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000078 	.word	0x20000078
 8003300:	40021000 	.word	0x40021000
 8003304:	48001000 	.word	0x48001000

08003308 <btn_dev_check>:

// 
static void btn_dev_check(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
	uint8_t i;
	BTN_CTL *this = &btn_ctl;
 800330e:	4b2c      	ldr	r3, [pc, #176]	; (80033c0 <btn_dev_check+0xb8>)
 8003310:	60bb      	str	r3, [r7, #8]
	BTN_STS *info;
	uint32_t pushed_time;
	
	// 
	for (i = 0; i < BTN_MAX; i++) {
 8003312:	2300      	movs	r3, #0
 8003314:	73fb      	strb	r3, [r7, #15]
 8003316:	e04c      	b.n	80033b2 <btn_dev_check+0xaa>
		// 
		info = &(this->info[i]);
 8003318:	7bfa      	ldrb	r2, [r7, #15]
 800331a:	4613      	mov	r3, r2
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	4413      	add	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	4413      	add	r3, r2
 8003326:	3304      	adds	r3, #4
 8003328:	607b      	str	r3, [r7, #4]
		// 
		if (info->status == PUSHED) {
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d11b      	bne.n	800336a <btn_dev_check+0x62>
			// 
			info->counter++;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	605a      	str	r2, [r3, #4]
			// [ms]
			pushed_time = info->counter * BTN_CHECK_PERIOD;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2264      	movs	r2, #100	; 0x64
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	603b      	str	r3, [r7, #0]
			// 
			if(pushed_time > BTN_LONG_PUSHED) {
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800334e:	4293      	cmp	r3, r2
 8003350:	d92c      	bls.n	80033ac <btn_dev_check+0xa4>
				// 
				info->status = LONG_PUSHED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2203      	movs	r2, #3
 8003356:	701a      	strb	r2, [r3, #0]
				// 
				if (info->cb) {
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d025      	beq.n	80033ac <btn_dev_check+0xa4>
					info->cb(BTN_LONG_PUSHED);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	20c4      	movs	r0, #196	; 0xc4
 8003366:	4798      	blx	r3
 8003368:	e020      	b.n	80033ac <btn_dev_check+0xa4>
				}
			} else {
				; // 
			}
		// 
		} else if (info->status == RELEASED) {
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d11c      	bne.n	80033ac <btn_dev_check+0xa4>
			// 
			if (info->counter > 0) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d018      	beq.n	80033ac <btn_dev_check+0xa4>
				// [ms]
				pushed_time = info->counter * BTN_CHECK_PERIOD;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2264      	movs	r2, #100	; 0x64
 8003380:	fb02 f303 	mul.w	r3, r2, r3
 8003384:	603b      	str	r3, [r7, #0]
				// 
				info->counter = 0;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	605a      	str	r2, [r3, #4]
				// 
				if (pushed_time < BTN_SHORT_PUSHED) {
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	f240 52db 	movw	r2, #1499	; 0x5db
 8003392:	4293      	cmp	r3, r2
 8003394:	d80a      	bhi.n	80033ac <btn_dev_check+0xa4>
					// 
					info->status = SHORT_PUSHED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2202      	movs	r2, #2
 800339a:	701a      	strb	r2, [r3, #0]
					// 
					if (info->cb) {
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <btn_dev_check+0xa4>
						info->cb(BTN_SHORT_PUSHED);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	20dc      	movs	r0, #220	; 0xdc
 80033aa:	4798      	blx	r3
	for (i = 0; i < BTN_MAX; i++) {
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	3301      	adds	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
 80033b2:	7bfb      	ldrb	r3, [r7, #15]
 80033b4:	2b03      	cmp	r3, #3
 80033b6:	d9af      	bls.n	8003318 <btn_dev_check+0x10>
		} else {
			;
		}
	}
	
	return;
 80033b8:	bf00      	nop
}
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20000078 	.word	0x20000078

080033c4 <btn_up_interrupt>:

// 
// 
void btn_up_interrupt(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
	BTN_CTL *this = &btn_ctl;
 80033ca:	4b0e      	ldr	r3, [pc, #56]	; (8003404 <btn_up_interrupt+0x40>)
 80033cc:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_UP]);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	3304      	adds	r3, #4
 80033d2:	60bb      	str	r3, [r7, #8]
	uint8_t sts;
	
	// 
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 80033d4:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <btn_up_interrupt+0x44>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	615a      	str	r2, [r3, #20]
	
	// 
	sts = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0);
 80033da:	2101      	movs	r1, #1
 80033dc:	480b      	ldr	r0, [pc, #44]	; (800340c <btn_up_interrupt+0x48>)
 80033de:	f7fd f9cd 	bl	800077c <HAL_GPIO_ReadPin>
 80033e2:	4603      	mov	r3, r0
 80033e4:	71fb      	strb	r3, [r7, #7]
	
	// 
	if (sts == PUSHED) {
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d103      	bne.n	80033f4 <btn_up_interrupt+0x30>
		// 
		info->status = PUSHED;
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
	// 
	} else {
		// 
		info->status = RELEASED;
	}
}
 80033f2:	e002      	b.n	80033fa <btn_up_interrupt+0x36>
		info->status = RELEASED;
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	2201      	movs	r2, #1
 80033f8:	701a      	strb	r2, [r3, #0]
}
 80033fa:	bf00      	nop
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000078 	.word	0x20000078
 8003408:	40010400 	.word	0x40010400
 800340c:	48001000 	.word	0x48001000

08003410 <btn_down_interrupt>:

// 
void btn_down_interrupt(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
	BTN_CTL *this = &btn_ctl;
 8003416:	4b0e      	ldr	r3, [pc, #56]	; (8003450 <btn_down_interrupt+0x40>)
 8003418:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_DOWN]);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	3310      	adds	r3, #16
 800341e:	60bb      	str	r3, [r7, #8]
	uint8_t sts;
	
	// 
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);
 8003420:	4b0c      	ldr	r3, [pc, #48]	; (8003454 <btn_down_interrupt+0x44>)
 8003422:	2202      	movs	r2, #2
 8003424:	615a      	str	r2, [r3, #20]
	
	// 
	sts = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_1);
 8003426:	2102      	movs	r1, #2
 8003428:	480b      	ldr	r0, [pc, #44]	; (8003458 <btn_down_interrupt+0x48>)
 800342a:	f7fd f9a7 	bl	800077c <HAL_GPIO_ReadPin>
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
	
	// 
	if (sts == PUSHED) {
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d103      	bne.n	8003440 <btn_down_interrupt+0x30>
		// 
		info->status = PUSHED;
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
	// 
	} else {
		// 
		info->status = RELEASED;
	}
}
 800343e:	e002      	b.n	8003446 <btn_down_interrupt+0x36>
		info->status = RELEASED;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2201      	movs	r2, #1
 8003444:	701a      	strb	r2, [r3, #0]
}
 8003446:	bf00      	nop
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	20000078 	.word	0x20000078
 8003454:	40010400 	.word	0x40010400
 8003458:	48001000 	.word	0x48001000

0800345c <btn_back_interrupt>:

// 
void btn_back_interrupt(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
	BTN_CTL *this = &btn_ctl;
 8003462:	4b0e      	ldr	r3, [pc, #56]	; (800349c <btn_back_interrupt+0x40>)
 8003464:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_BACK]);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	331c      	adds	r3, #28
 800346a:	60bb      	str	r3, [r7, #8]
	uint8_t sts;
	
	// 
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <btn_back_interrupt+0x44>)
 800346e:	2204      	movs	r2, #4
 8003470:	615a      	str	r2, [r3, #20]
	
	// 
	sts = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2);
 8003472:	2104      	movs	r1, #4
 8003474:	480b      	ldr	r0, [pc, #44]	; (80034a4 <btn_back_interrupt+0x48>)
 8003476:	f7fd f981 	bl	800077c <HAL_GPIO_ReadPin>
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]
	
	// 
	if (sts == PUSHED) {
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d103      	bne.n	800348c <btn_back_interrupt+0x30>
		// 
		info->status = PUSHED;
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2200      	movs	r2, #0
 8003488:	701a      	strb	r2, [r3, #0]
	// 
	} else {
		// 
		info->status = RELEASED;
	}
}
 800348a:	e002      	b.n	8003492 <btn_back_interrupt+0x36>
		info->status = RELEASED;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2201      	movs	r2, #1
 8003490:	701a      	strb	r2, [r3, #0]
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	20000078 	.word	0x20000078
 80034a0:	40010400 	.word	0x40010400
 80034a4:	48001000 	.word	0x48001000

080034a8 <btn_select_interrupt>:

// 
void btn_select_interrupt(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
	BTN_CTL *this = &btn_ctl;
 80034ae:	4b0e      	ldr	r3, [pc, #56]	; (80034e8 <btn_select_interrupt+0x40>)
 80034b0:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_SELECT]);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	3328      	adds	r3, #40	; 0x28
 80034b6:	60bb      	str	r3, [r7, #8]
	uint8_t sts;
	
	// 
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 80034b8:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <btn_select_interrupt+0x44>)
 80034ba:	2208      	movs	r2, #8
 80034bc:	615a      	str	r2, [r3, #20]
	
	// 
	sts = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 80034be:	2108      	movs	r1, #8
 80034c0:	480b      	ldr	r0, [pc, #44]	; (80034f0 <btn_select_interrupt+0x48>)
 80034c2:	f7fd f95b 	bl	800077c <HAL_GPIO_ReadPin>
 80034c6:	4603      	mov	r3, r0
 80034c8:	71fb      	strb	r3, [r7, #7]
	
	// 
	if (sts == PUSHED) {
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d103      	bne.n	80034d8 <btn_select_interrupt+0x30>
		// 
		info->status = PUSHED;
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2200      	movs	r2, #0
 80034d4:	701a      	strb	r2, [r3, #0]
	// 
	} else {
		// 
		info->status = RELEASED;
	}
}
 80034d6:	e002      	b.n	80034de <btn_select_interrupt+0x36>
		info->status = RELEASED;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2201      	movs	r2, #1
 80034dc:	701a      	strb	r2, [r3, #0]
}
 80034de:	bf00      	nop
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	20000078 	.word	0x20000078
 80034ec:	40010400 	.word	0x40010400
 80034f0:	48001000 	.word	0x48001000

080034f4 <BTN_dev_reg_callback_up>:

// 
int BTN_dev_reg_callback_up(BTN_CALLBACK cb)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
	BTN_CTL *this = &btn_ctl;
 80034fc:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <BTN_dev_reg_callback_up+0x34>)
 80034fe:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_UP]);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3304      	adds	r3, #4
 8003504:	60bb      	str	r3, [r7, #8]
	
	// NULL
	if (cb == NULL) {
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d102      	bne.n	8003512 <BTN_dev_reg_callback_up+0x1e>
		return -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e003      	b.n	800351a <BTN_dev_reg_callback_up+0x26>
	}
	
	// 
	info->cb = cb;
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	609a      	str	r2, [r3, #8]
	
	return 0;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	20000078 	.word	0x20000078

0800352c <BTN_dev_reg_callback_down>:

// 
int BTN_dev_reg_callback_down(BTN_CALLBACK cb)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
	BTN_CTL *this = &btn_ctl;
 8003534:	4b0a      	ldr	r3, [pc, #40]	; (8003560 <BTN_dev_reg_callback_down+0x34>)
 8003536:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_DOWN]);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	3310      	adds	r3, #16
 800353c:	60bb      	str	r3, [r7, #8]
	
	// NULL
	if (cb == NULL) {
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d102      	bne.n	800354a <BTN_dev_reg_callback_down+0x1e>
		return -1;
 8003544:	f04f 33ff 	mov.w	r3, #4294967295
 8003548:	e003      	b.n	8003552 <BTN_dev_reg_callback_down+0x26>
	}
	
	// 
	info->cb = cb;
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	609a      	str	r2, [r3, #8]
	
	return 0;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	20000078 	.word	0x20000078

08003564 <BTN_dev_reg_callback_back>:

// 
int BTN_dev_reg_callback_back(BTN_CALLBACK cb)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
	BTN_CTL *this = &btn_ctl;
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <BTN_dev_reg_callback_back+0x34>)
 800356e:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_BACK]);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	331c      	adds	r3, #28
 8003574:	60bb      	str	r3, [r7, #8]
	
	// NULL
	if (cb == NULL) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <BTN_dev_reg_callback_back+0x1e>
		return -1;
 800357c:	f04f 33ff 	mov.w	r3, #4294967295
 8003580:	e003      	b.n	800358a <BTN_dev_reg_callback_back+0x26>
	}
	
	// 
	info->cb = cb;
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	609a      	str	r2, [r3, #8]
	
	return 0;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3714      	adds	r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	20000078 	.word	0x20000078

0800359c <BTN_dev_reg_callback_select>:

// 
int BTN_dev_reg_callback_select(BTN_CALLBACK cb)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	BTN_CTL *this = &btn_ctl;
 80035a4:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <BTN_dev_reg_callback_select+0x34>)
 80035a6:	60fb      	str	r3, [r7, #12]
	BTN_STS *info = &(this->info[BTN_SELECT]);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	3328      	adds	r3, #40	; 0x28
 80035ac:	60bb      	str	r3, [r7, #8]
	
	// NULL
	if (cb == NULL) {
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d102      	bne.n	80035ba <BTN_dev_reg_callback_select+0x1e>
		return -1;
 80035b4:	f04f 33ff 	mov.w	r3, #4294967295
 80035b8:	e003      	b.n	80035c2 <BTN_dev_reg_callback_select+0x26>
	}
	
	// 
	info->cb = cb;
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	609a      	str	r2, [r3, #8]
	
	return 0;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20000078 	.word	0x20000078

080035d4 <BTN_dev_main>:

int BTN_dev_main(int argc, char *argv[])
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
	// 
	btn_dev_init();
 80035de:	f7ff fe25 	bl	800322c <btn_dev_init>
	
	while(1){
		// 200ms SLEEP
		kz_tsleep(BTN_CHECK_PERIOD);
 80035e2:	2064      	movs	r0, #100	; 0x64
 80035e4:	f001 fa2c 	bl	8004a40 <kz_tsleep>
		
		// 
		btn_dev_check();
 80035e8:	f7ff fe8e 	bl	8003308 <btn_dev_check>
		kz_tsleep(BTN_CHECK_PERIOD);
 80035ec:	e7f9      	b.n	80035e2 <BTN_dev_main+0xe>

080035ee <Error_Handler>:
static LCD_CTL lcd_ctl; // 

//
// I2C
static Error_Handler(void)
{
 80035ee:	b480      	push	{r7}
 80035f0:	af00      	add	r7, sp, #0
	while(1) {} ;
 80035f2:	e7fe      	b.n	80035f2 <Error_Handler+0x4>

080035f4 <lcd_dev_pin_init>:
}

// I2C
//   I2C CH1I2C CH1
static void lcd_dev_pin_init(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b0ae      	sub	sp, #184	; 0xb8
 80035f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	60da      	str	r2, [r3, #12]
 8003608:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800360a:	f107 0310 	add.w	r3, r7, #16
 800360e:	2294      	movs	r2, #148	; 0x94
 8003610:	2100      	movs	r1, #0
 8003612:	4618      	mov	r0, r3
 8003614:	f001 fad6 	bl	8004bc4 <memset>
	
	/** Initializes the peripherals clock
	*/
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003618:	2340      	movs	r3, #64	; 0x40
 800361a:	613b      	str	r3, [r7, #16]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800361c:	2300      	movs	r3, #0
 800361e:	667b      	str	r3, [r7, #100]	; 0x64
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003620:	f107 0310 	add.w	r3, r7, #16
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe fcc7 	bl	8001fb8 <HAL_RCCEx_PeriphCLKConfig>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <lcd_dev_pin_init+0x40>
	{
		Error_Handler();
 8003630:	f7ff ffdd 	bl	80035ee <Error_Handler>
	}
	__HAL_RCC_PWR_CLK_ENABLE();
 8003634:	4a1f      	ldr	r2, [pc, #124]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003636:	4b1f      	ldr	r3, [pc, #124]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800363e:	6593      	str	r3, [r2, #88]	; 0x58
 8003640:	4b1c      	ldr	r3, [pc, #112]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800364c:	4a19      	ldr	r2, [pc, #100]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 800364e:	4b19      	ldr	r3, [pc, #100]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003656:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003658:	4b16      	ldr	r3, [pc, #88]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 800365a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]
	HAL_PWREx_EnableVddIO2();
 8003664:	f7fe fc98 	bl	8001f98 <HAL_PWREx_EnableVddIO2>
	/**I2C1 GPIO Configuration
	PG13     ------> I2C1_SDA
	PG14     ------> I2C1_SCL
	*/
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003668:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800366c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003670:	2312      	movs	r3, #18
 8003672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367c:	2303      	movs	r3, #3
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003682:	2304      	movs	r3, #4
 8003684:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003688:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800368c:	4619      	mov	r1, r3
 800368e:	480a      	ldr	r0, [pc, #40]	; (80036b8 <lcd_dev_pin_init+0xc4>)
 8003690:	f7fc fee2 	bl	8000458 <HAL_GPIO_Init>
	/* Peripheral clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8003694:	4a07      	ldr	r2, [pc, #28]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003696:	4b07      	ldr	r3, [pc, #28]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 8003698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800369a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800369e:	6593      	str	r3, [r2, #88]	; 0x58
 80036a0:	4b04      	ldr	r3, [pc, #16]	; (80036b4 <lcd_dev_pin_init+0xc0>)
 80036a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036a8:	607b      	str	r3, [r7, #4]
 80036aa:	687b      	ldr	r3, [r7, #4]
	
	return;
 80036ac:	bf00      	nop
}
 80036ae:	37b8      	adds	r7, #184	; 0xb8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	48001800 	.word	0x48001800

080036bc <lcd_dev_set_config>:

// I2C
//   I2C CH1I2C CH1
static void lcd_dev_set_config(void) 
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
	LCD_CTL *this = &lcd_ctl;
 80036c2:	4b28      	ldr	r3, [pc, #160]	; (8003764 <lcd_dev_set_config+0xa8>)
 80036c4:	607b      	str	r3, [r7, #4]
	
	this->hi2c1.Instance = LCD_USE_I2C_CH;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a27      	ldr	r2, [pc, #156]	; (8003768 <lcd_dev_set_config+0xac>)
 80036ca:	605a      	str	r2, [r3, #4]
	this->hi2c1.Init.Timing = 0x00000004;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2204      	movs	r2, #4
 80036d0:	609a      	str	r2, [r3, #8]
	this->hi2c1.Init.OwnAddress1 = 0;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	60da      	str	r2, [r3, #12]
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	611a      	str	r2, [r3, #16]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	615a      	str	r2, [r3, #20]
	this->hi2c1.Init.OwnAddress2 = 0;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	619a      	str	r2, [r3, #24]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	61da      	str	r2, [r3, #28]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	621a      	str	r2, [r3, #32]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	625a      	str	r2, [r3, #36]	; 0x24
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3304      	adds	r3, #4
 8003700:	4618      	mov	r0, r3
 8003702:	f7fd f853 	bl	80007ac <HAL_I2C_Init>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <lcd_dev_set_config+0x54>
	{
		Error_Handler();
 800370c:	f7ff ff6f 	bl	80035ee <Error_Handler>
	}
	
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3304      	adds	r3, #4
 8003714:	2100      	movs	r1, #0
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe fba6 	bl	8001e68 <HAL_I2CEx_ConfigAnalogFilter>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <lcd_dev_set_config+0x6a>
	{
		Error_Handler();
 8003722:	f7ff ff64 	bl	80035ee <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	3304      	adds	r3, #4
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f7fe fbe6 	bl	8001efe <HAL_I2CEx_ConfigDigitalFilter>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <lcd_dev_set_config+0x80>
	{
		Error_Handler();
 8003738:	f7ff ff59 	bl	80035ee <Error_Handler>
	}
	
	// 
	HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800373c:	2200      	movs	r2, #0
 800373e:	2100      	movs	r1, #0
 8003740:	201f      	movs	r0, #31
 8003742:	f7fc fdf2 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003746:	201f      	movs	r0, #31
 8003748:	f7fc fe0b 	bl	8000362 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800374c:	2200      	movs	r2, #0
 800374e:	2100      	movs	r1, #0
 8003750:	2020      	movs	r0, #32
 8003752:	f7fc fdea 	bl	800032a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003756:	2020      	movs	r0, #32
 8003758:	f7fc fe03 	bl	8000362 <HAL_NVIC_EnableIRQ>
	
	return;
 800375c:	bf00      	nop
}
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	200000ac 	.word	0x200000ac
 8003768:	40005400 	.word	0x40005400

0800376c <lcd_send_data>:

// I2C
static void lcd_send_data(uint32_t type, uint8_t *send_data, uint8_t size) 
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	4613      	mov	r3, r2
 8003778:	71fb      	strb	r3, [r7, #7]
	LCD_CTL *this = &lcd_ctl;
 800377a:	4b1d      	ldr	r3, [pc, #116]	; (80037f0 <lcd_send_data+0x84>)
 800377c:	61bb      	str	r3, [r7, #24]
	uint8_t data[2];
	uint8_t i;
	
	// 
	switch(type) {
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <lcd_send_data+0x1e>
 8003784:	2b01      	cmp	r3, #1
 8003786:	d003      	beq.n	8003790 <lcd_send_data+0x24>
			break;
		case DATA_CGRAM_TYPE:
			data[0] = 0x40;
			break;
		default:
			break;
 8003788:	e005      	b.n	8003796 <lcd_send_data+0x2a>
			data[0] = 0x00;
 800378a:	2300      	movs	r3, #0
 800378c:	753b      	strb	r3, [r7, #20]
			break;
 800378e:	e002      	b.n	8003796 <lcd_send_data+0x2a>
			data[0] = 0x40;
 8003790:	2340      	movs	r3, #64	; 0x40
 8003792:	753b      	strb	r3, [r7, #20]
			break;
 8003794:	bf00      	nop
	}
	
	for (i = 0; i < size; i++) {
 8003796:	2300      	movs	r3, #0
 8003798:	77fb      	strb	r3, [r7, #31]
 800379a:	e020      	b.n	80037de <lcd_send_data+0x72>
		data[1] = send_data[i];
 800379c:	7ffb      	ldrb	r3, [r7, #31]
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	4413      	add	r3, r2
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	757b      	strb	r3, [r7, #21]
		// (sample)
		while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(LCD_SLAVE_ADDRESS << 1), data, 2)!= HAL_OK) {
 80037a6:	e009      	b.n	80037bc <lcd_send_data+0x50>
			/* Error_Handler() function is called when Timout error occurs.
			 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
			 Master restarts communication */
			if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	3304      	adds	r3, #4
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fd fa07 	bl	8000bc0 <HAL_I2C_GetError>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d001      	beq.n	80037bc <lcd_send_data+0x50>
				Error_Handler();
 80037b8:	f7ff ff19 	bl	80035ee <Error_Handler>
		while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(LCD_SLAVE_ADDRESS << 1), data, 2)!= HAL_OK) {
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	1d18      	adds	r0, r3, #4
 80037c0:	f107 0214 	add.w	r2, r7, #20
 80037c4:	2302      	movs	r3, #2
 80037c6:	217c      	movs	r1, #124	; 0x7c
 80037c8:	f7fd f888 	bl	80008dc <HAL_I2C_Master_Transmit_IT>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1ea      	bne.n	80037a8 <lcd_send_data+0x3c>
			}
		}
		// 5ms
		kz_tsleep(5);
 80037d2:	2005      	movs	r0, #5
 80037d4:	f001 f934 	bl	8004a40 <kz_tsleep>
	for (i = 0; i < size; i++) {
 80037d8:	7ffb      	ldrb	r3, [r7, #31]
 80037da:	3301      	adds	r3, #1
 80037dc:	77fb      	strb	r3, [r7, #31]
 80037de:	7ffa      	ldrb	r2, [r7, #31]
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d3da      	bcc.n	800379c <lcd_send_data+0x30>
	}

}
 80037e6:	bf00      	nop
 80037e8:	3720      	adds	r7, #32
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200000ac 	.word	0x200000ac

080037f4 <lcd_get_ptn>:

// sjisLCD
static uint8_t lcd_get_ptn(uint16_t sjis)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t ptn;
	
	// 
	for (i = 0; i < sizeof(char_ptn)/sizeof(char_ptn[0]); i++) {
 80037fe:	2300      	movs	r3, #0
 8003800:	81fb      	strh	r3, [r7, #14]
 8003802:	e00f      	b.n	8003824 <lcd_get_ptn+0x30>
		// 
		if (sjis == char_ptn[i].sjis) {
 8003804:	89fb      	ldrh	r3, [r7, #14]
 8003806:	4a0c      	ldr	r2, [pc, #48]	; (8003838 <lcd_get_ptn+0x44>)
 8003808:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800380c:	88fa      	ldrh	r2, [r7, #6]
 800380e:	429a      	cmp	r2, r3
 8003810:	d105      	bne.n	800381e <lcd_get_ptn+0x2a>
			return char_ptn[i].ptn;
 8003812:	89fb      	ldrh	r3, [r7, #14]
 8003814:	4a08      	ldr	r2, [pc, #32]	; (8003838 <lcd_get_ptn+0x44>)
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	789b      	ldrb	r3, [r3, #2]
 800381c:	e006      	b.n	800382c <lcd_get_ptn+0x38>
	for (i = 0; i < sizeof(char_ptn)/sizeof(char_ptn[0]); i++) {
 800381e:	89fb      	ldrh	r3, [r7, #14]
 8003820:	3301      	adds	r3, #1
 8003822:	81fb      	strh	r3, [r7, #14]
 8003824:	89fb      	ldrh	r3, [r7, #14]
 8003826:	2b78      	cmp	r3, #120	; 0x78
 8003828:	d9ec      	bls.n	8003804 <lcd_get_ptn+0x10>
		}
	}
	
	// 
	return 0xFF;
 800382a:	23ff      	movs	r3, #255	; 0xff
}
 800382c:	4618      	mov	r0, r3
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	08004f5c 	.word	0x08004f5c

0800383c <LCD_dev_init>:

// 
// LCD
void LCD_dev_init(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
	LCD_CTL *this = &lcd_ctl;
 8003842:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <LCD_dev_init+0x34>)
 8003844:	607b      	str	r3, [r7, #4]
	
	// 
	memset(&lcd_ctl, 0, sizeof(lcd_ctl));
 8003846:	2278      	movs	r2, #120	; 0x78
 8003848:	2100      	movs	r1, #0
 800384a:	4809      	ldr	r0, [pc, #36]	; (8003870 <LCD_dev_init+0x34>)
 800384c:	f001 f9ba 	bl	8004bc4 <memset>
	
	// 
	lcd_dev_pin_init();
 8003850:	f7ff fed0 	bl	80035f4 <lcd_dev_pin_init>
	
	// I2C
	lcd_dev_set_config();
 8003854:	f7ff ff32 	bl	80036bc <lcd_dev_set_config>
	
	// LCD
	lcd_send_data(CONTROL_TYPE, init_cmd, sizeof(init_cmd)/sizeof(init_cmd[0]));
 8003858:	220a      	movs	r2, #10
 800385a:	4906      	ldr	r1, [pc, #24]	; (8003874 <LCD_dev_init+0x38>)
 800385c:	2000      	movs	r0, #0
 800385e:	f7ff ff85 	bl	800376c <lcd_send_data>
	
	// 
	this->status = LCD_ST_INITIALIZED;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	701a      	strb	r2, [r3, #0]
	
	return;
 8003868:	bf00      	nop
}
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	200000ac 	.word	0x200000ac
 8003874:	08004f50 	.word	0x08004f50

08003878 <LCD_dev_write>:

// LCD
int8_t LCD_dev_write(uint8_t x, uint8_t y, uint16_t *str)
{
 8003878:	b590      	push	{r4, r7, lr}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	603a      	str	r2, [r7, #0]
 8003882:	71fb      	strb	r3, [r7, #7]
 8003884:	460b      	mov	r3, r1
 8003886:	71bb      	strb	r3, [r7, #6]
	LCD_CTL *this = &lcd_ctl;
 8003888:	4b38      	ldr	r3, [pc, #224]	; (800396c <LCD_dev_write+0xf4>)
 800388a:	613b      	str	r3, [r7, #16]
	uint16_t sjis;
	uint16_t ptn;
	uint8_t ofst = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	75fb      	strb	r3, [r7, #23]
	
	// strNULL
	if (str == NULL) {
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d102      	bne.n	800389c <LCD_dev_write+0x24>
		return -1;
 8003896:	f04f 33ff 	mov.w	r3, #4294967295
 800389a:	e062      	b.n	8003962 <LCD_dev_write+0xea>
	}
	
	// 
	if (this->status == LCD_ST_NOT_INTIALIZED) {
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d102      	bne.n	80038aa <LCD_dev_write+0x32>
		return -1;
 80038a4:	f04f 33ff 	mov.w	r3, #4294967295
 80038a8:	e05b      	b.n	8003962 <LCD_dev_write+0xea>
	}
	
	// LCD
	if ((x > LCD_DISPLAY_WIDTH) || (y > LCD_DISPLAY_HEIGHT)) {
 80038aa:	79fb      	ldrb	r3, [r7, #7]
 80038ac:	2b10      	cmp	r3, #16
 80038ae:	d802      	bhi.n	80038b6 <LCD_dev_write+0x3e>
 80038b0:	79bb      	ldrb	r3, [r7, #6]
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d902      	bls.n	80038bc <LCD_dev_write+0x44>
		return -1;
 80038b6:	f04f 33ff 	mov.w	r3, #4294967295
 80038ba:	e052      	b.n	8003962 <LCD_dev_write+0xea>
	}
	
	// 
	if((x + strlen(str)/2) > LCD_DISPLAY_WIDTH) {
 80038bc:	79fc      	ldrb	r4, [r7, #7]
 80038be:	6838      	ldr	r0, [r7, #0]
 80038c0:	f7fc fc9c 	bl	80001fc <strlen>
 80038c4:	4603      	mov	r3, r0
 80038c6:	0fda      	lsrs	r2, r3, #31
 80038c8:	4413      	add	r3, r2
 80038ca:	105b      	asrs	r3, r3, #1
 80038cc:	4423      	add	r3, r4
 80038ce:	2b10      	cmp	r3, #16
 80038d0:	d942      	bls.n	8003958 <LCD_dev_write+0xe0>
		return -1;
 80038d2:	f04f 33ff 	mov.w	r3, #4294967295
 80038d6:	e044      	b.n	8003962 <LCD_dev_write+0xea>
	}
	
	// LCDRAM
	while (*str != '\0') {
		sjis = *str;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	81fb      	strh	r3, [r7, #14]
		// byte
		sjis = (uint16_t)((sjis << 8) & 0xFF00) | (uint16_t)((sjis >> 8) & 0x00FF);
 80038de:	89fb      	ldrh	r3, [r7, #14]
 80038e0:	021b      	lsls	r3, r3, #8
 80038e2:	b21b      	sxth	r3, r3
 80038e4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038e8:	b21a      	sxth	r2, r3
 80038ea:	89fb      	ldrh	r3, [r7, #14]
 80038ec:	0a1b      	lsrs	r3, r3, #8
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	b21b      	sxth	r3, r3
 80038f2:	4313      	orrs	r3, r2
 80038f4:	b21b      	sxth	r3, r3
 80038f6:	81fb      	strh	r3, [r7, #14]
		
		// sjislcd
		ptn = lcd_get_ptn(sjis);
 80038f8:	89fb      	ldrh	r3, [r7, #14]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff ff7a 	bl	80037f4 <lcd_get_ptn>
 8003900:	4603      	mov	r3, r0
 8003902:	81bb      	strh	r3, [r7, #12]
		
		// 0xFF
		if (ptn == 0xFF) {
 8003904:	89bb      	ldrh	r3, [r7, #12]
 8003906:	2bff      	cmp	r3, #255	; 0xff
 8003908:	d104      	bne.n	8003914 <LCD_dev_write+0x9c>
			// 
			LCD_dev_clear_disp();
 800390a:	f000 f831 	bl	8003970 <LCD_dev_clear_disp>
			return -1;
 800390e:	f04f 33ff 	mov.w	r3, #4294967295
 8003912:	e026      	b.n	8003962 <LCD_dev_write+0xea>
		}
		
		// (0x20)()
		if (this->lcd_img[(y*LCD_DISPLAY_WIDTH+x)+ofst] != 0x20) {
 8003914:	79bb      	ldrb	r3, [r7, #6]
 8003916:	011a      	lsls	r2, r3, #4
 8003918:	79fb      	ldrb	r3, [r7, #7]
 800391a:	441a      	add	r2, r3
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	4413      	add	r3, r2
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4413      	add	r3, r2
 8003924:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003928:	2b20      	cmp	r3, #32
 800392a:	d002      	beq.n	8003932 <LCD_dev_write+0xba>
			// 
			return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e017      	b.n	8003962 <LCD_dev_write+0xea>
		} else {
			// LCDRAM
			this->lcd_img[(y*LCD_DISPLAY_WIDTH+x)+ofst] = ptn;
 8003932:	79bb      	ldrb	r3, [r7, #6]
 8003934:	011a      	lsls	r2, r3, #4
 8003936:	79fb      	ldrb	r3, [r7, #7]
 8003938:	441a      	add	r2, r3
 800393a:	7dfb      	ldrb	r3, [r7, #23]
 800393c:	4413      	add	r3, r2
 800393e:	89ba      	ldrh	r2, [r7, #12]
 8003940:	b2d1      	uxtb	r1, r2
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4413      	add	r3, r2
 8003946:	460a      	mov	r2, r1
 8003948:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		
		// 
		*str++;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	3302      	adds	r3, #2
 8003950:	603b      	str	r3, [r7, #0]
		// 
		ofst++;
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	3301      	adds	r3, #1
 8003956:	75fb      	strb	r3, [r7, #23]
	while (*str != '\0') {
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	881b      	ldrh	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1bb      	bne.n	80038d8 <LCD_dev_write+0x60>
	}
	
	return 0;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	371c      	adds	r7, #28
 8003966:	46bd      	mov	sp, r7
 8003968:	bd90      	pop	{r4, r7, pc}
 800396a:	bf00      	nop
 800396c:	200000ac 	.word	0x200000ac

08003970 <LCD_dev_clear_disp>:

// LCDRAM
int8_t LCD_dev_clear_disp(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
	LCD_CTL *this = &lcd_ctl;
 8003976:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <LCD_dev_clear_disp+0x34>)
 8003978:	607b      	str	r3, [r7, #4]
	uint8_t data = CLEAR_DISPLAY_COMMAND;
 800397a:	2301      	movs	r3, #1
 800397c:	70fb      	strb	r3, [r7, #3]
	
	// 
	if (this->status == LCD_ST_NOT_INTIALIZED) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d102      	bne.n	800398c <LCD_dev_clear_disp+0x1c>
		return -1;
 8003986:	f04f 33ff 	mov.w	r3, #4294967295
 800398a:	e007      	b.n	800399c <LCD_dev_clear_disp+0x2c>
	}
	
	// LCDRAM0x20 (0x20)
	memset(this->lcd_img, 0x20, LCD_DISPLAY_WIDTH*LCD_DISPLAY_HEIGHT);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3358      	adds	r3, #88	; 0x58
 8003990:	2220      	movs	r2, #32
 8003992:	2120      	movs	r1, #32
 8003994:	4618      	mov	r0, r3
 8003996:	f001 f915 	bl	8004bc4 <memset>
	
	return 0;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	200000ac 	.word	0x200000ac

080039a8 <LCD_dev_disp>:

// LCDRAM
int8_t LCD_dev_disp(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
	LCD_CTL *this = &lcd_ctl;
 80039ae:	4b16      	ldr	r3, [pc, #88]	; (8003a08 <LCD_dev_disp+0x60>)
 80039b0:	607b      	str	r3, [r7, #4]
	uint8_t i;
	uint8_t pos;
	
	// 
	if (this->status == LCD_ST_NOT_INTIALIZED) {
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <LCD_dev_disp+0x18>
		return -1;
 80039ba:	f04f 33ff 	mov.w	r3, #4294967295
 80039be:	e01f      	b.n	8003a00 <LCD_dev_disp+0x58>
	// x    1  2  3  4  5  6  7  8  9 10 11 12 13 13 14 15 16 17  40
	// y -------------------------------------------------------------
	// 1 | 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11  27
	// 2 | 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51  67
	// 1
	pos = SET_DDRAM_ADDRESS_COMMAND | 0;
 80039c0:	2380      	movs	r3, #128	; 0x80
 80039c2:	70fb      	strb	r3, [r7, #3]
	lcd_send_data(CONTROL_TYPE, &pos, 1);
 80039c4:	1cfb      	adds	r3, r7, #3
 80039c6:	2201      	movs	r2, #1
 80039c8:	4619      	mov	r1, r3
 80039ca:	2000      	movs	r0, #0
 80039cc:	f7ff fece 	bl	800376c <lcd_send_data>
	lcd_send_data(DATA_CGRAM_TYPE, this->lcd_img,  LCD_DISPLAY_WIDTH); 
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3358      	adds	r3, #88	; 0x58
 80039d4:	2210      	movs	r2, #16
 80039d6:	4619      	mov	r1, r3
 80039d8:	2001      	movs	r0, #1
 80039da:	f7ff fec7 	bl	800376c <lcd_send_data>
	// 2
	pos = SET_DDRAM_ADDRESS_COMMAND | 0x40;
 80039de:	23c0      	movs	r3, #192	; 0xc0
 80039e0:	70fb      	strb	r3, [r7, #3]
	lcd_send_data(CONTROL_TYPE, &pos, 1);
 80039e2:	1cfb      	adds	r3, r7, #3
 80039e4:	2201      	movs	r2, #1
 80039e6:	4619      	mov	r1, r3
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7ff febf 	bl	800376c <lcd_send_data>
	lcd_send_data(DATA_CGRAM_TYPE, this->lcd_img+16,  LCD_DISPLAY_WIDTH);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3358      	adds	r3, #88	; 0x58
 80039f2:	3310      	adds	r3, #16
 80039f4:	2210      	movs	r2, #16
 80039f6:	4619      	mov	r1, r3
 80039f8:	2001      	movs	r0, #1
 80039fa:	f7ff feb7 	bl	800376c <lcd_send_data>
	
	return 0;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	200000ac 	.word	0x200000ac

08003a0c <usart_common_handler>:
		USART2_IRQn,
	},
};

/*  */
void usart_common_handler(uint32_t ch){
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
	USART_CTL *this;

	this = get_myself(ch);
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	4613      	mov	r3, r2
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4413      	add	r3, r2
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	4a05      	ldr	r2, [pc, #20]	; (8003a34 <usart_common_handler+0x28>)
 8003a20:	4413      	add	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
	this->callback(ch);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	4798      	blx	r3
}
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000124 	.word	0x20000124

08003a38 <usart1_handler>:

/*  */
void usart1_handler(void){
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
	usart_common_handler(USART1);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7ff ffe5 	bl	8003a0c <usart_common_handler>
}
 8003a42:	bf00      	nop
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <usart2_handler>:

void usart2_handler(void){
 8003a46:	b580      	push	{r7, lr}
 8003a48:	af00      	add	r7, sp, #0
	usart_common_handler(USART2);
 8003a4a:	2001      	movs	r0, #1
 8003a4c:	f7ff ffde 	bl	8003a0c <usart_common_handler>
}
 8003a50:	bf00      	nop
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <usart3_handler>:

void usart3_handler(void){
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
	usart_common_handler(USART3);
 8003a58:	2002      	movs	r0, #2
 8003a5a:	f7ff ffd7 	bl	8003a0c <usart_common_handler>
}
 8003a5e:	bf00      	nop
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <start_threads>:
**===================
**===========================================================================
*/
/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af02      	add	r7, sp, #8
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
	//kz_run(BT_dev_main, "bt_dev",  8, 0x1000, 0, NULL);

	//kz_run(bluetoothdrv_main, "blue_tooth",  8, 0x200, 0, NULL);
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	
	kz_run(LCD_app_main, "LCD_app_main",  3, 0x1000, 0, NULL);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	2300      	movs	r3, #0
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	4915      	ldr	r1, [pc, #84]	; (8003ad4 <start_threads+0x70>)
 8003a7e:	4816      	ldr	r0, [pc, #88]	; (8003ad8 <start_threads+0x74>)
 8003a80:	f000 ff48 	bl	8004914 <kz_run>
	kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
 8003a84:	2300      	movs	r3, #0
 8003a86:	9301      	str	r3, [sp, #4]
 8003a88:	2300      	movs	r3, #0
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a90:	2203      	movs	r2, #3
 8003a92:	4912      	ldr	r1, [pc, #72]	; (8003adc <start_threads+0x78>)
 8003a94:	4812      	ldr	r0, [pc, #72]	; (8003ae0 <start_threads+0x7c>)
 8003a96:	f000 ff3d 	bl	8004914 <kz_run>
	
	kz_run(ctl_main, "ctl_main",  3, 0x1000, 0, NULL);
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	490e      	ldr	r1, [pc, #56]	; (8003ae4 <start_threads+0x80>)
 8003aaa:	480f      	ldr	r0, [pc, #60]	; (8003ae8 <start_threads+0x84>)
 8003aac:	f000 ff32 	bl	8004914 <kz_run>
	kz_run(ctl_cycmsg_main, "ctl_cycmsg",  3, 0x1000, 0, NULL);
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	9301      	str	r3, [sp, #4]
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003abc:	2203      	movs	r2, #3
 8003abe:	490b      	ldr	r1, [pc, #44]	; (8003aec <start_threads+0x88>)
 8003ac0:	480b      	ldr	r0, [pc, #44]	; (8003af0 <start_threads+0x8c>)
 8003ac2:	f000 ff27 	bl	8004914 <kz_run>

	/* DCAChXbhs */
	kz_chpri(15); 
 8003ac6:	200f      	movs	r0, #15
 8003ac8:	f000 ff57 	bl	800497a <kz_chpri>
	
	// VXe^XN
	CTL_MSG_init();
 8003acc:	f7ff f95a 	bl	8002d84 <CTL_MSG_init>
	
	//INTR_ENABLE; /* L */
 	while (1) {
 8003ad0:	e7fe      	b.n	8003ad0 <start_threads+0x6c>
 8003ad2:	bf00      	nop
 8003ad4:	08004c64 	.word	0x08004c64
 8003ad8:	08002f21 	.word	0x08002f21
 8003adc:	08004c74 	.word	0x08004c74
 8003ae0:	080035d5 	.word	0x080035d5
 8003ae4:	08004c84 	.word	0x08004c84
 8003ae8:	08002bb1 	.word	0x08002bb1
 8003aec:	08004c90 	.word	0x08004c90
 8003af0:	08002c5d 	.word	0x08002c5d

08003af4 <main>:
	
	return 0;
}

int main(void)
{	
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af02      	add	r7, sp, #8
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x100, 0, NULL);
 8003afa:	2300      	movs	r3, #0
 8003afc:	9301      	str	r3, [sp, #4]
 8003afe:	2300      	movs	r3, #0
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b06:	2200      	movs	r2, #0
 8003b08:	4903      	ldr	r1, [pc, #12]	; (8003b18 <main+0x24>)
 8003b0a:	4804      	ldr	r0, [pc, #16]	; (8003b1c <main+0x28>)
 8003b0c:	f000 fcf0 	bl	80044f0 <kz_start>
	
	/*  */
	
	return 0;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	08004c9c 	.word	0x08004c9c
 8003b1c:	08003a65 	.word	0x08003a65

08003b20 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8003b20:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8003b22:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8003b24:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8003b26:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8003b28:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8003b2a:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8003b2c:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8003b2e:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8003b30:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8003b32:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8003b36:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8003b3a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8003b3e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8003b42:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8003b46:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8003b48:	bd00      	pop	{pc}

08003b4a <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8003b4a:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8003b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003b50 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8003b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8003b54:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8003b58:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8003b5c:	f000 fca2 	bl	80044a4 <thread_intr>
  pop  {r4-r11,PC}
 8003b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003b64 <NVIC_SetPriority>:
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	6039      	str	r1, [r7, #0]
 8003b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	da0b      	bge.n	8003b90 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b78:	490d      	ldr	r1, [pc, #52]	; (8003bb0 <NVIC_SetPriority+0x4c>)
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	f003 030f 	and.w	r3, r3, #15
 8003b80:	3b04      	subs	r3, #4
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	0112      	lsls	r2, r2, #4
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	761a      	strb	r2, [r3, #24]
}
 8003b8e:	e009      	b.n	8003ba4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b90:	4908      	ldr	r1, [pc, #32]	; (8003bb4 <NVIC_SetPriority+0x50>)
 8003b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	0112      	lsls	r2, r2, #4
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	440b      	add	r3, r1
 8003ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	e000ed00 	.word	0xe000ed00
 8003bb4:	e000e100 	.word	0xe000e100

08003bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bc8:	d301      	bcc.n	8003bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e00f      	b.n	8003bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bce:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <SysTick_Config+0x40>)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << 0UL) - 1UL); /* set Priority for Systick Interrupt */
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bdc:	f7ff ffc2 	bl	8003b64 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003be0:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <SysTick_Config+0x40>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003be6:	4b04      	ldr	r3, [pc, #16]	; (8003bf8 <SysTick_Config+0x40>)
 8003be8:	2207      	movs	r2, #7
 8003bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	e000e010 	.word	0xe000e010

08003bfc <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  if (current == NULL) {
 8003c00:	4b1d      	ldr	r3, [pc, #116]	; (8003c78 <getcurrent+0x7c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d102      	bne.n	8003c0e <getcurrent+0x12>
    return -1;
 8003c08:	f04f 33ff 	mov.w	r3, #4294967295
 8003c0c:	e02e      	b.n	8003c6c <getcurrent+0x70>
  }
  if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	; (8003c78 <getcurrent+0x7c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <getcurrent+0x24>
    /*  */
    return 1;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e025      	b.n	8003c6c <getcurrent+0x70>
  }

  /* JgEXbhKCo */
  readyque[current->priority].head = current->next;
 8003c20:	4b15      	ldr	r3, [pc, #84]	; (8003c78 <getcurrent+0x7c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	4a14      	ldr	r2, [pc, #80]	; (8003c78 <getcurrent+0x7c>)
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	4913      	ldr	r1, [pc, #76]	; (8003c7c <getcurrent+0x80>)
 8003c2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
  if (readyque[current->priority].head == NULL) {
 8003c32:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <getcurrent+0x7c>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	4a10      	ldr	r2, [pc, #64]	; (8003c7c <getcurrent+0x80>)
 8003c3a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d107      	bne.n	8003c52 <getcurrent+0x56>
    readyque[current->priority].tail = NULL;
 8003c42:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <getcurrent+0x7c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	4a0c      	ldr	r2, [pc, #48]	; (8003c7c <getcurrent+0x80>)
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	4413      	add	r3, r2
 8003c4e:	2200      	movs	r2, #0
 8003c50:	605a      	str	r2, [r3, #4]
  }
  current->flags &= ~KZ_THREAD_FLAG_READY;
 8003c52:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <getcurrent+0x7c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a08      	ldr	r2, [pc, #32]	; (8003c78 <getcurrent+0x7c>)
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c5c:	f022 0201 	bic.w	r2, r2, #1
 8003c60:	625a      	str	r2, [r3, #36]	; 0x24
  current->next = NULL;
 8003c62:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <getcurrent+0x7c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]

  return 0;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	200001dc 	.word	0x200001dc
 8003c7c:	20000154 	.word	0x20000154

08003c80 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  if (current == NULL) {
 8003c84:	4b21      	ldr	r3, [pc, #132]	; (8003d0c <putcurrent+0x8c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <putcurrent+0x12>
    return -1;
 8003c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c90:	e036      	b.n	8003d00 <putcurrent+0x80>
  }
  if (current->flags & KZ_THREAD_FLAG_READY) {
 8003c92:	4b1e      	ldr	r3, [pc, #120]	; (8003d0c <putcurrent+0x8c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <putcurrent+0x24>
    /* L */
    return 1;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e02d      	b.n	8003d00 <putcurrent+0x80>
  }

  /* fB[EL[ */
  if (readyque[current->priority].tail) {
 8003ca4:	4b19      	ldr	r3, [pc, #100]	; (8003d0c <putcurrent+0x8c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <putcurrent+0x90>)
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4413      	add	r3, r2
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <putcurrent+0x4c>
    readyque[current->priority].tail->next = current;
 8003cb6:	4b15      	ldr	r3, [pc, #84]	; (8003d0c <putcurrent+0x8c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <putcurrent+0x90>)
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	4a11      	ldr	r2, [pc, #68]	; (8003d0c <putcurrent+0x8c>)
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	e007      	b.n	8003cdc <putcurrent+0x5c>
  } else {
    readyque[current->priority].head = current;
 8003ccc:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <putcurrent+0x8c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	4a0e      	ldr	r2, [pc, #56]	; (8003d0c <putcurrent+0x8c>)
 8003cd4:	6812      	ldr	r2, [r2, #0]
 8003cd6:	490e      	ldr	r1, [pc, #56]	; (8003d10 <putcurrent+0x90>)
 8003cd8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
  }
  readyque[current->priority].tail = current;
 8003cdc:	4b0b      	ldr	r3, [pc, #44]	; (8003d0c <putcurrent+0x8c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	; (8003d0c <putcurrent+0x8c>)
 8003ce4:	6812      	ldr	r2, [r2, #0]
 8003ce6:	490a      	ldr	r1, [pc, #40]	; (8003d10 <putcurrent+0x90>)
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	440b      	add	r3, r1
 8003cec:	605a      	str	r2, [r3, #4]
  current->flags |= KZ_THREAD_FLAG_READY;
 8003cee:	4b07      	ldr	r3, [pc, #28]	; (8003d0c <putcurrent+0x8c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a06      	ldr	r2, [pc, #24]	; (8003d0c <putcurrent+0x8c>)
 8003cf4:	6812      	ldr	r2, [r2, #0]
 8003cf6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cf8:	f042 0201 	orr.w	r2, r2, #1
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24

  return 0;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	200001dc 	.word	0x200001dc
 8003d10:	20000154 	.word	0x20000154

08003d14 <thread_end>:

static void thread_end(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  kz_exit();
 8003d18:	f000 fe1a 	bl	8004950 <kz_exit>
}
 8003d1c:	bf00      	nop
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]

	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d34:	4611      	mov	r1, r2
 8003d36:	4798      	blx	r3
	thread_end();
 8003d38:	f7ff ffec 	bl	8003d14 <thread_end>
}
 8003d3c:	bf00      	nop
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	603b      	str	r3, [r7, #0]
  uint32 *sp;
  extern char _task_stack_start; /* JEXNvg`X^bN */
  static char *thread_stack = &_task_stack_start;
  static int init_dispatch = 0;
  /* ^XNERg[EubN */
  for (i = 0; i < THREAD_NUM; i++) {
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	e00b      	b.n	8003d70 <thread_run+0x2c>
    thp = &threads[i];
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	019b      	lsls	r3, r3, #6
 8003d5c:	4a92      	ldr	r2, [pc, #584]	; (8003fa8 <thread_run+0x264>)
 8003d5e:	4413      	add	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
    if (!thp->init.func) /*  */
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d006      	beq.n	8003d78 <thread_run+0x34>
  for (i = 0; i < THREAD_NUM; i++) {
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	61fb      	str	r3, [r7, #28]
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b0e      	cmp	r3, #14
 8003d74:	ddf0      	ble.n	8003d58 <thread_run+0x14>
 8003d76:	e000      	b.n	8003d7a <thread_run+0x36>
      break;
 8003d78:	bf00      	nop
  }
  if (i == THREAD_NUM) /*  */
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	2b0f      	cmp	r3, #15
 8003d7e:	d102      	bne.n	8003d86 <thread_run+0x42>
    return -1;
 8003d80:	f04f 33ff 	mov.w	r3, #4294967295
 8003d84:	e10c      	b.n	8003fa0 <thread_run+0x25c>

  memset(thp, 0, sizeof(*thp));
 8003d86:	2240      	movs	r2, #64	; 0x40
 8003d88:	2100      	movs	r1, #0
 8003d8a:	69b8      	ldr	r0, [r7, #24]
 8003d8c:	f000 ff1a 	bl	8004bc4 <memset>

  /* ^XNERg[EubN(TCB) */
  strcpy(thp->name, name);
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	330c      	adds	r3, #12
 8003d94:	68b9      	ldr	r1, [r7, #8]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 ff1c 	bl	8004bd4 <strcpy>
  thp->next     = NULL;
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
  thp->priority = priority;
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	61da      	str	r2, [r3, #28]
  thp->flags    = 0;
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	2200      	movs	r2, #0
 8003dac:	625a      	str	r2, [r3, #36]	; 0x24

  thp->init.func = func;
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	629a      	str	r2, [r3, #40]	; 0x28
  thp->init.argc = argc;
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003db8:	62da      	str	r2, [r3, #44]	; 0x2c
  thp->init.argv = argv;
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30

  /* X^bNl */
  memset(thread_stack, 0, stacksize);
 8003dc0:	4b7a      	ldr	r3, [pc, #488]	; (8003fac <thread_run+0x268>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fefb 	bl	8004bc4 <memset>
  thread_stack += stacksize;
 8003dce:	4b77      	ldr	r3, [pc, #476]	; (8003fac <thread_run+0x268>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	4a75      	ldr	r2, [pc, #468]	; (8003fac <thread_run+0x268>)
 8003dd8:	6013      	str	r3, [r2, #0]

  thp->stack = thread_stack; /* X^bN */
 8003dda:	4b74      	ldr	r3, [pc, #464]	; (8003fac <thread_run+0x268>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	621a      	str	r2, [r3, #32]

  /* X^bN */
  sp = (uint32 *)thp->stack;
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	617b      	str	r3, [r7, #20]

  /*
   * vOEJE^D
   * XbhDx[C~XbhD
   */
	if(init_dispatch==0){
 8003de8:	4b71      	ldr	r3, [pc, #452]	; (8003fb0 <thread_run+0x26c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d15d      	bne.n	8003eac <thread_run+0x168>
		*(--sp) = (uint32_t)thread_end;
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	3b04      	subs	r3, #4
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	4a6f      	ldr	r2, [pc, #444]	; (8003fb4 <thread_run+0x270>)
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	3b04      	subs	r3, #4
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	4a6d      	ldr	r2, [pc, #436]	; (8003fb8 <thread_run+0x274>)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	3b04      	subs	r3, #4
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	3b04      	subs	r3, #4
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	3b04      	subs	r3, #4
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	3b04      	subs	r3, #4
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3b04      	subs	r3, #4
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	3b04      	subs	r3, #4
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	3b04      	subs	r3, #4
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	3b04      	subs	r3, #4
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	617b      	str	r3, [r7, #20]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	3b04      	subs	r3, #4
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	3b04      	subs	r3, #4
 8003e84:	617b      	str	r3, [r7, #20]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	3b04      	subs	r3, #4
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	3b04      	subs	r3, #4
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8003ea4:	4b42      	ldr	r3, [pc, #264]	; (8003fb0 <thread_run+0x26c>)
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e06d      	b.n	8003f88 <thread_run+0x244>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	3b04      	subs	r3, #4
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	4a40      	ldr	r2, [pc, #256]	; (8003fb4 <thread_run+0x270>)
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	3b04      	subs	r3, #4
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003ec4:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	3b04      	subs	r3, #4
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	4a3a      	ldr	r2, [pc, #232]	; (8003fb8 <thread_run+0x274>)
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	3b04      	subs	r3, #4
 8003ed6:	617b      	str	r3, [r7, #20]
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	3b04      	subs	r3, #4
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	3b04      	subs	r3, #4
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	3b04      	subs	r3, #4
 8003efa:	617b      	str	r3, [r7, #20]
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2200      	movs	r2, #0
 8003f00:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	3b04      	subs	r3, #4
 8003f06:	617b      	str	r3, [r7, #20]
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	3b04      	subs	r3, #4
 8003f12:	617b      	str	r3, [r7, #20]
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	3b04      	subs	r3, #4
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f06f 0206 	mvn.w	r2, #6
 8003f26:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	3b04      	subs	r3, #4
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	3b04      	subs	r3, #4
 8003f38:	617b      	str	r3, [r7, #20]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	3b04      	subs	r3, #4
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	3b04      	subs	r3, #4
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	3b04      	subs	r3, #4
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	3b04      	subs	r3, #4
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	3b04      	subs	r3, #4
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	3b04      	subs	r3, #4
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
	}
  /* XbhReLXg */
  thp->context.sp = (uint32)sp;
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* VXeER[oXbhfB[EL[ */
  putcurrent();
 8003f8e:	f7ff fe77 	bl	8003c80 <putcurrent>

  /* VKXbhCfB[EL[ */
  current = thp;
 8003f92:	4a0a      	ldr	r2, [pc, #40]	; (8003fbc <thread_run+0x278>)
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	6013      	str	r3, [r2, #0]
  putcurrent();
 8003f98:	f7ff fe72 	bl	8003c80 <putcurrent>

  return (kz_thread_id_t)current;
 8003f9c:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <thread_run+0x278>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3720      	adds	r7, #32
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	200001e0 	.word	0x200001e0
 8003fac:	20000000 	.word	0x20000000
 8003fb0:	2000072c 	.word	0x2000072c
 8003fb4:	08003d15 	.word	0x08003d15
 8003fb8:	08003d21 	.word	0x08003d21
 8003fbc:	200001dc 	.word	0x200001dc

08003fc0 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /*
   * {X^bNpD
   * CXbhpED
   */
  puts(current->name);
 8003fc4:	4b09      	ldr	r3, [pc, #36]	; (8003fec <thread_exit+0x2c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fdaa 	bl	8004b24 <puts>
  puts(" EXIT.\n");
 8003fd0:	4807      	ldr	r0, [pc, #28]	; (8003ff0 <thread_exit+0x30>)
 8003fd2:	f000 fda7 	bl	8004b24 <puts>
  memset(current, 0, sizeof(*current));
 8003fd6:	4b05      	ldr	r3, [pc, #20]	; (8003fec <thread_exit+0x2c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2240      	movs	r2, #64	; 0x40
 8003fdc:	2100      	movs	r1, #0
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fdf0 	bl	8004bc4 <memset>
  return 0;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	200001dc 	.word	0x200001dc
 8003ff0:	08004ca4 	.word	0x08004ca4

08003ff4 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  putcurrent();
 8003ff8:	f7ff fe42 	bl	8003c80 <putcurrent>
  return 0;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	bd80      	pop	{r7, pc}

08004002 <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8004002:	b480      	push	{r7}
 8004004:	af00      	add	r7, sp, #0
  return 0;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* EFCNEAbvoXbhfB[EL[ */
  putcurrent();
 800401c:	f7ff fe30 	bl	8003c80 <putcurrent>

  /* wXbhfB[EL[EFCNEAbv */
  current = (kz_thread *)id;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a04      	ldr	r2, [pc, #16]	; (8004034 <thread_wakeup+0x20>)
 8004024:	6013      	str	r3, [r2, #0]
  putcurrent();
 8004026:	f7ff fe2b 	bl	8003c80 <putcurrent>

  return 0;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	200001dc 	.word	0x200001dc

08004038 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  putcurrent();
 800403c:	f7ff fe20 	bl	8003c80 <putcurrent>
  return (kz_thread_id_t)current;
 8004040:	4b01      	ldr	r3, [pc, #4]	; (8004048 <thread_getid+0x10>)
 8004042:	681b      	ldr	r3, [r3, #0]
}
 8004044:	4618      	mov	r0, r3
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200001dc 	.word	0x200001dc

0800404c <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  int old = current->priority;
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <thread_chpri+0x2c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	60fb      	str	r3, [r7, #12]
  if (priority >= 0)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	db03      	blt.n	800406a <thread_chpri+0x1e>
    current->priority = priority; /* DxX */
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <thread_chpri+0x2c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	61da      	str	r2, [r3, #28]
  putcurrent(); /* VDxfB[EL[q */
 800406a:	f7ff fe09 	bl	8003c80 <putcurrent>
  return old;
 800406e:	68fb      	ldr	r3, [r7, #12]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	200001dc 	.word	0x200001dc

0800407c <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  putcurrent();
 8004084:	f7ff fdfc 	bl	8003c80 <putcurrent>
  return kzmem_alloc(size);
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 fbd9 	bl	8004840 <kzmem_alloc>
 800408e:	4603      	mov	r3, r0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  kzmem_free(p);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 fc09 	bl	80048b8 <kzmem_free>
  putcurrent();
 80040a6:	f7ff fdeb 	bl	8003c80 <putcurrent>
  return 0;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	603b      	str	r3, [r7, #0]
  kz_msgbuf *mp;

  /* bZ[WEobt@ */
  mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 80040c2:	2010      	movs	r0, #16
 80040c4:	f000 fbbc 	bl	8004840 <kzmem_alloc>
 80040c8:	6178      	str	r0, [r7, #20]
  if (mp == NULL)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <sendmsg+0x20>
    kz_sysdown();
 80040d0:	f000 fa9c 	bl	800460c <kz_sysdown>
  mp->next       = NULL;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2200      	movs	r2, #0
 80040d8:	601a      	str	r2, [r3, #0]
  mp->sender     = thp;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	605a      	str	r2, [r3, #4]
  mp->param.size = size;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	609a      	str	r2, [r3, #8]
  mp->param.p    = p;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	60da      	str	r2, [r3, #12]

  /* bZ[WE{bNXbZ[W */
  if (mboxp->tail) {
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d004      	beq.n	80040fe <sendmsg+0x4a>
    mboxp->tail->next = mp;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	e002      	b.n	8004104 <sendmsg+0x50>
  } else {
    mboxp->head = mp;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	605a      	str	r2, [r3, #4]
  }
  mboxp->tail = mp;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	609a      	str	r2, [r3, #8]
}
 800410a:	bf00      	nop
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b084      	sub	sp, #16
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  kz_msgbuf *mp;
  kz_syscall_param_t *p;

  /* bZ[WE{bNXbZ[Wo */
  mp = mboxp->head;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	60fb      	str	r3, [r7, #12]
  mboxp->head = mp->next;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	605a      	str	r2, [r3, #4]
  if (mboxp->head == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d102      	bne.n	8004136 <recvmsg+0x24>
    mboxp->tail = NULL;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	609a      	str	r2, [r3, #8]
  mp->next = NULL;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]

  /* bZ[WMXbhl */
  p = mboxp->receiver->syscall.param;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004142:	60bb      	str	r3, [r7, #8]
  p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	461a      	mov	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	60da      	str	r2, [r3, #12]
  if (p->un.recv.sizep)
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d004      	beq.n	8004160 <recvmsg+0x4e>
    *(p->un.recv.sizep) = mp->param.size;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	6892      	ldr	r2, [r2, #8]
 800415e:	601a      	str	r2, [r3, #0]
  if (p->un.recv.pp)
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <recvmsg+0x60>
    *(p->un.recv.pp) = mp->param.p;
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	68d2      	ldr	r2, [r2, #12]
 8004170:	601a      	str	r2, [r3, #0]

  /* MXbhCNULL */
  mboxp->receiver = NULL;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]

  /* bZ[WEobt@ */
  kzmem_free(mp);
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 fb9d 	bl	80048b8 <kzmem_free>
}
 800417e:	bf00      	nop
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	73fb      	strb	r3, [r7, #15]
  kz_msgbox *mboxp = &msgboxes[id];
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	4a0f      	ldr	r2, [pc, #60]	; (80041d8 <thread_send+0x50>)
 800419c:	4413      	add	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

  putcurrent();
 80041a0:	f7ff fd6e 	bl	8003c80 <putcurrent>
  sendmsg(mboxp, current, size, p); /* bZ[WM */
 80041a4:	4b0d      	ldr	r3, [pc, #52]	; (80041dc <thread_send+0x54>)
 80041a6:	6819      	ldr	r1, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	6978      	ldr	r0, [r7, #20]
 80041ae:	f7ff ff81 	bl	80040b4 <sendmsg>

  /* MXbhMs */
  if (mboxp->receiver) {
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d008      	beq.n	80041cc <thread_send+0x44>
	current = mboxp->receiver; /* MXbh */
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a07      	ldr	r2, [pc, #28]	; (80041dc <thread_send+0x54>)
 80041c0:	6013      	str	r3, [r2, #0]
	recvmsg(mboxp); /* bZ[WM */
 80041c2:	6978      	ldr	r0, [r7, #20]
 80041c4:	f7ff ffa5 	bl	8004112 <recvmsg>
	putcurrent(); /* M\CubN */
 80041c8:	f7ff fd5a 	bl	8003c80 <putcurrent>
  }

  return size;
 80041cc:	68bb      	ldr	r3, [r7, #8]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20000694 	.word	0x20000694
 80041dc:	200001dc 	.word	0x200001dc

080041e0 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	4603      	mov	r3, r0
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	73fb      	strb	r3, [r7, #15]
  kz_msgbox *mboxp = &msgboxes[id];
 80041ee:	7bfb      	ldrb	r3, [r7, #15]
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	4a10      	ldr	r2, [pc, #64]	; (8004234 <thread_recv+0x54>)
 80041f4:	4413      	add	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]

  if (mboxp->receiver) /* XbhM */
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <thread_recv+0x24>
    kz_sysdown();
 8004200:	f000 fa04 	bl	800460c <kz_sysdown>

  mboxp->receiver = current; /* MXbh */
 8004204:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <thread_recv+0x58>)
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	601a      	str	r2, [r3, #0]

  if (mboxp->head == NULL) {
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d102      	bne.n	800421a <thread_recv+0x3a>
    /*
     * bZ[WE{bNXbZ[WCXbh
     * X[vD(VXeER[ubN)
     */
    return -1;
 8004214:	f04f 33ff 	mov.w	r3, #4294967295
 8004218:	e008      	b.n	800422c <thread_recv+0x4c>
  }

  recvmsg(mboxp); /* bZ[WM */
 800421a:	6978      	ldr	r0, [r7, #20]
 800421c:	f7ff ff79 	bl	8004112 <recvmsg>
  putcurrent(); /* bZ[WMCfB[ */
 8004220:	f7ff fd2e 	bl	8003c80 <putcurrent>

  return current->syscall.param->un.recv.ret;
 8004224:	4b04      	ldr	r3, [pc, #16]	; (8004238 <thread_recv+0x58>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422a:	68db      	ldr	r3, [r3, #12]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20000694 	.word	0x20000694
 8004238:	200001dc 	.word	0x200001dc

0800423c <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	6039      	str	r1, [r7, #0]
 8004246:	80fb      	strh	r3, [r7, #6]
   * tC\tgEGAExN^
   * OSo^D
   */
  //softvec_setintr(type, thread_intr);

  handlers[type] = handler; /* OSonho^ */
 8004248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800424c:	4905      	ldr	r1, [pc, #20]	; (8004264 <thread_setintr+0x28>)
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  putcurrent();
 8004254:	f7ff fd14 	bl	8003c80 <putcurrent>

  return 0;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	200005a0 	.word	0x200005a0

08004268 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8004270:	4b0e      	ldr	r3, [pc, #56]	; (80042ac <thread_tsleep+0x44>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	609a      	str	r2, [r3, #8]

    // timque
    if(timque[0].tail){
 8004278:	4b0d      	ldr	r3, [pc, #52]	; (80042b0 <thread_tsleep+0x48>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d005      	beq.n	800428c <thread_tsleep+0x24>
        // A^XN
        timque[0].tail->t_next = current;
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <thread_tsleep+0x48>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	4a09      	ldr	r2, [pc, #36]	; (80042ac <thread_tsleep+0x44>)
 8004286:	6812      	ldr	r2, [r2, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	e003      	b.n	8004294 <thread_tsleep+0x2c>
    }else{
        // A^XN
	    timque[0].head = current;
 800428c:	4b07      	ldr	r3, [pc, #28]	; (80042ac <thread_tsleep+0x44>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a07      	ldr	r2, [pc, #28]	; (80042b0 <thread_tsleep+0x48>)
 8004292:	6013      	str	r3, [r2, #0]
    }
    // ^XN
    timque[0].tail = current;
 8004294:	4b05      	ldr	r3, [pc, #20]	; (80042ac <thread_tsleep+0x44>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a05      	ldr	r2, [pc, #20]	; (80042b0 <thread_tsleep+0x48>)
 800429a:	6053      	str	r3, [r2, #4]

    return 0;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	200001dc 	.word	0x200001dc
 80042b0:	200001d4 	.word	0x200001d4

080042b4 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80042b4:	b5b0      	push	{r4, r5, r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af02      	add	r7, sp, #8
 80042ba:	4603      	mov	r3, r0
 80042bc:	6039      	str	r1, [r7, #0]
 80042be:	71fb      	strb	r3, [r7, #7]
  /* VXeER[scurrent */
  switch (type) {
 80042c0:	79fb      	ldrb	r3, [r7, #7]
 80042c2:	2b0c      	cmp	r3, #12
 80042c4:	f200 809c 	bhi.w	8004400 <call_functions+0x14c>
 80042c8:	a201      	add	r2, pc, #4	; (adr r2, 80042d0 <call_functions+0x1c>)
 80042ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ce:	bf00      	nop
 80042d0:	08004305 	.word	0x08004305
 80042d4:	08004331 	.word	0x08004331
 80042d8:	08004337 	.word	0x08004337
 80042dc:	08004343 	.word	0x08004343
 80042e0:	0800434f 	.word	0x0800434f
 80042e4:	08004361 	.word	0x08004361
 80042e8:	0800436d 	.word	0x0800436d
 80042ec:	0800437f 	.word	0x0800437f
 80042f0:	08004391 	.word	0x08004391
 80042f4:	080043a3 	.word	0x080043a3
 80042f8:	080043bd 	.word	0x080043bd
 80042fc:	080043d7 	.word	0x080043d7
 8004300:	080043ef 	.word	0x080043ef
  case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
    p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	6859      	ldr	r1, [r3, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	689c      	ldr	r4, [r3, #8]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68dd      	ldr	r5, [r3, #12]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	6952      	ldr	r2, [r2, #20]
 800431c:	9201      	str	r2, [sp, #4]
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	462b      	mov	r3, r5
 8004322:	4622      	mov	r2, r4
 8004324:	f7ff fd0e 	bl	8003d44 <thread_run>
 8004328:	4602      	mov	r2, r0
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	619a      	str	r2, [r3, #24]
			       p->un.run.priority, p->un.run.stacksize,
			       p->un.run.argc, p->un.run.argv);
    break;
 800432e:	e068      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
    /* TCBCl */
    thread_exit();
 8004330:	f7ff fe46 	bl	8003fc0 <thread_exit>
    break;
 8004334:	e065      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
    p->un.wait.ret = thread_wait();
 8004336:	f7ff fe5d 	bl	8003ff4 <thread_wait>
 800433a:	4602      	mov	r2, r0
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	601a      	str	r2, [r3, #0]
    break;
 8004340:	e05f      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
    p->un.sleep.ret = thread_sleep();
 8004342:	f7ff fe5e 	bl	8004002 <thread_sleep>
 8004346:	4602      	mov	r2, r0
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	601a      	str	r2, [r3, #0]
    break;
 800434c:	e059      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
    p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff fe5e 	bl	8004014 <thread_wakeup>
 8004358:	4602      	mov	r2, r0
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	605a      	str	r2, [r3, #4]
    break;
 800435e:	e050      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
    p->un.getid.ret = thread_getid();
 8004360:	f7ff fe6a 	bl	8004038 <thread_getid>
 8004364:	4602      	mov	r2, r0
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	601a      	str	r2, [r3, #0]
    break;
 800436a:	e04a      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
    p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fe6b 	bl	800404c <thread_chpri>
 8004376:	4602      	mov	r2, r0
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	605a      	str	r2, [r3, #4]
    break;
 800437c:	e041      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
    p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff fe7a 	bl	800407c <thread_kmalloc>
 8004388:	4602      	mov	r2, r0
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	605a      	str	r2, [r3, #4]
    break;
 800438e:	e038      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
    p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f7ff fe7f 	bl	8004098 <thread_kmfree>
 800439a:	4602      	mov	r2, r0
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	605a      	str	r2, [r3, #4]
    break;
 80043a0:	e02f      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
    p->un.send.ret = thread_send(p->un.send.id,
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	7818      	ldrb	r0, [r3, #0]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f7ff feea 	bl	8004188 <thread_send>
 80043b4:	4602      	mov	r2, r0
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	60da      	str	r2, [r3, #12]
				 p->un.send.size, p->un.send.p);
    break;
 80043ba:	e022      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
    p->un.recv.ret = thread_recv(p->un.recv.id,
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	7818      	ldrb	r0, [r3, #0]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	6859      	ldr	r1, [r3, #4]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	461a      	mov	r2, r3
 80043ca:	f7ff ff09 	bl	80041e0 <thread_recv>
 80043ce:	4602      	mov	r2, r0
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	60da      	str	r2, [r3, #12]
				 p->un.recv.sizep, p->un.recv.pp);
    break;
 80043d4:	e015      	b.n	8004402 <call_functions+0x14e>
  case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
    p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	4619      	mov	r1, r3
 80043e2:	4610      	mov	r0, r2
 80043e4:	f7ff ff2a 	bl	800423c <thread_setintr>
 80043e8:	4602      	mov	r2, r0
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	609a      	str	r2, [r3, #8]
				       p->un.setintr.handler);
  case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
    p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff ff38 	bl	8004268 <thread_tsleep>
 80043f8:	4602      	mov	r2, r0
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	605a      	str	r2, [r3, #4]
    break;
 80043fe:	e000      	b.n	8004402 <call_functions+0x14e>
  default:
    break;
 8004400:	bf00      	nop
  }
}
 8004402:	bf00      	nop
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bdb0      	pop	{r4, r5, r7, pc}
 800440a:	bf00      	nop

0800440c <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	4603      	mov	r3, r0
 8004414:	6039      	str	r1, [r7, #0]
 8004416:	71fb      	strb	r3, [r7, #7]
   * VXeER[oXbhfB[EL[
   * OoDVXeER[
   * oXbhpC
   *  putcurrent() sKvD
   */
  getcurrent();
 8004418:	f7ff fbf0 	bl	8003bfc <getcurrent>
  call_functions(type, p);
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	6839      	ldr	r1, [r7, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff47 	bl	80042b4 <call_functions>
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <schedule>:
  call_functions(type, p);
}

/* XbhXPW[O */
static void schedule(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0

  /*
   * D(Dxl)fB[EL[C
   * \XbhD
   */
  for (i = 0; i < PRIORITY_NUM; i++) {
 8004436:	2300      	movs	r3, #0
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	e008      	b.n	800444e <schedule+0x1e>
    if (readyque[i].head) /*  */
 800443c:	4a0e      	ldr	r2, [pc, #56]	; (8004478 <schedule+0x48>)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d106      	bne.n	8004456 <schedule+0x26>
  for (i = 0; i < PRIORITY_NUM; i++) {
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3301      	adds	r3, #1
 800444c:	607b      	str	r3, [r7, #4]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b0f      	cmp	r3, #15
 8004452:	ddf3      	ble.n	800443c <schedule+0xc>
 8004454:	e000      	b.n	8004458 <schedule+0x28>
      break;
 8004456:	bf00      	nop
  }
  if (i == PRIORITY_NUM) /*  */
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b10      	cmp	r3, #16
 800445c:	d101      	bne.n	8004462 <schedule+0x32>
    kz_sysdown();
 800445e:	f000 f8d5 	bl	800460c <kz_sysdown>

  current = readyque[i].head; /* JgEXbh */
 8004462:	4a05      	ldr	r2, [pc, #20]	; (8004478 <schedule+0x48>)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800446a:	4a04      	ldr	r2, [pc, #16]	; (800447c <schedule+0x4c>)
 800446c:	6013      	str	r3, [r2, #0]
}
 800446e:	bf00      	nop
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000154 	.word	0x20000154
 800447c:	200001dc 	.word	0x200001dc

08004480 <syscall_intr>:

static void syscall_intr(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  syscall_proc(current->syscall.type, current->syscall.param);
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <syscall_intr+0x20>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800448c:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <syscall_intr+0x20>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	4619      	mov	r1, r3
 8004494:	4610      	mov	r0, r2
 8004496:	f7ff ffb9 	bl	800440c <syscall_proc>
}
 800449a:	bf00      	nop
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	200001dc 	.word	0x200001dc

080044a4 <thread_intr>:
  thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	4603      	mov	r3, r0
 80044ac:	6039      	str	r1, [r7, #0]
 80044ae:	80fb      	strh	r3, [r7, #6]
  /* JgEXbhReLXg */
  current->context.sp = sp;
 80044b0:	4b0d      	ldr	r3, [pc, #52]	; (80044e8 <thread_intr+0x44>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	63da      	str	r2, [r3, #60]	; 0x3c
   * syscall_intr(), softerr_intr() nho^C
   * sD
   * OCkz_setintr()[Uo^nh
   * sD
   */
  if (handlers[type])
 80044b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044bc:	4a0b      	ldr	r2, [pc, #44]	; (80044ec <thread_intr+0x48>)
 80044be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <thread_intr+0x2e>
    handlers[type]();
 80044c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044ca:	4a08      	ldr	r2, [pc, #32]	; (80044ec <thread_intr+0x48>)
 80044cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d0:	4798      	blx	r3

  schedule(); /* XbhXPW[O */
 80044d2:	f7ff ffad 	bl	8004430 <schedule>

  /*
   * XbhfBXpb`
   * (dispatch(){startup.sCAZuLq)
   */
  _dispatch_int(current->context);
 80044d6:	4b04      	ldr	r3, [pc, #16]	; (80044e8 <thread_intr+0x44>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80044dc:	f7ff fb35 	bl	8003b4a <_dispatch_int>
  /*  */
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	200001dc 	.word	0x200001dc
 80044ec:	200005a0 	.word	0x200005a0

080044f0 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
 80044fc:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 80044fe:	f000 f981 	bl	8004804 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8004502:	4b31      	ldr	r3, [pc, #196]	; (80045c8 <kz_start+0xd8>)
 8004504:	2200      	movs	r2, #0
 8004506:	601a      	str	r2, [r3, #0]

	memset(readyque, 0, sizeof(readyque));
 8004508:	2280      	movs	r2, #128	; 0x80
 800450a:	2100      	movs	r1, #0
 800450c:	482f      	ldr	r0, [pc, #188]	; (80045cc <kz_start+0xdc>)
 800450e:	f000 fb59 	bl	8004bc4 <memset>
	memset(threads,  0, sizeof(threads));
 8004512:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8004516:	2100      	movs	r1, #0
 8004518:	482d      	ldr	r0, [pc, #180]	; (80045d0 <kz_start+0xe0>)
 800451a:	f000 fb53 	bl	8004bc4 <memset>
	memset(handlers, 0, sizeof(handlers));
 800451e:	22f4      	movs	r2, #244	; 0xf4
 8004520:	2100      	movs	r1, #0
 8004522:	482c      	ldr	r0, [pc, #176]	; (80045d4 <kz_start+0xe4>)
 8004524:	f000 fb4e 	bl	8004bc4 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8004528:	2290      	movs	r2, #144	; 0x90
 800452a:	2100      	movs	r1, #0
 800452c:	482a      	ldr	r0, [pc, #168]	; (80045d8 <kz_start+0xe8>)
 800452e:	f000 fb49 	bl	8004bc4 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8004532:	2208      	movs	r2, #8
 8004534:	2100      	movs	r1, #0
 8004536:	4829      	ldr	r0, [pc, #164]	; (80045dc <kz_start+0xec>)
 8004538:	f000 fb44 	bl	8004bc4 <memset>

	/* nho^ */
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 800453c:	4928      	ldr	r1, [pc, #160]	; (80045e0 <kz_start+0xf0>)
 800453e:	200b      	movs	r0, #11
 8004540:	f7ff fe7c 	bl	800423c <thread_setintr>
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8004544:	4927      	ldr	r1, [pc, #156]	; (80045e4 <kz_start+0xf4>)
 8004546:	200f      	movs	r0, #15
 8004548:	f7ff fe78 	bl	800423c <thread_setintr>
	thread_setintr(USART1_GLOBAL_INTERRUPT_NO, usart1_handler); /* USART1 */
 800454c:	4926      	ldr	r1, [pc, #152]	; (80045e8 <kz_start+0xf8>)
 800454e:	2035      	movs	r0, #53	; 0x35
 8004550:	f7ff fe74 	bl	800423c <thread_setintr>
	thread_setintr(USART2_GLOBAL_INTERRUPT_NO, usart2_handler); /* USART2 */
 8004554:	4925      	ldr	r1, [pc, #148]	; (80045ec <kz_start+0xfc>)
 8004556:	2036      	movs	r0, #54	; 0x36
 8004558:	f7ff fe70 	bl	800423c <thread_setintr>
	thread_setintr(USART3_GLOBAL_INTERRUPT_NO, usart3_handler); /* USART3 */
 800455c:	4924      	ldr	r1, [pc, #144]	; (80045f0 <kz_start+0x100>)
 800455e:	2037      	movs	r0, #55	; 0x37
 8004560:	f7ff fe6c 	bl	800423c <thread_setintr>
	thread_setintr(I2C1_EV_INTERRUPT_NO, I2C1_EV_IRQHandler);   /* I2C1 */
 8004564:	4923      	ldr	r1, [pc, #140]	; (80045f4 <kz_start+0x104>)
 8004566:	202f      	movs	r0, #47	; 0x2f
 8004568:	f7ff fe68 	bl	800423c <thread_setintr>
	thread_setintr(I2C1_ER_INTERRUPT_NO, I2C1_ER_IRQHandler);   /* I2C1 */
 800456c:	4922      	ldr	r1, [pc, #136]	; (80045f8 <kz_start+0x108>)
 800456e:	2030      	movs	r0, #48	; 0x30
 8004570:	f7ff fe64 	bl	800423c <thread_setintr>
	thread_setintr(EXTI0_INTERRUPT_NO, btn_up_interrupt);   	/* EXTI0 */
 8004574:	4921      	ldr	r1, [pc, #132]	; (80045fc <kz_start+0x10c>)
 8004576:	2016      	movs	r0, #22
 8004578:	f7ff fe60 	bl	800423c <thread_setintr>
	thread_setintr(EXTI1_INTERRUPT_NO, btn_down_interrupt);     /* EXTI1 */
 800457c:	4920      	ldr	r1, [pc, #128]	; (8004600 <kz_start+0x110>)
 800457e:	2017      	movs	r0, #23
 8004580:	f7ff fe5c 	bl	800423c <thread_setintr>
	thread_setintr(EXTI2_INTERRUPT_NO, btn_back_interrupt);     /* EXTI2 */
 8004584:	491f      	ldr	r1, [pc, #124]	; (8004604 <kz_start+0x114>)
 8004586:	2018      	movs	r0, #24
 8004588:	f7ff fe58 	bl	800423c <thread_setintr>
	thread_setintr(EXTI3_INTERRUPT_NO, btn_select_interrupt);   /* EXTI3 */
 800458c:	491e      	ldr	r1, [pc, #120]	; (8004608 <kz_start+0x118>)
 800458e:	2019      	movs	r0, #25
 8004590:	f7ff fe54 	bl	800423c <thread_setintr>
  //thread_setintr(OCTOSPI1_GLOBAL_INTERRUPT_NO, opctspi1_handler); /* OCTSPI1 */
  //thread_setintr(OCTOSPI2_GLOBAL_INTERRUPT_NO, opctspi2_handler); /* OCTSPI2 */
  //thread_setintr(SOFTVEC_TYPE_SOFTERR, softerr_intr); /* _Ev */

	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	9300      	str	r3, [sp, #0]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f7ff fbce 	bl	8003d44 <thread_run>
 80045a8:	4603      	mov	r3, r0
 80045aa:	461a      	mov	r2, r3
 80045ac:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <kz_start+0xd8>)
 80045ae:	601a      	str	r2, [r3, #0]
				    argc, argv);

	/* Systick^C} */
	SysTick_init();
 80045b0:	f000 f84e 	bl	8004650 <SysTick_init>

	/* XbhN */
	_dispatch(current->context);
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <kz_start+0xd8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80045ba:	f7ff fab1 	bl	8003b20 <_dispatch>

	/*  */
}
 80045be:	bf00      	nop
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	200001dc 	.word	0x200001dc
 80045cc:	20000154 	.word	0x20000154
 80045d0:	200001e0 	.word	0x200001e0
 80045d4:	200005a0 	.word	0x200005a0
 80045d8:	20000694 	.word	0x20000694
 80045dc:	20000724 	.word	0x20000724
 80045e0:	08004481 	.word	0x08004481
 80045e4:	08004675 	.word	0x08004675
 80045e8:	08003a39 	.word	0x08003a39
 80045ec:	08003a47 	.word	0x08003a47
 80045f0:	08003a55 	.word	0x08003a55
 80045f4:	08000ab1 	.word	0x08000ab1
 80045f8:	08000ad1 	.word	0x08000ad1
 80045fc:	080033c5 	.word	0x080033c5
 8004600:	08003411 	.word	0x08003411
 8004604:	0800345d 	.word	0x0800345d
 8004608:	080034a9 	.word	0x080034a9

0800460c <kz_sysdown>:

void kz_sysdown(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  puts("system error!\n");
 8004610:	4801      	ldr	r0, [pc, #4]	; (8004618 <kz_sysdown+0xc>)
 8004612:	f000 fa87 	bl	8004b24 <puts>
  while (1)
 8004616:	e7fe      	b.n	8004616 <kz_sysdown+0xa>
 8004618:	08004cb4 	.word	0x08004cb4

0800461c <kz_syscall>:
    ;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	71fb      	strb	r3, [r7, #7]
  current->syscall.type  = type;
 8004628:	4b08      	ldr	r3, [pc, #32]	; (800464c <kz_syscall+0x30>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	79fa      	ldrb	r2, [r7, #7]
 800462e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  current->syscall.param = param;
 8004632:	4b06      	ldr	r3, [pc, #24]	; (800464c <kz_syscall+0x30>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	639a      	str	r2, [r3, #56]	; 0x38
  __asm volatile("    SVC %0 \n" : : "I" (0));
 800463a:	df00      	svc	0
  __asm volatile("    NOP \n");
 800463c:	bf00      	nop
}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	200001dc 	.word	0x200001dc

08004650 <SysTick_init>:
	return mng_time.time_s;
}

/* Systick */
void static SysTick_init(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
	/* 1usSystick */
    SysTick_Config(SystemCoreClock / 1000);
 8004654:	4b05      	ldr	r3, [pc, #20]	; (800466c <SysTick_init+0x1c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a05      	ldr	r2, [pc, #20]	; (8004670 <SysTick_init+0x20>)
 800465a:	fba2 2303 	umull	r2, r3, r2, r3
 800465e:	099b      	lsrs	r3, r3, #6
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff faa9 	bl	8003bb8 <SysTick_Config>
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	20000044 	.word	0x20000044
 8004670:	10624dd3 	.word	0x10624dd3

08004674 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0

	/*  */
	mng_time.time_ms++;
 8004678:	4b0a      	ldr	r3, [pc, #40]	; (80046a4 <SysTick_Handler+0x30>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	3301      	adds	r3, #1
 800467e:	4a09      	ldr	r2, [pc, #36]	; (80046a4 <SysTick_Handler+0x30>)
 8004680:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8004682:	4b08      	ldr	r3, [pc, #32]	; (80046a4 <SysTick_Handler+0x30>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800468a:	d107      	bne.n	800469c <SysTick_Handler+0x28>
		mng_time.time_s++;
 800468c:	4b05      	ldr	r3, [pc, #20]	; (80046a4 <SysTick_Handler+0x30>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	3301      	adds	r3, #1
 8004692:	4a04      	ldr	r2, [pc, #16]	; (80046a4 <SysTick_Handler+0x30>)
 8004694:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8004696:	4b03      	ldr	r3, [pc, #12]	; (80046a4 <SysTick_Handler+0x30>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]
	}

	/* ^XN`FbN */
	mng_tsleep();
 800469c:	f000 f804 	bl	80046a8 <mng_tsleep>
}
 80046a0:	bf00      	nop
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20000724 	.word	0x20000724

080046a8 <mng_tsleep>:

static void mng_tsleep(void){
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
    int i;
    kz_thread *current_task;
    kz_thread *prev_task;

    current_task = timque[0].head;
 80046ae:	4b36      	ldr	r3, [pc, #216]	; (8004788 <mng_tsleep+0xe0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	607b      	str	r3, [r7, #4]
    prev_task = timque[0].head;
 80046b4:	4b34      	ldr	r3, [pc, #208]	; (8004788 <mng_tsleep+0xe0>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	603b      	str	r3, [r7, #0]

    while(NULL != current_task){
 80046ba:	e05c      	b.n	8004776 <mng_tsleep+0xce>
        if(0 == current_task->time){
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d14e      	bne.n	8004762 <mng_tsleep+0xba>
            /* fB[L[*/

            if(readyque[current_task->priority].tail) {
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	4a30      	ldr	r2, [pc, #192]	; (800478c <mng_tsleep+0xe4>)
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4413      	add	r3, r2
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <mng_tsleep+0x3e>
            	readyque[current_task->priority].tail->next = current_task;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	4a2c      	ldr	r2, [pc, #176]	; (800478c <mng_tsleep+0xe4>)
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	4413      	add	r3, r2
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	e005      	b.n	80046f2 <mng_tsleep+0x4a>
            }else{
            	readyque[current_task->priority].head = current_task;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69db      	ldr	r3, [r3, #28]
 80046ea:	4928      	ldr	r1, [pc, #160]	; (800478c <mng_tsleep+0xe4>)
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            }
            readyque[current->priority].tail = current_task;
 80046f2:	4b27      	ldr	r3, [pc, #156]	; (8004790 <mng_tsleep+0xe8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	4a24      	ldr	r2, [pc, #144]	; (800478c <mng_tsleep+0xe4>)
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	4413      	add	r3, r2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	605a      	str	r2, [r3, #4]
            current_task->flags |= KZ_THREAD_FLAG_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004706:	f043 0201 	orr.w	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	625a      	str	r2, [r3, #36]	; 0x24

            /* timqueO */
            /*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
            prev_task->t_next = current_task->t_next;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	605a      	str	r2, [r3, #4]
            /*   timqueO^XNtimque */
            if(current_task == timque[0].head){
 8004716:	4b1c      	ldr	r3, [pc, #112]	; (8004788 <mng_tsleep+0xe0>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	429a      	cmp	r2, r3
 800471e:	d10f      	bne.n	8004740 <mng_tsleep+0x98>
            	/*   O^XNtimque */
            	if(NULL == current_task->t_next){
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d106      	bne.n	8004736 <mng_tsleep+0x8e>
            		/*    timqueNULL */
            		timque[0].head = NULL;
 8004728:	4b17      	ldr	r3, [pc, #92]	; (8004788 <mng_tsleep+0xe0>)
 800472a:	2200      	movs	r2, #0
 800472c:	601a      	str	r2, [r3, #0]
            		timque[0].tail = NULL;
 800472e:	4b16      	ldr	r3, [pc, #88]	; (8004788 <mng_tsleep+0xe0>)
 8004730:	2200      	movs	r2, #0
 8004732:	605a      	str	r2, [r3, #4]
 8004734:	e00c      	b.n	8004750 <mng_tsleep+0xa8>
            	/*   O^XNO^XN */
            	}else{
            		/*   timque^XNt_next */
            		timque[0].head = current_task->t_next;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	4a13      	ldr	r2, [pc, #76]	; (8004788 <mng_tsleep+0xe0>)
 800473c:	6013      	str	r3, [r2, #0]
 800473e:	e007      	b.n	8004750 <mng_tsleep+0xa8>
            	}
            /*   O^XNtimque */
            }else if(current_task == timque[0].tail){
 8004740:	4b11      	ldr	r3, [pc, #68]	; (8004788 <mng_tsleep+0xe0>)
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d102      	bne.n	8004750 <mng_tsleep+0xa8>
            	/*   timqueO^XN */
            	timque[0].tail = prev_task;
 800474a:	4a0f      	ldr	r2, [pc, #60]	; (8004788 <mng_tsleep+0xe0>)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6053      	str	r3, [r2, #4]
            }
            /* O^XNXV */
            prev_task = current_task;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	603b      	str	r3, [r7, #0]
            /* ^XNXV */
            current_task = current_task->t_next;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	607b      	str	r3, [r7, #4]
            /* timqueOAfBXpb`^XNnext|C^NA */
            prev_task->t_next = NULL;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2200      	movs	r2, #0
 800475e:	605a      	str	r2, [r3, #4]
 8004760:	e009      	b.n	8004776 <mng_tsleep+0xce>

        }else{
        	/* 1 */
        	current_task->time--;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	1e5a      	subs	r2, r3, #1
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	609a      	str	r2, [r3, #8]
            /* O^XNXV */
        	prev_task = current_task;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	603b      	str	r3, [r7, #0]
            /* ^XNXV */
            current_task = current_task->t_next;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	607b      	str	r3, [r7, #4]
    while(NULL != current_task){
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d19f      	bne.n	80046bc <mng_tsleep+0x14>
        }
    }
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	200001d4 	.word	0x200001d4
 800478c:	20000154 	.word	0x20000154
 8004790:	200001dc 	.word	0x200001dc

08004794 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 800479c:	4b18      	ldr	r3, [pc, #96]	; (8004800 <kzmem_init_pool+0x6c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3308      	adds	r3, #8
 80047a6:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 80047a8:	2300      	movs	r3, #0
 80047aa:	617b      	str	r3, [r7, #20]
 80047ac:	e01d      	b.n	80047ea <kzmem_init_pool+0x56>
    *mpp = mp;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 80047b4:	2208      	movs	r2, #8
 80047b6:	2100      	movs	r1, #0
 80047b8:	6938      	ldr	r0, [r7, #16]
 80047ba:	f000 fa03 	bl	8004bc4 <memset>
    mp->size = p->size;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	4413      	add	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]
    area += p->size;
 80047d6:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <kzmem_init_pool+0x6c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6812      	ldr	r2, [r2, #0]
 80047de:	4413      	add	r3, r2
 80047e0:	4a07      	ldr	r2, [pc, #28]	; (8004800 <kzmem_init_pool+0x6c>)
 80047e2:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	3301      	adds	r3, #1
 80047e8:	617b      	str	r3, [r7, #20]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	dcdc      	bgt.n	80047ae <kzmem_init_pool+0x1a>
  }

  return 0;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000040 	.word	0x20000040

08004804 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800480a:	2300      	movs	r3, #0
 800480c:	607b      	str	r3, [r7, #4]
 800480e:	e00c      	b.n	800482a <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4a08      	ldr	r2, [pc, #32]	; (800483c <kzmem_init+0x38>)
 800481c:	4413      	add	r3, r2
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff ffb8 	bl	8004794 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3301      	adds	r3, #1
 8004828:	607b      	str	r3, [r7, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b04      	cmp	r3, #4
 800482e:	d9ef      	bls.n	8004810 <kzmem_init+0xc>
  }
  return 0;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	20000004 	.word	0x20000004

08004840 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8004848:	2300      	movs	r3, #0
 800484a:	617b      	str	r3, [r7, #20]
 800484c:	e027      	b.n	800489e <kzmem_alloc+0x5e>
    p = &pool[i];
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	4613      	mov	r3, r2
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4a16      	ldr	r2, [pc, #88]	; (80048b4 <kzmem_alloc+0x74>)
 800485a:	4413      	add	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
    if (size <= p->size - sizeof(kzmem_block)) {
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f1a3 0208 	sub.w	r2, r3, #8
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	429a      	cmp	r2, r3
 800486a:	d315      	bcc.n	8004898 <kzmem_alloc+0x58>
      if (p->free == NULL) { /* (EubNs) */
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d103      	bne.n	800487c <kzmem_alloc+0x3c>
		kz_sysdown();
 8004874:	f7ff feca 	bl	800460c <kz_sysdown>
		return NULL;
 8004878:	2300      	movs	r3, #0
 800487a:	e016      	b.n	80048aa <kzmem_alloc+0x6a>
      }
      /* NXg */
      mp = p->free;
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	60fb      	str	r3, [r7, #12]
      p->free = p->free->next;
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	609a      	str	r2, [r3, #8]
      mp->next = NULL;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	601a      	str	r2, [r3, #0]
      /*
       * p\CEubN\
       * CAhXD
       */
      return mp + 1;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	3308      	adds	r3, #8
 8004896:	e008      	b.n	80048aa <kzmem_alloc+0x6a>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	3301      	adds	r3, #1
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d9d4      	bls.n	800484e <kzmem_alloc+0xe>
    }
  }

  /* wTCYi[Ev[ */
  kz_sysdown();
 80048a4:	f7ff feb2 	bl	800460c <kz_sysdown>
  return NULL;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000004 	.word	0x20000004

080048b8 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  /* O()EubN\ */
  mp = ((kzmem_block *)mem - 1);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3b08      	subs	r3, #8
 80048c4:	613b      	str	r3, [r7, #16]

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80048c6:	2300      	movs	r3, #0
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	e018      	b.n	80048fe <kzmem_free+0x46>
    p = &pool[i];
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	4613      	mov	r3, r2
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4a0e      	ldr	r2, [pc, #56]	; (8004910 <kzmem_free+0x58>)
 80048d8:	4413      	add	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]
    if (mp->size == p->size) {
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d107      	bne.n	80048f8 <kzmem_free+0x40>
      /* NXg */
      mp->next = p->free;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	601a      	str	r2, [r3, #0]
      p->free = mp;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	609a      	str	r2, [r3, #8]
      return;
 80048f6:	e007      	b.n	8004908 <kzmem_free+0x50>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	3301      	adds	r3, #1
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2b04      	cmp	r3, #4
 8004902:	d9e3      	bls.n	80048cc <kzmem_free+0x14>
    }
  }

  kz_sysdown();
 8004904:	f7ff fe82 	bl	800460c <kz_sysdown>
}
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000004 	.word	0x20000004

08004914 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08c      	sub	sp, #48	; 0x30
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8004932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8004936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004938:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 800493a:	f107 0314 	add.w	r3, r7, #20
 800493e:	4619      	mov	r1, r3
 8004940:	2000      	movs	r0, #0
 8004942:	f7ff fe6b 	bl	800461c <kz_syscall>
  return param.un.run.ret;
 8004946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004948:	4618      	mov	r0, r3
 800494a:	3730      	adds	r7, #48	; 0x30
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <kz_exit>:

void kz_exit(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8004954:	2100      	movs	r1, #0
 8004956:	2001      	movs	r0, #1
 8004958:	f7ff fe60 	bl	800461c <kz_syscall>
}
 800495c:	bf00      	nop
 800495e:	bd80      	pop	{r7, pc}

08004960 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b088      	sub	sp, #32
 8004964:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8004966:	1d3b      	adds	r3, r7, #4
 8004968:	4619      	mov	r1, r3
 800496a:	2005      	movs	r0, #5
 800496c:	f7ff fe56 	bl	800461c <kz_syscall>
  return param.un.getid.ret;
 8004970:	687b      	ldr	r3, [r7, #4]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3720      	adds	r7, #32
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <kz_chpri>:

int kz_chpri(int priority)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b08a      	sub	sp, #40	; 0x28
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8004986:	f107 030c 	add.w	r3, r7, #12
 800498a:	4619      	mov	r1, r3
 800498c:	2006      	movs	r0, #6
 800498e:	f7ff fe45 	bl	800461c <kz_syscall>
  return param.un.chpri.ret;
 8004992:	693b      	ldr	r3, [r7, #16]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3728      	adds	r7, #40	; 0x28
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b08a      	sub	sp, #40	; 0x28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 80049a8:	f107 030c 	add.w	r3, r7, #12
 80049ac:	4619      	mov	r1, r3
 80049ae:	2007      	movs	r0, #7
 80049b0:	f7ff fe34 	bl	800461c <kz_syscall>
  //consdrv_send_write("malloc ");
  //consdrv_send_write_wrapper(param.un.kmalloc.ret);
  return param.un.kmalloc.ret;
 80049b4:	693b      	ldr	r3, [r7, #16]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3728      	adds	r7, #40	; 0x28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <kz_kmfree>:

int kz_kmfree(void *p)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b08a      	sub	sp, #40	; 0x28
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 80049ca:	f107 030c 	add.w	r3, r7, #12
 80049ce:	4619      	mov	r1, r3
 80049d0:	2008      	movs	r0, #8
 80049d2:	f7ff fe23 	bl	800461c <kz_syscall>
  //consdrv_send_write("free ");
  //consdrv_send_write_wrapper(p);
  return param.un.kmfree.ret;
 80049d6:	693b      	ldr	r3, [r7, #16]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3728      	adds	r7, #40	; 0x28
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08c      	sub	sp, #48	; 0x30
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 80049ee:	7bfb      	ldrb	r3, [r7, #15]
 80049f0:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80049fa:	f107 0314 	add.w	r3, r7, #20
 80049fe:	4619      	mov	r1, r3
 8004a00:	2009      	movs	r0, #9
 8004a02:	f7ff fe0b 	bl	800461c <kz_syscall>
  return param.un.send.ret;
 8004a06:	6a3b      	ldr	r3, [r7, #32]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3730      	adds	r7, #48	; 0x30
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08c      	sub	sp, #48	; 0x30
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	4603      	mov	r3, r0
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
 8004a1c:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8004a1e:	7bfb      	ldrb	r3, [r7, #15]
 8004a20:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8004a2a:	f107 0314 	add.w	r3, r7, #20
 8004a2e:	4619      	mov	r1, r3
 8004a30:	200a      	movs	r0, #10
 8004a32:	f7ff fdf3 	bl	800461c <kz_syscall>
  return param.un.recv.ret;
 8004a36:	6a3b      	ldr	r3, [r7, #32]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3730      	adds	r7, #48	; 0x30
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <kz_tsleep>:
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
  return param.un.setintr.ret;
}

int kz_tsleep(int time)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b08a      	sub	sp, #40	; 0x28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8004a4c:	f107 030c 	add.w	r3, r7, #12
 8004a50:	4619      	mov	r1, r3
 8004a52:	200c      	movs	r0, #12
 8004a54:	f7ff fde2 	bl	800461c <kz_syscall>
  return param.un.tsleep.ret;
 8004a58:	693b      	ldr	r3, [r7, #16]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3728      	adds	r7, #40	; 0x28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
	...

08004a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a9c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004a68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004a6a:	e003      	b.n	8004a74 <LoopCopyDataInit>

08004a6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004a6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004a70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004a72:	3104      	adds	r1, #4

08004a74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004a74:	480b      	ldr	r0, [pc, #44]	; (8004aa4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004a76:	4b0c      	ldr	r3, [pc, #48]	; (8004aa8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004a78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004a7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004a7c:	d3f6      	bcc.n	8004a6c <CopyDataInit>
	ldr	r2, =_sbss
 8004a7e:	4a0b      	ldr	r2, [pc, #44]	; (8004aac <LoopForever+0x12>)
	b	LoopFillZerobss
 8004a80:	e002      	b.n	8004a88 <LoopFillZerobss>

08004a82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004a82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004a84:	f842 3b04 	str.w	r3, [r2], #4

08004a88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004a88:	4b09      	ldr	r3, [pc, #36]	; (8004ab0 <LoopForever+0x16>)
	cmp	r2, r3
 8004a8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004a8c:	d3f9      	bcc.n	8004a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004a8e:	f000 f813 	bl	8004ab8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a92:	f000 f873 	bl	8004b7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a96:	f7ff f82d 	bl	8003af4 <main>

08004a9a <LoopForever>:

LoopForever:
    b LoopForever
 8004a9a:	e7fe      	b.n	8004a9a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004a9c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8004aa0:	08005148 	.word	0x08005148
	ldr	r0, =_sdata
 8004aa4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004aa8:	20000048 	.word	0x20000048
	ldr	r2, =_sbss
 8004aac:	20000048 	.word	0x20000048
	ldr	r3, = _ebss
 8004ab0:	20000790 	.word	0x20000790

08004ab4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ab4:	e7fe      	b.n	8004ab4 <ADC1_IRQHandler>
	...

08004ab8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004abc:	4a17      	ldr	r2, [pc, #92]	; (8004b1c <SystemInit+0x64>)
 8004abe:	4b17      	ldr	r3, [pc, #92]	; (8004b1c <SystemInit+0x64>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ac8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004acc:	4a14      	ldr	r2, [pc, #80]	; (8004b20 <SystemInit+0x68>)
 8004ace:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <SystemInit+0x68>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f043 0301 	orr.w	r3, r3, #1
 8004ad6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004ad8:	4b11      	ldr	r3, [pc, #68]	; (8004b20 <SystemInit+0x68>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004ade:	4a10      	ldr	r2, [pc, #64]	; (8004b20 <SystemInit+0x68>)
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <SystemInit+0x68>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004ae8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004aec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004aee:	4b0c      	ldr	r3, [pc, #48]	; (8004b20 <SystemInit+0x68>)
 8004af0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004af4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004af6:	4a0a      	ldr	r2, [pc, #40]	; (8004b20 <SystemInit+0x68>)
 8004af8:	4b09      	ldr	r3, [pc, #36]	; (8004b20 <SystemInit+0x68>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b00:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004b02:	4b07      	ldr	r3, [pc, #28]	; (8004b20 <SystemInit+0x68>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b08:	4b04      	ldr	r3, [pc, #16]	; (8004b1c <SystemInit+0x64>)
 8004b0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b0e:	609a      	str	r2, [r3, #8]
#endif
}
 8004b10:	bf00      	nop
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000ed00 	.word	0xe000ed00
 8004b20:	40021000 	.word	0x40021000

08004b24 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7fb fb65 	bl	80001fc <strlen>
 8004b32:	4603      	mov	r3, r0
 8004b34:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	2001      	movs	r0, #1
 8004b40:	f000 f850 	bl	8004be4 <_write>
 8004b44:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8004b46:	2201      	movs	r2, #1
 8004b48:	490b      	ldr	r1, [pc, #44]	; (8004b78 <puts+0x54>)
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	f000 f84a 	bl	8004be4 <_write>
 8004b50:	4602      	mov	r2, r0
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4413      	add	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d102      	bne.n	8004b68 <puts+0x44>
	{
		res = 0;
 8004b62:	2300      	movs	r3, #0
 8004b64:	617b      	str	r3, [r7, #20]
 8004b66:	e002      	b.n	8004b6e <puts+0x4a>
	}
	else
	{
		res = EOF;
 8004b68:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6c:	617b      	str	r3, [r7, #20]
	}

	return res;
 8004b6e:	697b      	ldr	r3, [r7, #20]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3718      	adds	r7, #24
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	08004cc4 	.word	0x08004cc4

08004b7c <__libc_init_array>:
 8004b7c:	b570      	push	{r4, r5, r6, lr}
 8004b7e:	4e0d      	ldr	r6, [pc, #52]	; (8004bb4 <__libc_init_array+0x38>)
 8004b80:	4c0d      	ldr	r4, [pc, #52]	; (8004bb8 <__libc_init_array+0x3c>)
 8004b82:	1ba4      	subs	r4, r4, r6
 8004b84:	10a4      	asrs	r4, r4, #2
 8004b86:	2500      	movs	r5, #0
 8004b88:	42a5      	cmp	r5, r4
 8004b8a:	d109      	bne.n	8004ba0 <__libc_init_array+0x24>
 8004b8c:	4e0b      	ldr	r6, [pc, #44]	; (8004bbc <__libc_init_array+0x40>)
 8004b8e:	4c0c      	ldr	r4, [pc, #48]	; (8004bc0 <__libc_init_array+0x44>)
 8004b90:	f000 f830 	bl	8004bf4 <_init>
 8004b94:	1ba4      	subs	r4, r4, r6
 8004b96:	10a4      	asrs	r4, r4, #2
 8004b98:	2500      	movs	r5, #0
 8004b9a:	42a5      	cmp	r5, r4
 8004b9c:	d105      	bne.n	8004baa <__libc_init_array+0x2e>
 8004b9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ba0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ba4:	4798      	blx	r3
 8004ba6:	3501      	adds	r5, #1
 8004ba8:	e7ee      	b.n	8004b88 <__libc_init_array+0xc>
 8004baa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bae:	4798      	blx	r3
 8004bb0:	3501      	adds	r5, #1
 8004bb2:	e7f2      	b.n	8004b9a <__libc_init_array+0x1e>
 8004bb4:	08005140 	.word	0x08005140
 8004bb8:	08005140 	.word	0x08005140
 8004bbc:	08005140 	.word	0x08005140
 8004bc0:	08005144 	.word	0x08005144

08004bc4 <memset>:
 8004bc4:	4402      	add	r2, r0
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d100      	bne.n	8004bce <memset+0xa>
 8004bcc:	4770      	bx	lr
 8004bce:	f803 1b01 	strb.w	r1, [r3], #1
 8004bd2:	e7f9      	b.n	8004bc8 <memset+0x4>

08004bd4 <strcpy>:
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004bda:	f803 2b01 	strb.w	r2, [r3], #1
 8004bde:	2a00      	cmp	r2, #0
 8004be0:	d1f9      	bne.n	8004bd6 <strcpy+0x2>
 8004be2:	4770      	bx	lr

08004be4 <_write>:
 8004be4:	4b02      	ldr	r3, [pc, #8]	; (8004bf0 <_write+0xc>)
 8004be6:	2258      	movs	r2, #88	; 0x58
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	f04f 30ff 	mov.w	r0, #4294967295
 8004bee:	4770      	bx	lr
 8004bf0:	2000078c 	.word	0x2000078c

08004bf4 <_init>:
 8004bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bf6:	bf00      	nop
 8004bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bfa:	bc08      	pop	{r3}
 8004bfc:	469e      	mov	lr, r3
 8004bfe:	4770      	bx	lr

08004c00 <_fini>:
 8004c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c02:	bf00      	nop
 8004c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c06:	bc08      	pop	{r3}
 8004c08:	469e      	mov	lr, r3
 8004c0a:	4770      	bx	lr
