<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb_tk.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb_tk
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Jun  4, 2008
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     WhisboneTK is a set of IP cores designed to be compatible with the
     
      Wishbone
     
     bus
specification. The members of the tool-kit are general purpose building-blocks that (hopefuly) make designing Wishbone compatible
devices easier. The elements in the libarary are avaliable free for any kind of use .
The parts in the library use an
     
      extended signal-set
     
     than defined in the Wishbone interface.
By moving all technology-specific code to a different, underlying package, the toolkit is fairly easy to port to other technologies.
Currently Xilinx (XST) is the supported and tested platform though there's an Altera port included along with a generic behavioral description
of all the technology-specific primitives that make sporting easy: Just make sure your implementation matches the behavioral model of
the primities and the upper layer of modules should just work.
    </p>
    <p>
     The elements currently in the library are:
     <ul>
      <li>
       
        Output register
       
      </li>
      <li>
       Input register
      </li>
      <li>
       
        Two-way bus arbiter
       
      </li>
      <li>
       
        Asyncronous (SRAM-like) slave interface
       
      </li>
      <li>
       
        Asyncronous master interface
       
      </li>
      <li>
       
        Bus resizer
       
      </li>
      <li>
       
        Single-port RAM
       
      </li>
     </ul>
     These elements are contained in the
     <code>
      wb_tk
     </code>
     package.
    </p>
    <p>
     There are some procedures useful for testing Wishbone devices in the package
     <code>
      
       test
      
     </code>
     .
    </p>
    <p>
     Other elements planned for the toolkit:
     <ul>
      <li>
       FIFO buffer
      </li>
      Simple DMA controller
      --&gt;
Various DRAM (FP, EDO, SD) interfaces
      --&gt;
      <li>
       Timer
      </li>
      <li>
       UART
      </li>
      Syncronous serial interface
      --&gt;
      <li>
       Dual-ported (shared) memory
      </li>
      <li>
       CACHE memory
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Currently in beta. Some of the cores are tested on real HW (x2s300e). Most cores are validated by simulation and all cores compile with XST 6.1.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
