// Seed: 3071996975
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2
);
  assign id_2 = id_1;
  wire id_4 = id_0;
  logic [1 : -1] id_5;
  ;
  assign id_5 = {1 << id_1{id_4}};
endmodule
module module_1 #(
    parameter id_12 = 32'd71
) (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    output wire id_10,
    input wire id_11,
    input wand _id_12
    , id_18,
    input wor id_13,
    input tri0 id_14,
    output wire id_15,
    output uwire id_16
);
  logic [1 'b0 : 1] id_19;
  assign id_18 = 1;
  logic [1 : id_12] id_20;
  assign id_4 = id_9;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_6
  );
endmodule
