<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>SRL00/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>SRL00/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\oscint00.vhdl&quot;:31:1:31:8|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\shiftLR00\oscint00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>1</Navigation>
            <Navigation>31</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\lscc\diamond\3.11_x64\bin\nt64\arquitectura_de_computadoras\primer parcial\shiftlr00\div00.vhdl&quot;:23:4:23:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including SRL00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\lscc\diamond\3.11_x64\bin\nt64\arquitectura_de_computadoras\primer parcial\shiftlr00\div00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>4</Navigation>
            <Navigation>23</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including SRL00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SRL00.OS00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SRL00.OS00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>