{"Source Block": ["oh/elink/dv/elink_e16_model.v@4369:4379@HdlStmAssign", "\n   assign next_inc8_match = (ref_dstaddr_inc8[AW-1:0] == next_dstaddr[AW-1:0]);\n   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n\n   assign type_match = (ref_ctrl[7:0] == next_ctrl[7:0]);\n\n   //# burst mode determination\n   assign burst_tran = ~cfg_burst_dis  & // bursting is enabled by user\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4366:4376", "\n   //# compare address\n   assign ref_dstaddr_inc8[AW-1:0] = ref_dstaddr[AW-1:0]+{{(AW-4){1'b0}},4'b1000};\n\n   assign next_inc8_match = (ref_dstaddr_inc8[AW-1:0] == next_dstaddr[AW-1:0]);\n   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n\n   assign type_match = (ref_ctrl[7:0] == next_ctrl[7:0]);\n"], ["oh/elink/dv/elink_e16_model.v@4371:4381", "   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n\n   assign type_match = (ref_ctrl[7:0] == next_ctrl[7:0]);\n\n   //# burst mode determination\n   assign burst_tran = ~cfg_burst_dis  & // bursting is enabled by user\n\t\t        start_new_read & // valid cycle\n\t\t        tran_read      & // only continuous burst is supported\n"], ["oh/elink/dv/elink_e16_model.v@4365:4375", "   assign double_write = next_access & next_write &  (&(next_datamode[1:0]));\n\n   //# compare address\n   assign ref_dstaddr_inc8[AW-1:0] = ref_dstaddr[AW-1:0]+{{(AW-4){1'b0}},4'b1000};\n\n   assign next_inc8_match = (ref_dstaddr_inc8[AW-1:0] == next_dstaddr[AW-1:0]);\n   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n\n"], ["oh/elink/dv/elink_e16_model.v@4363:4373", "//   assign single_write = ref_access  & ref_write  & ~(&(ref_datamode[1:0]));\n   assign single_write = 1'b0; // No special treatment for single write\n   assign double_write = next_access & next_write &  (&(next_datamode[1:0]));\n\n   //# compare address\n   assign ref_dstaddr_inc8[AW-1:0] = ref_dstaddr[AW-1:0]+{{(AW-4){1'b0}},4'b1000};\n\n   assign next_inc8_match = (ref_dstaddr_inc8[AW-1:0] == next_dstaddr[AW-1:0]);\n   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n"], ["oh/elink/dv/elink_e16_model.v@4368:4378", "   assign ref_dstaddr_inc8[AW-1:0] = ref_dstaddr[AW-1:0]+{{(AW-4){1'b0}},4'b1000};\n\n   assign next_inc8_match = (ref_dstaddr_inc8[AW-1:0] == next_dstaddr[AW-1:0]);\n   assign next_inc0_match = (ref_dstaddr[AW-1:0]      == next_dstaddr[AW-1:0]);\n\n   assign ref_ctrl[7:0]  = {ref_ctrlmode[3:0], ref_datamode[1:0], ref_write, ref_access};\n   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n\n   assign type_match = (ref_ctrl[7:0] == next_ctrl[7:0]);\n\n   //# burst mode determination\n"]], "Diff Content": {"Delete": [[4374, "   assign next_ctrl[7:0] = {next_ctrlmode[3:0],next_datamode[1:0],next_write,next_access};\n"]], "Add": [[4374, "   assign wr_fifo_full_next = (wr_gray_next[FAD-2:0] == rd_gray_pointer[FAD-2:0]) &\n"], [4374, "                              (wr_gray_next[FAD]     ^  rd_gray_pointer[FAD])     &\n"], [4374, "                              (wr_gray_next[FAD-1]   ^  rd_gray_pointer[FAD-1]);\n"], [4374, "   always @ (posedge cclk or posedge reset)\n"], [4374, "     if(reset)\n"], [4374, "       wr_fifo_full <= 1'b0;\n"], [4374, "     else if(cclk_en)\n"], [4374, "       wr_fifo_full <=wr_fifo_full_next;\n"]]}}