[2021-09-09 09:54:47,306]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 09:54:47,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:55:07,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; ".

Peak memory: 23920640 bytes

[2021-09-09 09:55:07,757]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:55:08,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37580800 bytes

[2021-09-09 09:55:08,294]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 09:55:08,294]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:55:09,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6147
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6147
score:100
	Report mapping result:
		klut_size()     :6679
		klut.num_gates():6216
		max delay       :15
		max area        :6147
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :216
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :5969
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 52367360 bytes

[2021-09-09 09:55:09,721]mapper_test.py:220:[INFO]: area: 6216 level: 15
[2021-09-09 11:50:40,602]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 11:50:40,602]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:51:00,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; ".

Peak memory: 24088576 bytes

[2021-09-09 11:51:00,828]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:51:01,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37863424 bytes

[2021-09-09 11:51:01,314]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 11:51:01,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:51:11,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6147
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10706
score:100
	Report mapping result:
		klut_size()     :6679
		klut.num_gates():6216
		max delay       :15
		max area        :6147
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :216
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :5969
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134799360 bytes

[2021-09-09 11:51:11,517]mapper_test.py:220:[INFO]: area: 6216 level: 15
[2021-09-09 13:20:54,107]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 13:20:54,107]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:21:14,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; ".

Peak memory: 23547904 bytes

[2021-09-09 13:21:14,320]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:21:14,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37699584 bytes

[2021-09-09 13:21:14,804]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 13:21:14,804]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:21:24,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6165
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10627
score:100
	Report mapping result:
		klut_size()     :6696
		klut.num_gates():6233
		max delay       :16
		max area        :6165
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :204
		LUT fanins:3	 numbers :49
		LUT fanins:4	 numbers :5979
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134516736 bytes

[2021-09-09 13:21:24,789]mapper_test.py:220:[INFO]: area: 6233 level: 16
[2021-09-09 15:03:07,865]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 15:03:07,865]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:03:07,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:03:08,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37593088 bytes

[2021-09-09 15:03:08,402]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 15:03:08,402]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:03:19,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6070
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10203
score:100
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134676480 bytes

[2021-09-09 15:03:19,737]mapper_test.py:220:[INFO]: area: 6136 level: 15
[2021-09-09 15:32:12,559]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 15:32:12,559]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:32:12,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:32:13,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37392384 bytes

[2021-09-09 15:32:13,091]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 15:32:13,091]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:32:24,321]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6070
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10203
score:100
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134557696 bytes

[2021-09-09 15:32:24,322]mapper_test.py:220:[INFO]: area: 6136 level: 15
[2021-09-09 16:10:15,129]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 16:10:15,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:10:15,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:10:15,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37429248 bytes

[2021-09-09 16:10:15,668]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 16:10:15,668]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:10:26,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6070
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10202
score:100
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134582272 bytes

[2021-09-09 16:10:26,914]mapper_test.py:220:[INFO]: area: 6136 level: 15
[2021-09-09 16:44:57,641]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 16:44:57,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:57,642]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:58,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37539840 bytes

[2021-09-09 16:44:58,206]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 16:44:58,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:45:09,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6070
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10202
score:100
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134811648 bytes

[2021-09-09 16:45:09,519]mapper_test.py:220:[INFO]: area: 6136 level: 15
[2021-09-09 17:21:20,862]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-09 17:21:20,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:21:20,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:21:21,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37478400 bytes

[2021-09-09 17:21:21,397]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-09 17:21:21,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:21:32,550]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10236
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134557696 bytes

[2021-09-09 17:21:32,551]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-13 23:27:07,139]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-13 23:27:07,140]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:27:07,140]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:27:07,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37363712 bytes

[2021-09-13 23:27:07,626]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-13 23:27:07,626]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:27:16,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:30
	current map manager:
		current min nodes:11717
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12401
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 110931968 bytes

[2021-09-13 23:27:16,432]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-13 23:41:46,991]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-13 23:41:46,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:46,992]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:47,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37105664 bytes

[2021-09-13 23:41:47,470]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-13 23:41:47,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:48,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 50909184 bytes

[2021-09-13 23:41:48,747]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-14 08:56:40,141]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-14 08:56:40,142]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:40,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:40,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37306368 bytes

[2021-09-14 08:56:40,671]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-14 08:56:40,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:50,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10236
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 134516736 bytes

[2021-09-14 08:56:50,431]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-14 09:20:45,186]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-14 09:20:45,187]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:45,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:45,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 36990976 bytes

[2021-09-14 09:20:45,687]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-14 09:20:45,687]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:46,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 52027392 bytes

[2021-09-14 09:20:46,980]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-15 15:30:43,768]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-15 15:30:43,768]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:43,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:44,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37072896 bytes

[2021-09-15 15:30:44,259]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-15 15:30:44,259]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:52,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:30
	current map manager:
		current min nodes:11717
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10814
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 84418560 bytes

[2021-09-15 15:30:52,128]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-15 15:54:11,064]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-15 15:54:11,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:11,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:11,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37466112 bytes

[2021-09-15 15:54:11,505]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-15 15:54:11,506]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:12,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 21164032 bytes

[2021-09-15 15:54:12,624]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-18 14:01:13,898]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-18 14:01:13,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:01:13,899]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:01:14,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37306368 bytes

[2021-09-18 14:01:14,393]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-18 14:01:14,393]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:01:22,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10765
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 101838848 bytes

[2021-09-18 14:01:22,226]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-18 16:25:51,022]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-18 16:25:51,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:51,023]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:51,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37150720 bytes

[2021-09-18 16:25:51,466]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-18 16:25:51,466]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:59,084]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10814
score:100
	Report mapping result:
		klut_size()     :6600
		klut.num_gates():6137
		max delay       :15
		max area        :6071
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 92979200 bytes

[2021-09-18 16:25:59,084]mapper_test.py:220:[INFO]: area: 6137 level: 15
[2021-09-22 08:57:22,925]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-22 08:57:22,926]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:22,926]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:23,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37130240 bytes

[2021-09-22 08:57:23,382]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-22 08:57:23,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:27,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :16
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 62156800 bytes

[2021-09-22 08:57:27,536]mapper_test.py:220:[INFO]: area: 6136 level: 16
[2021-09-22 11:24:35,184]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-22 11:24:35,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:35,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:35,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37277696 bytes

[2021-09-22 11:24:35,677]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-22 11:24:35,677]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:43,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 70950912 bytes

[2021-09-22 11:24:43,059]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-23 16:43:21,472]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-23 16:43:21,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:21,473]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:21,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37404672 bytes

[2021-09-23 16:43:21,910]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-23 16:43:21,910]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:30,313]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
balancing!
	current map manager:
		current min nodes:11717
		current min depth:32
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:32
balancing!
	current map manager:
		current min nodes:11717
		current min depth:31
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 71921664 bytes

[2021-09-23 16:43:30,314]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-23 17:06:35,520]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-23 17:06:35,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:35,521]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:35,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37232640 bytes

[2021-09-23 17:06:35,964]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-23 17:06:35,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:43,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
balancing!
	current map manager:
		current min nodes:11717
		current min depth:32
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:32
balancing!
	current map manager:
		current min nodes:11717
		current min depth:31
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 71061504 bytes

[2021-09-23 17:06:43,555]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-23 18:07:59,615]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-23 18:07:59,615]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:59,615]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:08:00,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37236736 bytes

[2021-09-23 18:08:00,061]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-23 18:08:00,061]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:08:08,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
balancing!
	current map manager:
		current min nodes:11717
		current min depth:32
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:32
balancing!
	current map manager:
		current min nodes:11717
		current min depth:31
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 71888896 bytes

[2021-09-23 18:08:08,488]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-27 16:35:09,368]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-27 16:35:09,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:35:09,372]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:35:09,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37220352 bytes

[2021-09-27 16:35:09,886]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-27 16:35:09,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:35:19,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
balancing!
	current map manager:
		current min nodes:11717
		current min depth:32
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:32
balancing!
	current map manager:
		current min nodes:11717
		current min depth:31
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 66904064 bytes

[2021-09-27 16:35:19,042]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-27 17:41:55,486]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-27 17:41:55,486]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:55,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:55,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37179392 bytes

[2021-09-27 17:41:55,930]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-27 17:41:55,930]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:03,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
balancing!
	current map manager:
		current min nodes:11717
		current min depth:32
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:32
balancing!
	current map manager:
		current min nodes:11717
		current min depth:31
rewriting!
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10975
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 67018752 bytes

[2021-09-27 17:42:03,855]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-28 02:08:11,355]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-28 02:08:11,355]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:08:11,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:08:11,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37089280 bytes

[2021-09-28 02:08:11,806]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-28 02:08:11,806]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:08:19,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 67272704 bytes

[2021-09-28 02:08:19,858]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-28 16:47:43,821]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-28 16:47:43,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:43,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:44,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37167104 bytes

[2021-09-28 16:47:44,319]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-28 16:47:44,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:51,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 71110656 bytes

[2021-09-28 16:47:51,871]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-09-28 17:26:44,631]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-09-28 17:26:44,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:44,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:45,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37146624 bytes

[2021-09-28 17:26:45,086]mapper_test.py:156:[INFO]: area: 4615 level: 15
[2021-09-28 17:26:45,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:52,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10955
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 95346688 bytes

[2021-09-28 17:26:52,865]mapper_test.py:220:[INFO]: area: 6141 level: 15
[2021-10-09 10:41:19,284]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-09 10:41:19,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:19,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:19,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.03 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37224448 bytes

[2021-10-09 10:41:19,721]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-09 10:41:19,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:23,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11664
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 30748672 bytes

[2021-10-09 10:41:23,460]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-09 11:23:54,312]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-09 11:23:54,312]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:54,312]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:54,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37253120 bytes

[2021-10-09 11:23:54,759]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-09 11:23:54,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:58,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11664
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 44773376 bytes

[2021-10-09 11:23:58,370]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-09 16:31:42,074]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-09 16:31:42,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:42,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:42,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37289984 bytes

[2021-10-09 16:31:42,536]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-09 16:31:42,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:45,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 28540928 bytes

[2021-10-09 16:31:45,328]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-09 16:48:50,217]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-09 16:48:50,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:50,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:50,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.03 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37339136 bytes

[2021-10-09 16:48:50,665]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-09 16:48:50,665]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:53,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 28618752 bytes

[2021-10-09 16:48:53,439]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-12 10:57:53,724]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-12 10:57:53,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:53,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:54,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37257216 bytes

[2021-10-12 10:57:54,240]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-12 10:57:54,241]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:02,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10969
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 50638848 bytes

[2021-10-12 10:58:02,270]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-12 11:18:04,262]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-12 11:18:04,262]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:04,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:04,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37257216 bytes

[2021-10-12 11:18:04,724]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-12 11:18:04,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:08,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11664
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 30285824 bytes

[2021-10-12 11:18:08,644]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-12 13:33:21,750]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-12 13:33:21,751]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:21,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:22,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37384192 bytes

[2021-10-12 13:33:22,213]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-12 13:33:22,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:30,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10969
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 50671616 bytes

[2021-10-12 13:33:30,238]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-12 15:04:01,883]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-12 15:04:01,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:04:01,884]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:04:02,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 36999168 bytes

[2021-10-12 15:04:02,346]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-12 15:04:02,346]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:04:10,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10969
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 51032064 bytes

[2021-10-12 15:04:10,496]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-12 18:48:54,497]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-12 18:48:54,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:54,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:54,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37318656 bytes

[2021-10-12 18:48:54,969]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-12 18:48:54,969]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:03,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11102
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37548032 bytes

[2021-10-12 18:49:03,356]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-18 11:42:23,142]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-18 11:42:23,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:23,143]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:23,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37261312 bytes

[2021-10-18 11:42:23,648]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-18 11:42:23,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:32,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11102
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37515264 bytes

[2021-10-18 11:42:32,057]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-18 12:03:51,015]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-18 12:03:51,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:51,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:51,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37453824 bytes

[2021-10-18 12:03:51,483]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-18 12:03:51,483]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:52,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19210240 bytes

[2021-10-18 12:03:52,174]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-19 14:11:48,155]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-19 14:11:48,155]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:48,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:48,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37175296 bytes

[2021-10-19 14:11:48,615]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-19 14:11:48,616]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:49,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19128320 bytes

[2021-10-19 14:11:49,298]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-22 13:33:02,123]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-22 13:33:02,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:02,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:02,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37261312 bytes

[2021-10-22 13:33:02,580]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-22 13:33:02,580]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:05,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 21970944 bytes

[2021-10-22 13:33:05,433]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-22 13:53:55,125]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-22 13:53:55,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:55,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:55,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37154816 bytes

[2021-10-22 13:53:55,580]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-22 13:53:55,580]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:58,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 22061056 bytes

[2021-10-22 13:53:58,387]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-22 14:02:08,914]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-22 14:02:08,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:08,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:09,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37502976 bytes

[2021-10-22 14:02:09,375]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-22 14:02:09,376]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:10,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19181568 bytes

[2021-10-22 14:02:10,056]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-22 14:05:29,948]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-22 14:05:29,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:29,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:30,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37167104 bytes

[2021-10-22 14:05:30,404]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-22 14:05:30,404]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:31,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19107840 bytes

[2021-10-22 14:05:31,087]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-23 13:32:02,692]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-23 13:32:02,692]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:02,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:03,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37208064 bytes

[2021-10-23 13:32:03,153]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-23 13:32:03,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:10,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :9984
score:100
	Report mapping result:
		klut_size()     :10448
		klut.num_gates():9985
		max delay       :15
		max area        :9984
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2760
		LUT fanins:3	 numbers :2991
		LUT fanins:4	 numbers :4233
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37568512 bytes

[2021-10-23 13:32:10,997]mapper_test.py:224:[INFO]: area: 9985 level: 15
[2021-10-24 17:43:35,099]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-24 17:43:35,099]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:35,099]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:35,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37236736 bytes

[2021-10-24 17:43:35,557]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-24 17:43:35,558]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:43,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :9984
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37482496 bytes

[2021-10-24 17:43:43,792]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-24 18:04:02,219]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-24 18:04:02,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:04:02,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:04:02,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37085184 bytes

[2021-10-24 18:04:02,689]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-24 18:04:02,689]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:04:10,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:32
	current map manager:
		current min nodes:11717
		current min depth:31
	current map manager:
		current min nodes:11717
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6075
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11102
score:100
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37490688 bytes

[2021-10-24 18:04:10,929]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-26 10:25:21,191]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-26 10:25:21,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:21,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:21,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37048320 bytes

[2021-10-26 10:25:21,655]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-26 10:25:21,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:22,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	current map manager:
		current min nodes:11717
		current min depth:40
	Report mapping result:
		klut_size()     :6746
		klut.num_gates():6283
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2233
		LUT fanins:4	 numbers :3785
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19152896 bytes

[2021-10-26 10:25:22,575]mapper_test.py:224:[INFO]: area: 6283 level: 15
[2021-10-26 11:01:45,895]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-26 11:01:45,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:45,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:46,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37449728 bytes

[2021-10-26 11:01:46,361]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-26 11:01:46,361]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:55,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6746
		klut.num_gates():6283
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2233
		LUT fanins:4	 numbers :3785
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37199872 bytes

[2021-10-26 11:01:55,378]mapper_test.py:224:[INFO]: area: 6283 level: 15
[2021-10-26 11:22:42,275]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-26 11:22:42,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:42,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:42,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37134336 bytes

[2021-10-26 11:22:42,736]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-26 11:22:42,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:50,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :10106
		klut.num_gates():9643
		max delay       :15
		max area        :9984
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :407
		LUT fanins:3	 numbers :4114
		LUT fanins:4	 numbers :5121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37380096 bytes

[2021-10-26 11:22:50,883]mapper_test.py:224:[INFO]: area: 9643 level: 15
[2021-10-26 12:20:47,416]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-26 12:20:47,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:47,416]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:47,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37371904 bytes

[2021-10-26 12:20:47,875]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-26 12:20:47,875]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:55,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6604
		klut.num_gates():6141
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1461
		LUT fanins:3	 numbers :1635
		LUT fanins:4	 numbers :3044
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 37199872 bytes

[2021-10-26 12:20:55,980]mapper_test.py:224:[INFO]: area: 6141 level: 15
[2021-10-26 14:12:52,477]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-26 14:12:52,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:52,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:52,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37244928 bytes

[2021-10-26 14:12:52,944]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-26 14:12:52,944]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:53,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6746
		klut.num_gates():6283
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2233
		LUT fanins:4	 numbers :3785
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 18915328 bytes

[2021-10-26 14:12:53,761]mapper_test.py:224:[INFO]: area: 6283 level: 15
[2021-10-29 16:09:57,418]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-10-29 16:09:57,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:57,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:57,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37203968 bytes

[2021-10-29 16:09:57,882]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-10-29 16:09:57,883]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:58,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :8849
		klut.num_gates():8386
		max delay       :16
		max area        :8317
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :381
		LUT fanins:3	 numbers :3018
		LUT fanins:4	 numbers :4986
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
Peak memory: 19087360 bytes

[2021-10-29 16:09:58,663]mapper_test.py:224:[INFO]: area: 8386 level: 16
[2021-11-03 09:51:35,351]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-03 09:51:35,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:35,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:35,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37281792 bytes

[2021-11-03 09:51:35,816]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-03 09:51:35,816]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:37,333]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :8849
		klut.num_gates():8386
		max delay       :15
		max area        :6075
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :381
		LUT fanins:3	 numbers :3018
		LUT fanins:4	 numbers :4986
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig_output.v
	Peak memory: 21622784 bytes

[2021-11-03 09:51:37,334]mapper_test.py:226:[INFO]: area: 8386 level: 15
[2021-11-03 10:03:43,852]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-03 10:03:43,852]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:43,853]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:44,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37388288 bytes

[2021-11-03 10:03:44,324]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-03 10:03:44,325]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:46,001]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :9117
		klut.num_gates():8654
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :1865
		LUT fanins:4	 numbers :6418
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig_output.v
	Peak memory: 21590016 bytes

[2021-11-03 10:03:46,002]mapper_test.py:226:[INFO]: area: 8654 level: 15
[2021-11-03 13:43:43,243]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-03 13:43:43,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:43,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:43,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37531648 bytes

[2021-11-03 13:43:43,708]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-03 13:43:43,708]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:45,396]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :9117
		klut.num_gates():8654
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :1865
		LUT fanins:4	 numbers :6418
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig_output.v
	Peak memory: 21680128 bytes

[2021-11-03 13:43:45,397]mapper_test.py:226:[INFO]: area: 8654 level: 15
[2021-11-03 13:49:59,007]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-03 13:49:59,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:59,007]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:59,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37224448 bytes

[2021-11-03 13:49:59,474]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-03 13:49:59,474]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:01,150]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :9117
		klut.num_gates():8654
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :370
		LUT fanins:3	 numbers :1865
		LUT fanins:4	 numbers :6418
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig_output.v
	Peak memory: 21610496 bytes

[2021-11-03 13:50:01,151]mapper_test.py:226:[INFO]: area: 8654 level: 15
[2021-11-04 15:56:53,115]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-04 15:56:53,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:53,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:53,565]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37101568 bytes

[2021-11-04 15:56:53,593]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-04 15:56:53,593]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:55,334]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6772
		klut.num_gates():6309
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :304
		LUT fanins:3	 numbers :1320
		LUT fanins:4	 numbers :4684
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig_output.v
	Peak memory: 21475328 bytes

[2021-11-04 15:56:55,335]mapper_test.py:226:[INFO]: area: 6309 level: 15
[2021-11-16 12:28:01,090]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-16 12:28:01,091]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:01,091]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:01,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37318656 bytes

[2021-11-16 12:28:01,605]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-16 12:28:01,605]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:02,495]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.284881 secs
	Report mapping result:
		klut_size()     :6772
		klut.num_gates():6309
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :304
		LUT fanins:3	 numbers :1320
		LUT fanins:4	 numbers :4684
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19361792 bytes

[2021-11-16 12:28:02,495]mapper_test.py:228:[INFO]: area: 6309 level: 15
[2021-11-16 14:16:57,669]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-16 14:16:57,670]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:57,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:58,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37261312 bytes

[2021-11-16 14:16:58,175]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-16 14:16:58,176]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:59,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.29594 secs
	Report mapping result:
		klut_size()     :6772
		klut.num_gates():6309
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :304
		LUT fanins:3	 numbers :1320
		LUT fanins:4	 numbers :4684
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19296256 bytes

[2021-11-16 14:16:59,113]mapper_test.py:228:[INFO]: area: 6309 level: 15
[2021-11-16 14:23:17,928]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-16 14:23:17,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:17,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:18,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37040128 bytes

[2021-11-16 14:23:18,449]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-16 14:23:18,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:19,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.289201 secs
	Report mapping result:
		klut_size()     :6772
		klut.num_gates():6309
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :304
		LUT fanins:3	 numbers :1320
		LUT fanins:4	 numbers :4684
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19247104 bytes

[2021-11-16 14:23:19,386]mapper_test.py:228:[INFO]: area: 6309 level: 15
[2021-11-17 16:35:57,850]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-17 16:35:57,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:57,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:58,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37236736 bytes

[2021-11-17 16:35:58,316]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-17 16:35:58,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:59,191]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.282726 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19931136 bytes

[2021-11-17 16:35:59,192]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-18 10:18:29,995]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-18 10:18:29,995]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:29,996]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:30,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37453824 bytes

[2021-11-18 10:18:30,515]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-18 10:18:30,515]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:31,630]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.467926 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6136
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 22331392 bytes

[2021-11-18 10:18:31,631]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-23 16:11:20,583]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-23 16:11:20,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:20,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:21,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37208064 bytes

[2021-11-23 16:11:21,082]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-23 16:11:21,082]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:22,203]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.462595 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6136
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 21426176 bytes

[2021-11-23 16:11:22,203]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-23 16:42:18,797]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-23 16:42:18,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:18,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:19,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37036032 bytes

[2021-11-23 16:42:19,272]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-23 16:42:19,272]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:20,379]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.464961 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6136
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 21463040 bytes

[2021-11-23 16:42:20,380]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 11:38:42,829]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 11:38:42,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:42,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:43,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37326848 bytes

[2021-11-24 11:38:43,291]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 11:38:43,292]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:43,896]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.011679 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 18743296 bytes

[2021-11-24 11:38:43,897]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 12:01:57,179]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 12:01:57,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:57,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:57,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37146624 bytes

[2021-11-24 12:01:57,648]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 12:01:57,648]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:58,252]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.011551 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 18808832 bytes

[2021-11-24 12:01:58,253]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 12:05:37,707]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 12:05:37,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:37,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:38,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37150720 bytes

[2021-11-24 12:05:38,168]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 12:05:38,168]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:39,036]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.283009 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19828736 bytes

[2021-11-24 12:05:39,037]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 12:11:18,458]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 12:11:18,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:18,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:18,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37199872 bytes

[2021-11-24 12:11:18,917]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 12:11:18,917]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:19,567]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
[i] total time =  0.09 secs
Mapping time: 0.08948 secs
	Report mapping result:
		klut_size()     :4855
		klut.num_gates():4392
		max delay       :28
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :887
		LUT fanins:3	 numbers :921
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 44425216 bytes

[2021-11-24 12:11:19,568]mapper_test.py:228:[INFO]: area: 4392 level: 28
[2021-11-24 12:57:36,240]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 12:57:36,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:36,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:36,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37478400 bytes

[2021-11-24 12:57:36,701]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 12:57:36,701]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:37,571]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.282226 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 19779584 bytes

[2021-11-24 12:57:37,572]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 13:08:58,096]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 13:08:58,096]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:58,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:58,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37285888 bytes

[2021-11-24 13:08:58,604]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 13:08:58,604]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:07,314]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.283063 secs
Mapping time: 0.456573 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 37232640 bytes

[2021-11-24 13:09:07,314]mapper_test.py:228:[INFO]: area: 6136 level: 15
[2021-11-24 13:32:01,752]mapper_test.py:79:[INFO]: run case "b21_comb"
[2021-11-24 13:32:01,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:01,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:02,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11255.  Ch =     0.  Total mem =    1.67 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    5920.0.  Edge =    19318.  Cut =    92325.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5113.0.  Edge =    18249.  Cut =    86582.  T =     0.04 sec
P:  Del =   15.00.  Ar =    4920.0.  Edge =    16519.  Cut =    90301.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4818.0.  Edge =    16289.  Cut =    90301.  T =     0.01 sec
F:  Del =   15.00.  Ar =    4718.0.  Edge =    16035.  Cut =    65616.  T =     0.02 sec
E:  Del =   15.00.  Ar =    4687.0.  Edge =    15970.  Cut =    65616.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4638.0.  Edge =    15465.  Cut =    63254.  T =     0.04 sec
E:  Del =   15.00.  Ar =    4618.0.  Edge =    15443.  Cut =    63254.  T =     0.01 sec
A:  Del =   15.00.  Ar =    4615.0.  Edge =    15439.  Cut =    62649.  T =     0.03 sec
E:  Del =   15.00.  Ar =    4614.0.  Edge =    15438.  Cut =    62649.  T =     0.01 sec
Total time =     0.23 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %
Peak memory: 37281792 bytes

[2021-11-24 13:32:02,217]mapper_test.py:160:[INFO]: area: 4615 level: 15
[2021-11-24 13:32:02,217]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:10,259]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
Mapping time: 0.011349 secs
Mapping time: 0.020659 secs
	Report mapping result:
		klut_size()     :6599
		klut.num_gates():6136
		max delay       :15
		max area        :6070
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1458
		LUT fanins:3	 numbers :1631
		LUT fanins:4	 numbers :3046
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v
	Peak memory: 37109760 bytes

[2021-11-24 13:32:10,260]mapper_test.py:228:[INFO]: area: 6136 level: 15
