\hypertarget{atm328p__usart_8h_source}{}\doxysection{atm328p\+\_\+usart.\+h}
\label{atm328p__usart_8h_source}\index{src/atm328p/atm328p\_usart.h@{src/atm328p/atm328p\_usart.h}}
\mbox{\hyperlink{atm328p__usart_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef \_\_ATM328P\_USART\_H\_\_}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define \_\_ATM328P\_USART\_H\_\_}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{types_8h}{types.h}}"{}}}
\DoxyCodeLine{5 }
\DoxyCodeLine{6 }
\DoxyCodeLine{7 \textcolor{comment}{/* USART Control and Status Register n A */}}
\DoxyCodeLine{8 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{9     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{10         \textcolor{comment}{/* Multi-\/processor Communication Mode (R/W) */}}
\DoxyCodeLine{11         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_a4ce180c0bf5cd06c8876082607e238db}{MCPMn}} : 1;}
\DoxyCodeLine{12         \textcolor{comment}{/* Double the USART Transmission Speed (R/W) */}}
\DoxyCodeLine{13         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_a5c4ba3386ffced83b125a045722190c2}{U2Xn}} : 1;}
\DoxyCodeLine{14         \textcolor{comment}{/* USART Parity Error (R) */}}
\DoxyCodeLine{15         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_af22607875e1214ac4d01b33cc1f562c4}{UPEn}} : 1;}
\DoxyCodeLine{16         \textcolor{comment}{/* Data OverRun (R) */}}
\DoxyCodeLine{17         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_adf62713b981fefe7edb1aba9e54a6c64}{DORn}} : 1;}
\DoxyCodeLine{18         \textcolor{comment}{/* Frame Error (R) */}}
\DoxyCodeLine{19         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_ab5c67b2d2ca4c763aa13403dce293acb}{FEn}} : 1;}
\DoxyCodeLine{20         \textcolor{comment}{/* USART Data Register Empty (R) */}}
\DoxyCodeLine{21         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_a8b0de977490c2beda51c5f696f7db7f1}{UDREn}} : 1;}
\DoxyCodeLine{22         \textcolor{comment}{/* USART Transmit Complete (R/W) */}}
\DoxyCodeLine{23         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_ac7756bfe5a0f0ab44e9f5d38af9cfe66}{TXCn}} : 1;}
\DoxyCodeLine{24         \textcolor{comment}{/* USART Receive Complete (R) */}}
\DoxyCodeLine{25         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_a669badfb4bdee6f7bcc4157a122aa322}{RXCn}} : 1;}
\DoxyCodeLine{26     \} bits;}
\DoxyCodeLine{27     \mbox{\hyperlink{types_8h_ab19bea15932075d9523c7070e1ee7272}{VU8\_T}} \mbox{\hyperlink{union_u_c_s_rn_a___t_a19b1a1264c2d30bbe9775b7ca8ce21f7}{byte}};}
\DoxyCodeLine{28 \} \mbox{\hyperlink{union_u_c_s_rn_a___t}{UCSRnA\_T}};}
\DoxyCodeLine{29 }
\DoxyCodeLine{30 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} \mbox{\hyperlink{union_u_c_s_rn_a___t}{UCSRnA\_T}} \mbox{\hyperlink{atm328p__usart_8h_a4f6eed80b2d962aef2faff8dbe717ec3}{UCSR0A}};}
\DoxyCodeLine{31 }
\DoxyCodeLine{32 }
\DoxyCodeLine{33 \textcolor{comment}{/* USART Control and Status Register n B */}}
\DoxyCodeLine{34 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{35     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{36         \textcolor{comment}{/* Transmit Data Bit 8 n (R/W) */}}
\DoxyCodeLine{37         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a69723454ba3b10faecfad3c587b4cd23}{TXB8n}} : 1;}
\DoxyCodeLine{38         \textcolor{comment}{/* Receive Data Bit 8 n (R) */}}
\DoxyCodeLine{39         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a7590c9502052f2707d2c62d75deb7a42}{RXB8n}} : 1;}
\DoxyCodeLine{40         \textcolor{comment}{/* Character Size n (R/W) */}}
\DoxyCodeLine{41         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a404b8892023529246fab1ae1bffaab1f}{UCSZn2}} : 1;}
\DoxyCodeLine{42         \textcolor{comment}{/* Transmitter Enable n (R/W) */}}
\DoxyCodeLine{43         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a5b3f1731707b839b36e711437cb3e313}{TXENn}} : 1;}
\DoxyCodeLine{44         \textcolor{comment}{/* Receiver Enable n (R/W) */}}
\DoxyCodeLine{45         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a16b6d5fe2df14d2162f9036a28a0af99}{RXENn}} : 1;}
\DoxyCodeLine{46         \textcolor{comment}{/* USART Data Register Empty Interrupt Enable (R/W) */}}
\DoxyCodeLine{47         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_a82f4fc7568999995c2aebc53dda1a6a7}{UDRIEn}} : 1;}
\DoxyCodeLine{48         \textcolor{comment}{/* TX Complete Interrupt Enable (R/W) */}}
\DoxyCodeLine{49         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_afa099a1eca60f223beb2b16d4d2e8beb}{TXCIEn}} : 1;}
\DoxyCodeLine{50         \textcolor{comment}{/* RX Complete Interrupt Enable (R/W) */}}
\DoxyCodeLine{51         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_aa31533773c41e5843c908aefbb428f79}{RXCIEn}} : 1;}
\DoxyCodeLine{52     \} bits;}
\DoxyCodeLine{53     \mbox{\hyperlink{types_8h_ab19bea15932075d9523c7070e1ee7272}{VU8\_T}} \mbox{\hyperlink{union_u_c_s_rn_b___t_adef06cdba84fae14d606d0c64b552c87}{byte}};}
\DoxyCodeLine{54 \} \mbox{\hyperlink{union_u_c_s_rn_b___t}{UCSRnB\_T}};}
\DoxyCodeLine{55 }
\DoxyCodeLine{56 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} \mbox{\hyperlink{union_u_c_s_rn_b___t}{UCSRnB\_T}} \mbox{\hyperlink{atm328p__usart_8h_ae25aca8b5d25c334a0f0e5dcbbf55092}{UCSR0B}};}
\DoxyCodeLine{57 }
\DoxyCodeLine{58 }
\DoxyCodeLine{59 \textcolor{comment}{/* USART Control and Status Register n C */}}
\DoxyCodeLine{60 }
\DoxyCodeLine{61 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{62     \textcolor{keyword}{struct }\{}
\DoxyCodeLine{63         \textcolor{comment}{/* Clock Polarity (R/W) */}}
\DoxyCodeLine{64         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a581f79f2f3d23d2279403d177fc41810}{UCPOLn}} : 1;}
\DoxyCodeLine{65         \textcolor{comment}{/* Character Size (R/W) */}}
\DoxyCodeLine{66         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a15deb9e4bb24effbd3659ee6cf351ea3}{UCSZn0}} : 1;}
\DoxyCodeLine{67         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a426288f54fae2e64470fbef7e8c832d0}{UCSZn1}} : 1;}
\DoxyCodeLine{68         \textcolor{comment}{/* Stop Bit Select (R/W) */}}
\DoxyCodeLine{69         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a9ecb4aa2f19a053729470f0e7bab57f5}{USBSn}} : 1;}
\DoxyCodeLine{70         \textcolor{comment}{/* Parity Mode (R/W) */}}
\DoxyCodeLine{71         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_ab6dee111117a5de0c1c04f626455d5b4}{UPMn0}} : 1;}
\DoxyCodeLine{72         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_adecc692943995678a1e49d0520f94575}{UPMn1}} : 1;}
\DoxyCodeLine{73         \textcolor{comment}{/* USART Mode Select (R/W) */}}
\DoxyCodeLine{74         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_afd80ca0435c7a0432f5962d01a6e7219}{UMSELn0}} : 1;}
\DoxyCodeLine{75         \mbox{\hyperlink{types_8h_a6e23ff752ba726926a468b57c8f6ab20}{VBOOL\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a797e550da62b19cb5d396629b2bdca13}{UMSELn1}} : 1;}
\DoxyCodeLine{76     \} bits;}
\DoxyCodeLine{77     \mbox{\hyperlink{types_8h_ab19bea15932075d9523c7070e1ee7272}{VU8\_T}} \mbox{\hyperlink{union_u_c_s_rn_c___t_a14d21a79ec34507c71b03cf1535fb48e}{byte}};}
\DoxyCodeLine{78 \} \mbox{\hyperlink{union_u_c_s_rn_c___t}{UCSRnC\_T}};}
\DoxyCodeLine{79 }
\DoxyCodeLine{80 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} \mbox{\hyperlink{union_u_c_s_rn_c___t}{UCSRnC\_T}} \mbox{\hyperlink{atm328p__usart_8h_a47da9223fbf940e0607b17725b2e376c}{UCSR0C}};}
\DoxyCodeLine{81 }
\DoxyCodeLine{82 }
\DoxyCodeLine{83 \textcolor{comment}{/* USART I/O Data Register 0 */}}
\DoxyCodeLine{84 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\_T}} \mbox{\hyperlink{atm328p__usart_8h_ac895dd24586949478257d0948aaf44a1}{UDR0}};}
\DoxyCodeLine{85 }
\DoxyCodeLine{86 }
\DoxyCodeLine{87 \textcolor{comment}{/* USART Baud Rate Registers */}}
\DoxyCodeLine{88 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} \mbox{\hyperlink{union_h_a_l_f_w_o_r_d___t}{HALFWORD\_T}} \mbox{\hyperlink{atm328p__usart_8h_a6ba6689ac3256adcd582f8fd33f5ffa8}{UBRR0}};}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define UBRRn\_MASK 0b0000111111111111}}
\DoxyCodeLine{90 }
\DoxyCodeLine{91 \textcolor{comment}{/* USART Baud Rate Register values for fosc = 16-\/MHz */}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define UBRRn\_2400bps    (U16\_T) 416u}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define UBRRn\_4800bps    (U16\_T) 207u}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define UBRRn\_9600bps    (U16\_T) 103u}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define UBRRn\_14400bps   (U16\_T) 68u}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define UBRRn\_19200bps   (U16\_T) 51u}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define UBRRn\_28800bps   (U16\_T) 34u}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define UBRRn\_38400bps   (U16\_T) 25u}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define UBRRn\_57600bps   (U16\_T) 16u}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define UBRRn\_76800bps   (U16\_T) 12u}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define UBRRn\_115200bps  (U16\_T) 8u}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define UBRRn\_230400bps  (U16\_T) 3u}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define UBRRn\_250000bps  (U16\_T) 3u}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define UBRRn\_500000bps  (U16\_T) 1u}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define UBRRn\_1000000bps (U16\_T) 0}}
\DoxyCodeLine{106 }
\DoxyCodeLine{107 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
