// Seed: 537445057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd64,
    parameter id_6 = 32'd88
) (
    output tri1 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 _id_3,
    input wire id_4,
    output supply0 id_5,
    output wor _id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wand id_9
);
  logic [id_6  ==  id_3 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  id_12 :
  assert property (@(posedge -1 == 1) id_4 || id_12 ? 1 : 1)
  else $clog2(79);
  ;
  wire id_13;
endmodule
