T_1 F_1 ( T_2 V_1 , T_2 V_2 )\r\n{\r\nT_3 V_3 [ 4 ] [ 8 ] = {\r\n{ 0x1b , 0x36 , 0x51 , 0x6c , 0xa2 , 0xd8 , 0xf3 , 0x10e }\r\n,\r\n{ 0x1e , 0x3c , 0x5a , 0x78 , 0xb4 , 0xf0 , 0x10e , 0x12c }\r\n,\r\n{ 0x0d , 0x1a , 0x27 , 0x34 , 0x4e , 0x68 , 0x75 , 0x82 }\r\n,\r\n{ 0x0e , 0x1c , 0x2b , 0x39 , 0x56 , 0x73 , 0x82 , 0x90 }\r\n} ;\r\nT_1 V_4 ;\r\nif ( V_2 & F_2 ( 0 ) ) {\r\nif ( V_1 == V_5 ) {\r\nif ( V_2 & F_2 ( 2 ) )\r\nV_4 = 0x0D ;\r\nelse\r\nV_4 = 0x0C ;\r\n} else if ( V_1 < 8 ) {\r\nif ( V_2 & F_2 ( 1 ) ) {\r\nif ( V_2 & F_2 ( 2 ) )\r\nV_4 = V_3 [ 1 ] [ V_1 ] ;\r\nelse\r\nV_4 = V_3 [ 0 ] [ V_1 ] ;\r\n} else {\r\nif ( V_2 & F_2 ( 2 ) )\r\nV_4 = V_3 [ 3 ] [ V_1 ] ;\r\nelse\r\nV_4 = V_3 [ 2 ] [ V_1 ] ;\r\n}\r\n} else\r\nV_4 = V_6 [ 0 ] ;\r\n} else {\r\nif ( V_1 >= V_7 )\r\nV_1 = 0 ;\r\nV_4 = V_6 [ V_1 ] ;\r\n}\r\nreturn V_4 ;\r\n}\r\nT_2 F_3 ( T_1 V_4 )\r\n{\r\nT_3 * V_8 ;\r\nif ( V_4 ) {\r\nV_8 = memchr ( V_6 , V_4 ,\r\nsizeof( V_6 ) ) ;\r\nif ( V_8 )\r\nreturn ( T_2 ) ( V_8 - V_6 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 F_4 ( struct V_9 * V_10 , T_2 * V_11 )\r\n{\r\nif ( ! V_10 -> V_12 )\r\nreturn F_5 ( V_10 , V_11 ) ;\r\nelse\r\nreturn F_6 ( V_11 , 0 ,\r\nV_10 -> V_13 . V_14 ,\r\nV_10 -> V_13 . V_15 ) ;\r\n}\r\nstruct V_16 *\r\nF_7 ( struct V_9\r\n* V_10 , T_2 V_17 , T_3 V_18 )\r\n{\r\nstruct V_16 * V_19 = NULL ;\r\nstruct V_20 * V_21 ;\r\nstruct V_22 * V_23 ;\r\nint V_24 ;\r\nif ( F_8 ( V_17 ) == V_25 )\r\nV_21 = V_10 -> V_26 -> V_27 -> V_28 [ V_29 ] ;\r\nelse\r\nV_21 = V_10 -> V_26 -> V_27 -> V_28 [ V_30 ] ;\r\nif ( ! V_21 ) {\r\nF_9 ( V_10 -> V_31 -> V_32 , L_1\r\nL_2 , V_33 , V_17 , V_18 ) ;\r\nreturn V_19 ;\r\n}\r\nfor ( V_24 = 0 ; V_24 < V_21 -> V_34 ; V_24 ++ ) {\r\nV_23 = & V_21 -> V_35 [ V_24 ] ;\r\nif ( ( ( V_23 -> V_36 == V_18 ) ||\r\n( V_18 == V_37 ) )\r\n&& ! ( V_23 -> V_38 & V_39 ) ) {\r\nV_10 -> V_19 . V_18 = V_18 ;\r\nV_10 -> V_19 . V_40 = V_23 -> V_41 ;\r\nV_10 -> V_19 . V_42 = V_23 -> V_43 ;\r\nV_19 = & V_10 -> V_19 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_24 == V_21 -> V_34 )\r\nF_9 ( V_10 -> V_31 -> V_32 , L_1\r\nL_2 , V_33 , V_17 , V_18 ) ;\r\nreturn V_19 ;\r\n}\r\nstruct V_16 *\r\nF_10 ( struct V_9 * V_10 ,\r\nT_2 V_17 , T_1 V_40 )\r\n{\r\nstruct V_16 * V_19 = NULL ;\r\nstruct V_20 * V_21 ;\r\nstruct V_22 * V_23 ;\r\nint V_24 ;\r\nif ( F_8 ( V_17 ) == V_25 )\r\nV_21 = V_10 -> V_26 -> V_27 -> V_28 [ V_29 ] ;\r\nelse\r\nV_21 = V_10 -> V_26 -> V_27 -> V_28 [ V_30 ] ;\r\nif ( ! V_21 ) {\r\nF_9 ( V_10 -> V_31 -> V_32 , L_1\r\nL_3 , V_33 , V_17 , V_40 ) ;\r\nreturn V_19 ;\r\n}\r\nfor ( V_24 = 0 ; V_24 < V_21 -> V_34 ; V_24 ++ ) {\r\nV_23 = & V_21 -> V_35 [ V_24 ] ;\r\nif ( ( V_23 -> V_41 == V_40 ) &&\r\n! ( V_23 -> V_38 & V_39 ) ) {\r\nV_10 -> V_19 . V_18 = V_23 -> V_36 ;\r\nV_10 -> V_19 . V_40 = V_40 ;\r\nV_10 -> V_19 . V_42 = V_23 -> V_43 ;\r\nV_19 = & V_10 -> V_19 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_24 == V_21 -> V_34 )\r\nF_9 ( V_10 -> V_31 -> V_32 , L_1\r\nL_3 , V_33 , V_17 , V_40 ) ;\r\nreturn V_19 ;\r\n}\r\nT_2\r\nF_11 ( struct V_9 * V_10 )\r\n{\r\nT_1 V_24 ;\r\nint V_44 = 0 ;\r\nfor ( V_24 = 0 ; V_24 < F_12 ( V_10 -> V_45 ) ; V_24 ++ )\r\nif ( V_10 -> V_45 [ V_24 ] )\r\nV_44 ++ ;\r\nif ( V_44 > 1 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\nint F_13 ( T_3 * V_46 , int V_47 )\r\n{\r\nint V_24 ;\r\nfor ( V_24 = 0 ; V_24 < V_47 * 8 ; V_24 ++ )\r\nif ( V_46 [ V_24 / 16 ] & ( 1 << ( V_24 % 16 ) ) )\r\nreturn V_24 ;\r\nreturn 0 ;\r\n}\r\nT_1 F_5 ( struct V_9 * V_10 , T_2 * V_11 )\r\n{\r\nT_1 V_48 = 0 ;\r\nstruct V_49 * V_31 = V_10 -> V_31 ;\r\nif ( V_10 -> V_50 == V_51 ) {\r\nswitch ( V_31 -> V_52 ) {\r\ncase V_53 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_5 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_54 ,\r\nsizeof( V_54 ) ) ;\r\nbreak;\r\ncase V_55 :\r\ncase V_55 | V_56 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_6 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_57 ,\r\nsizeof( V_57 ) ) ;\r\nbreak;\r\ncase V_53 | V_55 :\r\ncase V_58 | V_53 | V_55 :\r\ncase V_58 | V_53 :\r\ncase V_58 | V_53 | V_55 | V_56 | V_59 :\r\ncase V_53 | V_55 | V_56 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_7 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_60 ,\r\nsizeof( V_60 ) ) ;\r\nbreak;\r\ncase V_58 :\r\ncase V_58 | V_55 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_8 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_61 ,\r\nsizeof( V_61 ) ) ;\r\nbreak;\r\ncase V_58 | V_59 :\r\ncase V_58 | V_55 | V_59 | V_56 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_8 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_61 ,\r\nsizeof( V_61 ) ) ;\r\nbreak;\r\ncase V_56 :\r\nF_14 ( V_31 -> V_32 , L_4\r\nL_9 , V_31 -> V_52 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_62 ,\r\nsizeof( V_62 ) ) ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_31 -> V_63 ) {\r\ncase V_53 :\r\nF_14 ( V_31 -> V_32 , L_10 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_64 ,\r\nsizeof( V_64 ) ) ;\r\nbreak;\r\ncase V_55 :\r\ncase V_55 | V_56 :\r\nF_14 ( V_31 -> V_32 , L_11 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_65 ,\r\nsizeof( V_65 ) ) ;\r\nbreak;\r\ncase V_53 | V_55 :\r\ncase V_53 | V_55 | V_56 :\r\nF_14 ( V_31 -> V_32 , L_12 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_66 ,\r\nsizeof( V_66 ) ) ;\r\nbreak;\r\ncase V_58 :\r\ncase V_58 | V_59 :\r\nF_14 ( V_31 -> V_32 , L_13 ) ;\r\nV_48 = F_6 ( V_11 , V_48 , V_67 ,\r\nsizeof( V_67 ) ) ;\r\nbreak;\r\n}\r\n}\r\nreturn V_48 ;\r\n}
