0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/ex_stage_sim/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,1753384117,verilog,,,,,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/alu.v,1753384898,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/alu_tb.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,alu,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/alu_tb.v,1753385138,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/sources_1/imports/utils/defines.vh,alu_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
