

================================================================
== Vivado HLS Report for 'solve'
================================================================
* Date:           Tue May 13 16:18:58 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     15.33|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-------+-----+-------+---------+
        |                    |         |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module | min |  max  | min |  max  |   Type  |
        +--------------------+---------+-----+-------+-----+-------+---------+
        |grp_right_r_fu_235  |right_r  |    2|     16|    2|     16|   none  |
        |grp_down_fu_253     |down     |   15|  65040|   15|  65040|   none  |
        +--------------------+---------+-----+-------+-----+-------+---------+

        * Loop: 
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+------------+-----------+-----------+------+----------+
        |- Loop 1     |    0|    0| 19 ~ 65072 |          -|          -|     0|    no    |
        | + Loop 1.1  |   14|   14|   6 ~ 31   |          -|          -|     0|    no    |
        +-------------+-----+-----+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   164|         2|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  952|  1591|         2|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|   212|         -|
|Register         |        -|   48|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0| 1000|  1967|         4|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|    21|        20|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+-----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+----------------------------+---------+-------+-----+-----+
    |grp_down_fu_253                 |down                        |        0|      0|  338|  621|
    |grp_right_r_fu_235              |right_r                     |        0|      0|  350|  658|
    |toplevel_sdiv_9s_9ns_9_12_U20   |toplevel_sdiv_9s_9ns_9_12   |        0|      0|   88|  104|
    |toplevel_sdiv_9s_9ns_9_12_U21   |toplevel_sdiv_9s_9ns_9_12   |        0|      0|   88|  104|
    |toplevel_udiv_8ns_8ns_8_11_U19  |toplevel_udiv_8ns_8ns_8_11  |        0|      0|   88|  104|
    +--------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                           |                            |        0|      0|  952| 1591|
    +--------------------------------+----------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_392_p2             |     *    |      0|  0|   0|           8|           8|
    |r_V_fu_372_p2               |     *    |      0|  0|   0|           8|           8|
    |grp_fu_283_p2               |     +    |      0|  0|   8|           8|           2|
    |grp_fu_295_p2               |     +    |      0|  0|   2|           2|           2|
    |grp_fu_301_p2               |     +    |      0|  0|   2|           2|           1|
    |tmp_59_i_i_fu_644_p2        |     +    |      0|  0|   8|           8|           2|
    |grp_fu_324_p2               |     -    |      0|  0|   8|           8|           8|
    |p_5_i_i1_fu_711_p3          |  Select  |      0|  0|   5|           1|           2|
    |p_5_i_i_fu_481_p3           |  Select  |      0|  0|   5|           1|           2|
    |p_i_i1_fu_798_p3            |  Select  |      0|  0|   5|           1|           2|
    |p_i_i_fu_568_p3             |  Select  |      0|  0|   5|           1|           2|
    |this_assign_i_i1_fu_759_p3  |  Select  |      0|  0|   8|           1|           8|
    |this_assign_i_i_fu_529_p3   |  Select  |      0|  0|   8|           1|           8|
    |p_i1_fu_828_p2              |    and   |      0|  0|   1|           1|           1|
    |p_i_fu_598_p2               |    and   |      0|  0|   1|           1|           1|
    |sel_tmp3_i1_not_fu_730_p2   |   icmp   |      0|  0|   6|           9|           9|
    |sel_tmp3_i_not_fu_500_p2    |   icmp   |      0|  0|   6|           9|           9|
    |tmp_15_i_fu_406_p2          |   icmp   |      0|  0|  10|          17|          17|
    |tmp_24_i1_fu_817_p2         |   icmp   |      0|  0|   6|           9|           9|
    |tmp_24_i_fu_587_p2          |   icmp   |      0|  0|   6|           9|           9|
    |tmp_2_fu_382_p2             |   icmp   |      0|  0|   9|          16|          16|
    |tmp_61_i_i1_fu_753_p2       |   icmp   |      0|  0|   6|           9|           9|
    |tmp_61_i_i_fu_523_p2        |   icmp   |      0|  0|   6|           9|           9|
    |not_sel_tmp1_i1_fu_823_p2   |    or    |      0|  0|   1|           1|           1|
    |not_sel_tmp1_i_fu_593_p2    |    or    |      0|  0|   1|           1|           1|
    |tmp_1_fu_736_p2             |    or    |      0|  0|   1|           1|           1|
    |tmp_58_i_i_fu_632_p2        |    or    |      0|  0|  36|          36|          36|
    |tmp_fu_506_p2               |    or    |      0|  0|   1|           1|           1|
    |grp_fu_289_p2               |    xor   |      0|  0|   3|           2|           3|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 164|         181|         187|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |avail_V_o           |  72|          5|   36|        180|
    |colours_V_address0  |   4|          3|    4|         12|
    |colours_V_address1  |   4|          3|    4|         12|
    |cp_V_o              |   8|          3|    8|         24|
    |pp_rot_V_address0   |  24|          9|    6|         54|
    |pp_rot_V_d0         |   2|          3|    2|          6|
    |pp_tile_V_address0  |  30|         11|    6|         66|
    |pp_tile_V_d0        |  16|          4|    8|         32|
    |reg_319             |   4|          2|    4|          8|
    |tiles_V_address0    |  24|          7|    8|         56|
    |tiles_V_address1    |  24|          6|    8|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 212|         56|   94|        498|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+-----+-----------+
    |                   Name                   | FF| Bits| Const Bits|
    +------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                 |  6|    6|          0|
    |grp_down_fu_253_ap_start_ap_start_reg     |  1|    1|          0|
    |grp_right_r_fu_235_ap_start_ap_start_reg  |  1|    1|          0|
    |pp_tile_V_addr_reg_932                    |  6|    6|          0|
    |reg_307                                   |  8|    8|          0|
    |reg_311                                   |  8|    8|          0|
    |reg_315                                   |  8|    8|          0|
    |reg_319                                   |  4|    4|          0|
    |tmp_1_reg_978                             |  1|    1|          0|
    |tmp_25_reg_895                            |  1|    1|          0|
    |tmp_26_reg_849                            |  1|    1|          0|
    |tmp_28_reg_983                            |  1|    1|          0|
    |tmp_29_reg_937                            |  1|    1|          0|
    |tmp_reg_890                               |  1|    1|          0|
    +------------------------------------------+---+-----+-----------+
    |Total                                     | 48|   48|          0|
    +------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     solve    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     solve    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     solve    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     solve    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     solve    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     solve    | return value |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|cp_V_i              |  in |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o              | out |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o_ap_vld       | out |    1|   ap_ovld  |     cp_V     |    pointer   |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_address1  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce1       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q1        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_address1   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce1        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q1         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|tiles_V_address1    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce1         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q1          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
|colours_V_address1  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce1       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q1        |  in |   36|  ap_memory |   colours_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

