
ubuntu-preinstalled/sudoreplay:     file format elf32-littlearm


Disassembly of section .init:

00001938 <.init>:
    1938:	push	{r3, lr}
    193c:	bl	2e4c <__snprintf_chk@plt+0xff4>
    1940:	pop	{r3, pc}

Disassembly of section .plt:

00001944 <calloc@plt-0x14>:
    1944:	push	{lr}		; (str lr, [sp, #-4]!)
    1948:	ldr	lr, [pc, #4]	; 1954 <calloc@plt-0x4>
    194c:	add	lr, pc, lr
    1950:	ldr	pc, [lr, #8]!
    1954:	muleq	r1, r8, r4

00001958 <calloc@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #24, 20	; 0x18000
    1960:	ldr	pc, [ip, #1176]!	; 0x498

00001964 <raise@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #24, 20	; 0x18000
    196c:	ldr	pc, [ip, #1168]!	; 0x490

00001970 <sudo_warn_gettext_v1@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #24, 20	; 0x18000
    1978:	ldr	pc, [ip, #1160]!	; 0x488

0000197c <sudo_conf_debug_files_v1@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #24, 20	; 0x18000
    1984:	ldr	pc, [ip, #1152]!	; 0x480

00001988 <sudo_ev_base_alloc_v1@plt>:
    1988:	add	ip, pc, #0, 12
    198c:	add	ip, ip, #24, 20	; 0x18000
    1990:	ldr	pc, [ip, #1144]!	; 0x478

00001994 <strcmp@plt>:
    1994:			; <UNDEFINED> instruction: 0xe7fd4778
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #24, 20	; 0x18000
    19a0:	ldr	pc, [ip, #1132]!	; 0x46c

000019a4 <__cxa_finalize@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #24, 20	; 0x18000
    19ac:	ldr	pc, [ip, #1124]!	; 0x464

000019b0 <strcspn@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #24, 20	; 0x18000
    19b8:	ldr	pc, [ip, #1116]!	; 0x45c

000019bc <regerror@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #24, 20	; 0x18000
    19c4:	ldr	pc, [ip, #1108]!	; 0x454

000019c8 <read@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #24, 20	; 0x18000
    19d0:	ldr	pc, [ip, #1100]!	; 0x44c

000019d4 <fflush@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #24, 20	; 0x18000
    19dc:	ldr	pc, [ip, #1092]!	; 0x444

000019e0 <sudo_debug_exit_str_v1@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #24, 20	; 0x18000
    19e8:	ldr	pc, [ip, #1084]!	; 0x43c

000019ec <reallocarray@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #24, 20	; 0x18000
    19f4:	ldr	pc, [ip, #1076]!	; 0x434

000019f8 <free@plt>:
    19f8:			; <UNDEFINED> instruction: 0xe7fd4778
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #24, 20	; 0x18000
    1a04:	ldr	pc, [ip, #1064]!	; 0x428

00001a08 <sudo_debug_enter_v1@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #24, 20	; 0x18000
    1a10:	ldr	pc, [ip, #1056]!	; 0x420

00001a14 <fgets@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #24, 20	; 0x18000
    1a1c:	ldr	pc, [ip, #1048]!	; 0x418

00001a20 <sudo_ev_get_timeleft_v2@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #24, 20	; 0x18000
    1a28:	ldr	pc, [ip, #1040]!	; 0x410

00001a2c <ferror@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #24, 20	; 0x18000
    1a34:	ldr	pc, [ip, #1032]!	; 0x408

00001a38 <strndup@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #24, 20	; 0x18000
    1a40:	ldr	pc, [ip, #1024]!	; 0x400

00001a44 <sudo_warnx_nodebug_v1@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #24, 20	; 0x18000
    1a4c:	ldr	pc, [ip, #1016]!	; 0x3f8

00001a50 <time@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #24, 20	; 0x18000
    1a58:	ldr	pc, [ip, #1008]!	; 0x3f0

00001a5c <dcgettext@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #24, 20	; 0x18000
    1a64:	ldr	pc, [ip, #1000]!	; 0x3e8

00001a68 <strdup@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #24, 20	; 0x18000
    1a70:	ldr	pc, [ip, #992]!	; 0x3e0

00001a74 <sudo_getprogname@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #24, 20	; 0x18000
    1a7c:	ldr	pc, [ip, #984]!	; 0x3d8

00001a80 <__stack_chk_fail@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #24, 20	; 0x18000
    1a88:	ldr	pc, [ip, #976]!	; 0x3d0

00001a8c <realloc@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #24, 20	; 0x18000
    1a94:	ldr	pc, [ip, #968]!	; 0x3c8

00001a98 <initprogname@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #24, 20	; 0x18000
    1aa0:	ldr	pc, [ip, #960]!	; 0x3c0

00001aa4 <regexec@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #24, 20	; 0x18000
    1aac:	ldr	pc, [ip, #952]!	; 0x3b8

00001ab0 <textdomain@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #24, 20	; 0x18000
    1ab8:	ldr	pc, [ip, #944]!	; 0x3b0

00001abc <__memcpy_chk@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #24, 20	; 0x18000
    1ac4:	ldr	pc, [ip, #936]!	; 0x3a8

00001ac8 <sudo_ev_dispatch_v1@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #24, 20	; 0x18000
    1ad0:	ldr	pc, [ip, #928]!	; 0x3a0

00001ad4 <sudo_fatalx_nodebug_v1@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #24, 20	; 0x18000
    1adc:	ldr	pc, [ip, #920]!	; 0x398

00001ae0 <fread@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #24, 20	; 0x18000
    1ae8:	ldr	pc, [ip, #912]!	; 0x390

00001aec <sudo_strlcpy@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #24, 20	; 0x18000
    1af4:	ldr	pc, [ip, #904]!	; 0x388

00001af8 <strtok_r@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #24, 20	; 0x18000
    1b00:	ldr	pc, [ip, #896]!	; 0x380

00001b04 <opendir@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #24, 20	; 0x18000
    1b0c:	ldr	pc, [ip, #888]!	; 0x378

00001b10 <open64@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #24, 20	; 0x18000
    1b18:	ldr	pc, [ip, #880]!	; 0x370

00001b1c <getenv@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #24, 20	; 0x18000
    1b24:	ldr	pc, [ip, #872]!	; 0x368

00001b28 <puts@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #24, 20	; 0x18000
    1b30:	ldr	pc, [ip, #864]!	; 0x360

00001b34 <sudo_term_restore_v1@plt>:
    1b34:			; <UNDEFINED> instruction: 0xe7fd4778
    1b38:	add	ip, pc, #0, 12
    1b3c:	add	ip, ip, #24, 20	; 0x18000
    1b40:	ldr	pc, [ip, #852]!	; 0x354

00001b44 <malloc@plt>:
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #24, 20	; 0x18000
    1b4c:	ldr	pc, [ip, #844]!	; 0x34c

00001b50 <sudo_debug_exit_ptr_v1@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #24, 20	; 0x18000
    1b58:	ldr	pc, [ip, #836]!	; 0x344

00001b5c <__libc_start_main@plt>:
    1b5c:	add	ip, pc, #0, 12
    1b60:	add	ip, ip, #24, 20	; 0x18000
    1b64:	ldr	pc, [ip, #828]!	; 0x33c

00001b68 <strerror@plt>:
    1b68:	add	ip, pc, #0, 12
    1b6c:	add	ip, ip, #24, 20	; 0x18000
    1b70:	ldr	pc, [ip, #820]!	; 0x334

00001b74 <strftime@plt>:
    1b74:	add	ip, pc, #0, 12
    1b78:	add	ip, ip, #24, 20	; 0x18000
    1b7c:	ldr	pc, [ip, #812]!	; 0x32c

00001b80 <sudo_debug_exit_v1@plt>:
    1b80:			; <UNDEFINED> instruction: 0xe7fd4778
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #24, 20	; 0x18000
    1b8c:	ldr	pc, [ip, #800]!	; 0x320

00001b90 <localtime@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #24, 20	; 0x18000
    1b98:	ldr	pc, [ip, #792]!	; 0x318

00001b9c <sudo_str2sig@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #24, 20	; 0x18000
    1ba4:	ldr	pc, [ip, #784]!	; 0x310

00001ba8 <__ctype_tolower_loc@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #24, 20	; 0x18000
    1bb0:	ldr	pc, [ip, #776]!	; 0x308

00001bb4 <__gmon_start__@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #24, 20	; 0x18000
    1bbc:	ldr	pc, [ip, #768]!	; 0x300

00001bc0 <getopt_long@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #24, 20	; 0x18000
    1bc8:	ldr	pc, [ip, #760]!	; 0x2f8

00001bcc <kill@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #24, 20	; 0x18000
    1bd4:	ldr	pc, [ip, #752]!	; 0x2f0

00001bd8 <__ctype_b_loc@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #24, 20	; 0x18000
    1be0:	ldr	pc, [ip, #744]!	; 0x2e8

00001be4 <getpid@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #24, 20	; 0x18000
    1bec:	ldr	pc, [ip, #736]!	; 0x2e0

00001bf0 <exit@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #24, 20	; 0x18000
    1bf8:	ldr	pc, [ip, #728]!	; 0x2d8

00001bfc <feof@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #24, 20	; 0x18000
    1c04:	ldr	pc, [ip, #720]!	; 0x2d0

00001c08 <strtoul@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #24, 20	; 0x18000
    1c10:	ldr	pc, [ip, #712]!	; 0x2c8

00001c14 <strlen@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #24, 20	; 0x18000
    1c1c:	ldr	pc, [ip, #704]!	; 0x2c0

00001c20 <strchr@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #24, 20	; 0x18000
    1c28:	ldr	pc, [ip, #696]!	; 0x2b8

00001c2c <sudo_strtonum@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #24, 20	; 0x18000
    1c34:	ldr	pc, [ip, #688]!	; 0x2b0

00001c38 <sudo_ev_loopexit_v1@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #24, 20	; 0x18000
    1c40:	ldr	pc, [ip, #680]!	; 0x2a8

00001c44 <__errno_location@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #24, 20	; 0x18000
    1c4c:	ldr	pc, [ip, #672]!	; 0x2a0

00001c50 <sudo_ev_got_break_v1@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #24, 20	; 0x18000
    1c58:	ldr	pc, [ip, #664]!	; 0x298

00001c5c <sudo_debug_register_v1@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #24, 20	; 0x18000
    1c64:	ldr	pc, [ip, #656]!	; 0x290

00001c68 <sudo_ev_loopbreak_v1@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #24, 20	; 0x18000
    1c70:	ldr	pc, [ip, #648]!	; 0x288

00001c74 <sudo_fatal_nodebug_v1@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #24, 20	; 0x18000
    1c7c:	ldr	pc, [ip, #640]!	; 0x280

00001c80 <sudo_ev_base_free_v1@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #24, 20	; 0x18000
    1c88:	ldr	pc, [ip, #632]!	; 0x278

00001c8c <sudo_debug_printf2_v1@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #24, 20	; 0x18000
    1c94:	ldr	pc, [ip, #624]!	; 0x270

00001c98 <gmtime@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #24, 20	; 0x18000
    1ca0:	ldr	pc, [ip, #616]!	; 0x268

00001ca4 <__printf_chk@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #24, 20	; 0x18000
    1cac:	ldr	pc, [ip, #608]!	; 0x260

00001cb0 <strtod@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #24, 20	; 0x18000
    1cb8:	ldr	pc, [ip, #600]!	; 0x258

00001cbc <write@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #24, 20	; 0x18000
    1cc4:	ldr	pc, [ip, #592]!	; 0x250

00001cc8 <sudo_ev_alloc_v1@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #24, 20	; 0x18000
    1cd0:	ldr	pc, [ip, #584]!	; 0x248

00001cd4 <__fprintf_chk@plt>:
    1cd4:			; <UNDEFINED> instruction: 0xe7fd4778
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #24, 20	; 0x18000
    1ce0:	ldr	pc, [ip, #572]!	; 0x23c

00001ce4 <memchr@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #24, 20	; 0x18000
    1cec:	ldr	pc, [ip, #564]!	; 0x234

00001cf0 <sudo_ev_add_v2@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #24, 20	; 0x18000
    1cf8:	ldr	pc, [ip, #556]!	; 0x22c

00001cfc <sudo_conf_read_v1@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #24, 20	; 0x18000
    1d04:	ldr	pc, [ip, #548]!	; 0x224

00001d08 <writev@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #24, 20	; 0x18000
    1d10:	ldr	pc, [ip, #540]!	; 0x21c

00001d14 <fclose@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #24, 20	; 0x18000
    1d1c:	ldr	pc, [ip, #532]!	; 0x214

00001d20 <sudo_debug_exit_ssize_t_v1@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #24, 20	; 0x18000
    1d28:	ldr	pc, [ip, #524]!	; 0x20c

00001d2c <sudo_debug_exit_bool_v1@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #24, 20	; 0x18000
    1d34:	ldr	pc, [ip, #516]!	; 0x204

00001d38 <setlocale@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #24, 20	; 0x18000
    1d40:	ldr	pc, [ip, #508]!	; 0x1fc

00001d44 <sudo_fatal_callback_register_v1@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #24, 20	; 0x18000
    1d4c:	ldr	pc, [ip, #500]!	; 0x1f4

00001d50 <sudo_ev_del_v1@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #24, 20	; 0x18000
    1d58:	ldr	pc, [ip, #492]!	; 0x1ec

00001d5c <sudo_strlcat@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #24, 20	; 0x18000
    1d64:	ldr	pc, [ip, #484]!	; 0x1e4

00001d68 <sudo_ev_free_v1@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #24, 20	; 0x18000
    1d70:	ldr	pc, [ip, #476]!	; 0x1dc

00001d74 <sudo_warn_nodebug_v1@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #24, 20	; 0x18000
    1d7c:	ldr	pc, [ip, #468]!	; 0x1d4

00001d80 <localeconv@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #24, 20	; 0x18000
    1d88:	ldr	pc, [ip, #460]!	; 0x1cc

00001d8c <readdir64@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #24, 20	; 0x18000
    1d94:	ldr	pc, [ip, #452]!	; 0x1c4

00001d98 <regcomp@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #24, 20	; 0x18000
    1da0:	ldr	pc, [ip, #444]!	; 0x1bc

00001da4 <putc@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #24, 20	; 0x18000
    1dac:	ldr	pc, [ip, #436]!	; 0x1b4

00001db0 <fopen64@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #24, 20	; 0x18000
    1db8:	ldr	pc, [ip, #428]!	; 0x1ac

00001dbc <qsort@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #24, 20	; 0x18000
    1dc4:	ldr	pc, [ip, #420]!	; 0x1a4

00001dc8 <sudo_get_ttysize_v1@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #24, 20	; 0x18000
    1dd0:	ldr	pc, [ip, #412]!	; 0x19c

00001dd4 <sudo_term_raw_v1@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #24, 20	; 0x18000
    1ddc:	ldr	pc, [ip, #404]!	; 0x194

00001de0 <bindtextdomain@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #24, 20	; 0x18000
    1de8:	ldr	pc, [ip, #396]!	; 0x18c

00001dec <getdelim@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #24, 20	; 0x18000
    1df4:	ldr	pc, [ip, #388]!	; 0x184

00001df8 <sudo_debug_exit_int_v1@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #24, 20	; 0x18000
    1e00:	ldr	pc, [ip, #380]!	; 0x17c

00001e04 <isatty@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #24, 20	; 0x18000
    1e0c:	ldr	pc, [ip, #372]!	; 0x174

00001e10 <fputs@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #24, 20	; 0x18000
    1e18:	ldr	pc, [ip, #364]!	; 0x16c

00001e1c <strncmp@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #24, 20	; 0x18000
    1e24:	ldr	pc, [ip, #356]!	; 0x164

00001e28 <abort@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #24, 20	; 0x18000
    1e30:	ldr	pc, [ip, #348]!	; 0x15c

00001e34 <getc@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #24, 20	; 0x18000
    1e3c:	ldr	pc, [ip, #340]!	; 0x154

00001e40 <__lxstat64@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #24, 20	; 0x18000
    1e48:	ldr	pc, [ip, #332]!	; 0x14c

00001e4c <closedir@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #24, 20	; 0x18000
    1e54:	ldr	pc, [ip, #324]!	; 0x144

00001e58 <__snprintf_chk@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #24, 20	; 0x18000
    1e60:	ldr	pc, [ip, #316]!	; 0x13c

Disassembly of section .text:

00001e68 <.text>:
    1e68:	svcmi	0x00f0e92d
    1e6c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    1e70:			; <UNDEFINED> instruction: 0xf44f8b04
    1e74:	svcmi	0x00de73e0
    1e78:	cdpmi	6, 13, cr4, cr14, cr4, {0}
    1e7c:	mcr	4, 0, r4, cr9, cr15, {3}
    1e80:			; <UNDEFINED> instruction: 0xf5ad5a10
    1e84:	bmi	ff719494 <__snprintf_chk@plt+0xff71763c>
    1e88:	ldmibpl	lr!, {r0, r1, r2, r7, ip, sp, pc}
    1e8c:	strpl	pc, [r2, #1293]	; 0x50d
    1e90:	ldmdavs	r6!, {r1, r3, r4, r6, r7, r8, fp, lr}
    1e94:			; <UNDEFINED> instruction: 0xf04f616e
    1e98:	ldrbtmi	r0, [sl], #-1536	; 0xfffffa00
    1e9c:			; <UNDEFINED> instruction: 0xf5024ed8
    1ea0:	ldrbtmi	r7, [r9], #-142	; 0xffffff72
    1ea4:	ldrbtmi	r2, [lr], #-718	; 0xfffffd32
    1ea8:			; <UNDEFINED> instruction: 0xf7ff9608
    1eac:	stccs	13, cr14, [r0], {174}	; 0xae
    1eb0:	ldreq	pc, [r4, #-261]	; 0xfffffefb
    1eb4:	cdp	15, 1, cr11, cr9, cr4, {6}
    1eb8:	ldmdavs	r8, {r4, r9, fp, ip, sp}
    1ebc:	ldmmi	r1, {r0, sl, fp, ip, lr, pc}^
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ec4:	ldmibmi	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1ec8:	cdpmi	0, 13, cr2, cr0, cr6, {0}
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ed0:	ldrbtmi	lr, [lr], #-3892	; 0xfffff0cc
    1ed4:	svc	0x0054f7ff
    1ed8:	ldrbtmi	r4, [r9], #-2509	; 0xfffff633
    1edc:	ldrtmi	r4, [r0], -r3, lsl #12
    1ee0:	movwls	r6, #43035	; 0xa81b
    1ee4:	svc	0x007cf7ff
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4630
    1eec:	stmiami	r9, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1ef0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ef4:	tstcs	r1, r8, lsr #30
    1ef8:			; <UNDEFINED> instruction: 0xf7ff2000
    1efc:	andcc	lr, r1, r0, lsl #30
    1f00:			; <UNDEFINED> instruction: 0x81baf000
    1f04:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1f08:	strcs	r4, [r1, #-4035]	; 0xfffff03d
    1f0c:	blhi	fedbd590 <__snprintf_chk@plt+0xfedbb738>
    1f10:	sxtabmi	r4, fp, pc, ror #8	; <UNPREDICTABLE>
    1f14:	beq	fec3e338 <__snprintf_chk@plt+0xfec3c4e0>
    1f18:			; <UNDEFINED> instruction: 0xf7ff4606
    1f1c:			; <UNDEFINED> instruction: 0xf7ffedac
    1f20:	ldmibmi	lr!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    1f24:	strls	r2, [fp, #-512]	; 0xfffffe00
    1f28:	tstls	r9, r9, ror r4
    1f2c:			; <UNDEFINED> instruction: 0x97104611
    1f30:	strmi	r9, [r3], -sp, lsl #4
    1f34:			; <UNDEFINED> instruction: 0x46164630
    1f38:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    1f3c:	strls	r9, [r7], -ip, lsl #12
    1f40:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx14
    1f44:	blmi	fed9878c <__snprintf_chk@plt+0xfed96934>
    1f48:	ldrbtmi	r9, [fp], #-2313	; 0xfffff6f7
    1f4c:	blmi	fed66b8c <__snprintf_chk@plt+0xfed64d34>
    1f50:	ldmibvc	r2, {r0, r8, sl, ip, sp, lr, pc}
    1f54:	mcr	4, 0, r4, cr9, cr11, {3}
    1f58:			; <UNDEFINED> instruction: 0x46533a90
    1f5c:	strbmi	r2, [sl], -r0, lsl #14
    1f60:	strtmi	r4, [r0], -r9, lsr #12
    1f64:			; <UNDEFINED> instruction: 0xf7ff9700
    1f68:	mcrrne	14, 2, lr, r3, cr12
    1f6c:			; <UNDEFINED> instruction: 0x81a2f000
    1f70:	cmpeq	r2, #160, 2	; 0x28	; <UNPREDICTABLE>
    1f74:	vqdmulh.s<illegal width 8>	d2, d0, d17
    1f78:	ldm	pc, {r0, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    1f7c:	tsteq	r4, r3, lsl r0	; <UNPREDICTABLE>
    1f80:	tsteq	r7, r1, lsl r1
    1f84:	rscseq	r0, r0, r7, lsl r1
    1f88:	tsteq	r7, r7, lsl r1
    1f8c:	tsteq	r7, r7, lsl r1
    1f90:	tsteq	r7, r7, lsl r1
    1f94:	tsteq	r7, r7, lsl r1
    1f98:	tsteq	r7, r7, lsl r1
    1f9c:	tsteq	r7, r7, lsl r1
    1fa0:	rsceq	r0, r8, r7, lsl r1
    1fa4:	adceq	r0, sp, r7, lsl r1
    1fa8:	addseq	r0, r1, r7, lsl r1
    1fac:	tsteq	r7, r7, lsl r1
    1fb0:	eoreq	r0, r5, r7, lsl r1
    1fb4:	eoreq	r0, r2, pc, asr r0
    1fb8:	tsteq	r7, r7, lsl r1
    1fbc:	tsteq	r7, r7, lsl r1
    1fc0:			; <UNDEFINED> instruction: 0xf04f0028
    1fc4:	strb	r0, [r8, r0, lsl #22]
    1fc8:	movwls	r2, #29441	; 0x7301
    1fcc:			; <UNDEFINED> instruction: 0xf7ffe7c5
    1fd0:	andcs	lr, r0, #928	; 0x3a0
    1fd4:	svcge	0x00164b94
    1fd8:	tsteq	r0, r7, lsr #3	; <UNPREDICTABLE>
    1fdc:	strmi	r6, [r0], r2
    1fe0:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    1fe4:	movwls	r6, #63512	; 0xf818
    1fe8:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1fec:	ldccc	8, cr15, [r0], {87}	; 0x57
    1ff0:	ldmdavc	fp, {r1, r2, r3, r9, fp, ip, pc}
    1ff4:	bleq	bd604 <__snprintf_chk@plt+0xbb7ac>
    1ff8:			; <UNDEFINED> instruction: 0xf8d8b91b
    1ffc:	blcs	e004 <__snprintf_chk@plt+0xc1ac>
    2000:	stcmi	0, cr13, [sl], {171}	; 0xab
    2004:	ldrbtmi	r2, [ip], #-0
    2008:			; <UNDEFINED> instruction: 0xf7ff4621
    200c:	mcrls	12, 0, lr, cr15, cr2, {5}
    2010:	vst2.32	{d20,d22}, [pc], r7
    2014:	vst2.<illegal width 64>	{d23-d26}, [pc :256], r1
    2018:	ldmdavs	r5!, {r0, r1, r2, r3, r7, r9, ip, sp, lr}
    201c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2020:			; <UNDEFINED> instruction: 0xf5010500
    2024:	stmibmi	r3, {r1, r2, r3, r7, ip, sp, lr}
    2028:			; <UNDEFINED> instruction: 0xf7ff4479
    202c:			; <UNDEFINED> instruction: 0x4621ee30
    2030:			; <UNDEFINED> instruction: 0xf7ff2000
    2034:	ldmdavs	r1!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    2038:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    203c:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2040:	blmi	1e4a848 <__snprintf_chk@plt+0x1e489f0>
    2044:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2048:	tsteq	r0, r8, lsr #3	; <UNPREDICTABLE>
    204c:	strmi	r6, [r7], -r2
    2050:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    2054:	movwls	r6, #63512	; 0xf818
    2058:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    205c:	ldccc	8, cr15, [r0], {88}	; 0x58
    2060:	blcs	200d4 <__snprintf_chk@plt+0x1e27c>
    2064:	strhi	pc, [r5], #64	; 0x40
    2068:	blcs	1c15c <__snprintf_chk@plt+0x1a304>
    206c:	strhi	pc, [r1], #64	; 0x40
    2070:	bleq	ff03db4c <__snprintf_chk@plt+0xff03bcf4>
    2074:	blx	43dc40 <__snprintf_chk@plt+0x43bde8>
    2078:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    207c:	blvc	ff03dc78 <__snprintf_chk@plt+0xff03be20>
    2080:	movweq	pc, #49576	; 0xc1a8	; <UNPREDICTABLE>
    2084:	cdp	3, 11, cr9, cr8, cr13, {0}
    2088:	vstr	d22, [r8, #-924]	; 0xfffffc64
    208c:	vadd.f32	s14, s0, s6
    2090:	vnmul.f64	d0, d0, d6
    2094:	vmov.f64	d0, #216	; 0xbec00000 -0.375
    2098:	vstr	d0, [r8, #-768]	; 0xfffffd00
    209c:	ldrb	r0, [ip, -r2, lsl #20]
    20a0:	andcs	r4, r5, #1654784	; 0x194000
    20a4:	ldrbtmi	r2, [r9], #-0
    20a8:	ldcl	7, cr15, [r8], {255}	; 0xff
    20ac:			; <UNDEFINED> instruction: 0xf7ff9007
    20b0:	stmdbls	r7, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    20b4:	andcs	r4, r1, r2, lsl #12
    20b8:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    20bc:			; <UNDEFINED> instruction: 0xf0022000
    20c0:	ldmdbmi	lr, {r0, r1, r2, r8, fp, ip, sp, lr, pc}^
    20c4:	andcs	r2, r0, r5, lsl #4
    20c8:			; <UNDEFINED> instruction: 0xf7ff4479
    20cc:			; <UNDEFINED> instruction: 0xf7ffecc8
    20d0:	andcs	lr, r0, ip, lsr #26
    20d4:	stc	7, cr15, [ip, #1020]	; 0x3fc
    20d8:	svcge	0x00129808
    20dc:	ldmdbmi	r8, {r1, r4, r6, r8, r9, fp, lr}^
    20e0:	stmiapl	r3, {r1, r3, r4, r5, r9, sl, lr}^
    20e4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    20e8:			; <UNDEFINED> instruction: 0xf7ff930f
    20ec:	strmi	lr, [r6], -r6, lsl #26
    20f0:			; <UNDEFINED> instruction: 0xf43f2800
    20f4:	blmi	14eddc4 <__snprintf_chk@plt+0x14ebf6c>
    20f8:	bmi	43d924 <__snprintf_chk@plt+0x43bacc>
    20fc:	ldrdhi	pc, [r8, #-143]	; 0xffffff71
    2100:			; <UNDEFINED> instruction: 0xf8cd447b
    2104:	ldrbtmi	fp, [r8], #68	; 0x44
    2108:	blt	fe43d974 <__snprintf_chk@plt+0xfe43bb1c>
    210c:	and	r4, sp, ip, lsl r6
    2110:	andcs	r4, r1, #79872	; 0x13800
    2114:	tstvc	sl, #2063597568	; 0x7b000000
    2118:	ldrtmi	r4, [sl], -sp, asr #18
    211c:	ldrbtmi	r2, [r9], #-0
    2120:	stcl	7, cr15, [sl], #1020	; 0x3fc
    2124:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2128:	adcshi	pc, r9, r0
    212c:	ldrtmi	r4, [r0], -r1, asr #12
    2130:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    2134:	rscle	r2, fp, r0, lsl #16
    2138:			; <UNDEFINED> instruction: 0x46304659
    213c:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    2140:	teqle	r7, r0, lsl #16
    2144:	andcs	r4, r1, #68608	; 0x10c00
    2148:			; <UNDEFINED> instruction: 0x761a447b
    214c:	blmi	dbc0e4 <__snprintf_chk@plt+0xdba28c>
    2150:	bmi	1068578 <__snprintf_chk@plt+0x1066720>
    2154:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    2158:	addsvs	r6, r3, fp, lsl r8
    215c:	ldmdbmi	pc!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2160:	andcs	r2, r0, r5, lsl #4
    2164:			; <UNDEFINED> instruction: 0x46054479
    2168:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    216c:			; <UNDEFINED> instruction: 0xf7ff9007
    2170:	blmi	efd380 <__snprintf_chk@plt+0xefb528>
    2174:	ldrbtmi	r9, [fp], #-2311	; 0xfffff6f9
    2178:	andcs	r4, r1, r2, lsl #12
    217c:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    2180:	vst2.8	{d20-d21}, [pc :256], r8
    2184:	ldmdbmi	r8!, {r5, r6, r7, r8, r9, ip, sp, lr}
    2188:	rsbne	pc, sp, #64, 4
    218c:	strls	r4, [r0, #-1144]	; 0xfffffb88
    2190:	addvc	pc, lr, r0, lsl #10
    2194:			; <UNDEFINED> instruction: 0xf7ff4479
    2198:			; <UNDEFINED> instruction: 0x4628ee30
    219c:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    21a0:	movwls	r2, #49921	; 0xc301
    21a4:	movwcs	lr, #1753	; 0x6d9
    21a8:	ldrb	r9, [r6], fp, lsl #6
    21ac:			; <UNDEFINED> instruction: 0xf0022001
    21b0:	ldrb	pc, [r2], pc, lsl #17	; <UNPREDICTABLE>
    21b4:	ldrtmi	r4, [r0], -r1, lsr #12
    21b8:	bl	ffbc01bc <__snprintf_chk@plt+0xffbbe364>
    21bc:	blmi	af0664 <__snprintf_chk@plt+0xaee80c>
    21c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    21c4:	eorcs	pc, r4, r3, lsl #17
    21c8:	stmdbmi	r9!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    21cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    21d0:	bl	ff8c01d4 <__snprintf_chk@plt+0xff8be37c>
    21d4:	cmple	r2, r0, lsl #16
    21d8:	andcs	r4, r1, #38912	; 0x9800
    21dc:			; <UNDEFINED> instruction: 0xf883447b
    21e0:			; <UNDEFINED> instruction: 0xe7992030
    21e4:	andhi	pc, r0, pc, lsr #7
    21e8:	andeq	r0, r0, r0
    21ec:	bicmi	ip, sp, r5, ror #26
    21f0:	andeq	r7, r1, ip, ror #30
    21f4:	andeq	r0, r0, r8, asr #3
    21f8:	muleq	r0, r2, r9
    21fc:	andeq	r5, r0, lr, ror #30
    2200:	andeq	r7, r1, r2, asr #30
    2204:	andeq	r6, r0, ip, lsr #7
    2208:	andeq	r6, r0, ip, lsr #16
    220c:			; <UNDEFINED> instruction: 0x000063ba
    2210:	muleq	r0, lr, r3
    2214:	andeq	r2, r0, r5, lsr #24
    2218:	andeq	r8, r1, r4, lsr r1
    221c:	andeq	r6, r0, r4, lsl #18
    2220:	andeq	r8, r1, sl, ror #1
    2224:	andeq	r6, r0, r4, lsr #5
    2228:	andeq	r0, r0, r8, lsl #4
    222c:	andeq	r6, r0, lr, lsl #11
    2230:	andeq	r6, r0, r0, lsl r8
    2234:	andeq	r5, r0, r8, ror #27
    2238:	andeq	r6, r0, r6, lsr #4
    223c:	andeq	r6, r0, r4, lsr #4
    2240:			; <UNDEFINED> instruction: 0x000061b0
    2244:	muleq	r0, r8, r1
    2248:	andeq	r6, r0, sl, lsl #2
    224c:	andeq	r7, r1, r0, lsr pc
    2250:	andeq	r6, r0, r6, ror r1
    2254:	strdeq	r7, [r1], -ip
    2258:	andeq	r7, r1, lr, ror #29
    225c:	andeq	r6, r0, ip, asr #8
    2260:	andeq	r6, r0, sl, asr #8
    2264:	andeq	r6, r0, r0, lsr #13
    2268:	andeq	r5, r0, ip, ror ip
    226c:	andeq	r7, r1, r2, lsl #29
    2270:	ldrdeq	r6, [r0], -r2
    2274:	andeq	r7, r1, r8, ror #28
    2278:			; <UNDEFINED> instruction: 0xf7ff2001
    227c:			; <UNDEFINED> instruction: 0xf8dfecba
    2280:	ldrtmi	r1, [r0], -r4, lsl #20
    2284:			; <UNDEFINED> instruction: 0xf7ff4479
    2288:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    228c:	rscshi	pc, r1, #64	; 0x40
    2290:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2294:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2298:	eorscs	pc, ip, r3, lsl #17
    229c:	mrc	7, 0, lr, cr9, cr12, {1}
    22a0:			; <UNDEFINED> instruction: 0xf8dd4a10
    22a4:	ldrb	fp, [r8], -r4, asr #32
    22a8:	andeq	pc, ip, #168, 2	; 0x2a
    22ac:	movwcc	lr, #14664	; 0x3948
    22b0:	ldrb	r9, [r2], -sp, lsl #4
    22b4:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22b8:	bpl	43dae4 <__snprintf_chk@plt+0x43bc8c>
    22bc:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    22c0:	ldrdls	pc, [r0], -r3
    22c4:	bl	fe928ee8 <__snprintf_chk@plt+0xfe927090>
    22c8:	bl	1432f4 <__snprintf_chk@plt+0x14149c>
    22cc:	blcs	44f8 <__snprintf_chk@plt+0x26a0>
    22d0:	rscshi	pc, fp, #64	; 0x40
    22d4:			; <UNDEFINED> instruction: 0xf0402c01
    22d8:	smlalbblt	r8, r6, r1, r2
    22dc:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    22e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22e4:			; <UNDEFINED> instruction: 0xf883761a
    22e8:			; <UNDEFINED> instruction: 0xf8832024
    22ec:	mrc	0, 0, r2, cr9, cr12, {1}
    22f0:			; <UNDEFINED> instruction: 0xf8533a10
    22f4:			; <UNDEFINED> instruction: 0xf7ff4029
    22f8:	stmdavc	r1!, {r4, r5, r6, sl, fp, sp, lr, pc}
    22fc:	stmdavs	r3, {r1, r3, r9, sl, lr}
    2300:	andsne	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    2304:	ldrble	r0, [r0, #-1807]!	; 0xfffff8f1
    2308:			; <UNDEFINED> instruction: 0xf8337861
    230c:	smladeq	lr, r1, r0, r1
    2310:	stmiavc	r1!, {r0, r1, r3, r5, r6, r8, sl, ip, lr, pc}
    2314:	andsne	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    2318:	strble	r0, [r6, #-1805]!	; 0xfffff8f3
    231c:			; <UNDEFINED> instruction: 0xf83378e1
    2320:	smladeq	r8, r1, r0, r1
    2324:	stmdbvc	r1!, {r0, r5, r6, r8, sl, ip, lr, pc}
    2328:	andsne	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    232c:	ldrble	r0, [ip, #-1801]	; 0xfffff8f7
    2330:			; <UNDEFINED> instruction: 0xf8337961
    2334:			; <UNDEFINED> instruction: 0x071b3011
    2338:	stmibvc	r5!, {r0, r1, r2, r4, r6, r8, sl, ip, lr, pc}
    233c:	cmple	r4, r0, lsl #26
    2340:	ldmdbls	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2344:	strls	sl, [r2], #-3605	; 0xfffff1eb
    2348:	orrpl	pc, r0, #1325400064	; 0x4f000000
    234c:			; <UNDEFINED> instruction: 0xf8df44f9
    2350:			; <UNDEFINED> instruction: 0xf1047948
    2354:	ldrtmi	r0, [r0], -r4, lsl #16
    2358:	ldrdcs	pc, [r8], -r9
    235c:			; <UNDEFINED> instruction: 0x4619447f
    2360:			; <UNDEFINED> instruction: 0xf8cd9700
    2364:	stcne	0, cr8, [r7], #64	; 0x40
    2368:	andcs	r9, r1, #268435456	; 0x10000000
    236c:			; <UNDEFINED> instruction: 0xf7ff9703
    2370:			; <UNDEFINED> instruction: 0xf5b0ed74
    2374:	cmple	r1, #128, 30	; 0x200
    2378:	stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    237c:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    2380:			; <UNDEFINED> instruction: 0xf7ff4631
    2384:			; <UNDEFINED> instruction: 0xf8d9eaf6
    2388:	strmi	fp, [r2], r8
    238c:			; <UNDEFINED> instruction: 0xf7ff2024
    2390:			; <UNDEFINED> instruction: 0xf8dfebec
    2394:	vst2.8	{d18,d20}, [pc], ip
    2398:			; <UNDEFINED> instruction: 0xf8cd73f1
    239c:	ldrbtmi	sl, [sl], #-0
    23a0:	andlt	pc, r4, sp, asr #17
    23a4:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    23a8:	strmi	r9, [r1], -r2, lsl #8
    23ac:			; <UNDEFINED> instruction: 0xf8df9105
    23b0:			; <UNDEFINED> instruction: 0xf50218f4
    23b4:	vhadd.s8	d23, d16, d14
    23b8:	ldrbtmi	r1, [r9], #-577	; 0xfffffdbf
    23bc:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    23c0:			; <UNDEFINED> instruction: 0x46284631
    23c4:	b	ff5403c8 <__snprintf_chk@plt+0xff53e570>
    23c8:	ldrdne	pc, [r8], -r9
    23cc:	strmi	r9, [r5], -r7, lsl #2
    23d0:			; <UNDEFINED> instruction: 0xf7ff2024
    23d4:	stmdbls	r7, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    23d8:			; <UNDEFINED> instruction: 0xf8cd4622
    23dc:	strmi	r8, [r3], -r0
    23e0:	movwls	r4, #5672	; 0x1628
    23e4:			; <UNDEFINED> instruction: 0xf7ff463b
    23e8:	bcs	bfd1c8 <__snprintf_chk@plt+0xbfb370>
    23ec:	andhi	pc, r7, #0
    23f0:	ldmpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23f4:	strls	sl, [r2], #-3605	; 0xfffff1eb
    23f8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    23fc:			; <UNDEFINED> instruction: 0xf8df447d
    2400:	ldrtmi	r2, [r0], -ip, lsr #17
    2404:	stmiavs	pc!, {r0, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
    2408:	andls	r4, r0, #2046820352	; 0x7a000000
    240c:	strls	r2, [r1, -r1, lsl #4]
    2410:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2414:	svcpl	0x0080f5b0
    2418:	rsbshi	pc, sl, #128	; 0x80
    241c:			; <UNDEFINED> instruction: 0xf8df1fc3
    2420:	movwls	r4, #30864	; 0x7890
    2424:			; <UNDEFINED> instruction: 0xf8df2700
    2428:	ldrbtmi	r3, [ip], #-2188	; 0xfffff774
    242c:	stmhi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2430:			; <UNDEFINED> instruction: 0xf8df340c
    2434:	ldrbtmi	sl, [fp], #-2184	; 0xfffff778
    2438:			; <UNDEFINED> instruction: 0xf50344f8
    243c:	ldrbtmi	r7, [sl], #2466	; 0x9a2
    2440:	vst2.8	{d25-d28}, [pc], r9
    2444:	vst2.16	{d23-d26}, [pc :64], r0
    2448:	strbmi	r6, [r1], -r5, lsl #5
    244c:			; <UNDEFINED> instruction: 0xf7ff4648
    2450:	stmdavc	r3!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    2454:			; <UNDEFINED> instruction: 0xf0002b00
    2458:	blls	1e2b80 <__snprintf_chk@plt+0x1e0d28>
    245c:	addpl	pc, r0, #1325400064	; 0x4f000000
    2460:	ldrtmi	r6, [r0], -r1, ror #16
    2464:	ldrbtpl	r2, [r5], #1280	; 0x500
    2468:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    246c:			; <UNDEFINED> instruction: 0x46304651
    2470:	ldc	7, cr15, [lr], {255}	; 0xff
    2474:	stmdacs	r0, {r5, r7, sp, lr}
    2478:	cmphi	r4, #0	; <UNPREDICTABLE>
    247c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2480:	addvs	pc, r7, #1325400064	; 0x4f000000
    2484:	strbmi	r4, [r8], -r1, asr #12
    2488:			; <UNDEFINED> instruction: 0xf7ff9500
    248c:			; <UNDEFINED> instruction: 0x3701ecb6
    2490:	svccs	0x0006340c
    2494:	blls	1f6bf0 <__snprintf_chk@plt+0x1f4d98>
    2498:	addpl	pc, r0, #1325400064	; 0x4f000000
    249c:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24a0:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
    24a4:	ldrbtpl	r4, [r5], #1145	; 0x479
    24a8:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    24ac:			; <UNDEFINED> instruction: 0xf0034630
    24b0:	strmi	pc, [r4], -r9, asr #31
    24b4:			; <UNDEFINED> instruction: 0xf43f2800
    24b8:			; <UNDEFINED> instruction: 0xf8dfaedf
    24bc:	andcs	r1, r5, #8, 16	; 0x80000
    24c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    24c4:	b	ff2c04c8 <__snprintf_chk@plt+0xff2be670>
    24c8:	strmi	r6, [r1], -r2, ror #18
    24cc:			; <UNDEFINED> instruction: 0xf7ff2001
    24d0:	strtmi	lr, [r8], -sl, ror #23
    24d4:	ldc	7, cr15, [r6], {255}	; 0xff
    24d8:			; <UNDEFINED> instruction: 0xf0402800
    24dc:			; <UNDEFINED> instruction: 0xf8df8262
    24e0:	vst1.64	{d16}, [pc :128], r8
    24e4:			; <UNDEFINED> instruction: 0xf8df7350
    24e8:	vabd.s8	<illegal reg q8.5>, q8, q10
    24ec:	ldrbtmi	r2, [r8], #-650	; 0xfffffd76
    24f0:	bleq	3e634 <__snprintf_chk@plt+0x3c7dc>
    24f4:	adcvc	pc, r8, r0, lsl #10
    24f8:			; <UNDEFINED> instruction: 0xf7ff4479
    24fc:			; <UNDEFINED> instruction: 0xf8dfea86
    2500:	bls	210448 <__snprintf_chk@plt+0x20e5f0>
    2504:	ldmdavs	r0!, {r1, r2, r4, r6, r7, fp, ip, lr}
    2508:	b	194050c <__snprintf_chk@plt+0x193e6b4>
    250c:	ldmdblt	fp, {r0, r1, r5, r6, r7, r8, fp, sp, lr}
    2510:	blcs	1cda4 <__snprintf_chk@plt+0x1af4c>
    2514:	sbchi	pc, sl, #0
    2518:	mvnslt	r9, fp, lsl #22
    251c:	sbfxcc	pc, pc, #17, #21
    2520:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2524:	andsle	r3, r8, r1, lsl #6
    2528:	sbfxeq	pc, pc, #17, #13
    252c:			; <UNDEFINED> instruction: 0xf7ff4478
    2530:			; <UNDEFINED> instruction: 0x4607eaf6
    2534:	stmdavc	r3, {r3, r7, r8, ip, sp, pc}
    2538:			; <UNDEFINED> instruction: 0xf8dfb17b
    253c:	ldrbtmi	r5, [sp], #-1952	; 0xfffff860
    2540:	and	r3, r7, r0, ror #10
    2544:	ldrtmi	r6, [r8], -sl, ror #16
    2548:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    254c:			; <UNDEFINED> instruction: 0xf0002800
    2550:	strcc	r8, [r8, #-789]	; 0xfffffceb
    2554:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    2558:			; <UNDEFINED> instruction: 0xf8dfd1f4
    255c:	ldrbtmi	r5, [sp], #-1924	; 0xfffff87c
    2560:	blcs	21214 <__snprintf_chk@plt+0x1f3bc>
    2564:	subshi	pc, r6, #0
    2568:			; <UNDEFINED> instruction: 0x3778f8df
    256c:	ldrbtmi	r6, [fp], #-2528	; 0xfffff620
    2570:	addmi	r6, r3, #10158080	; 0x9b0000
    2574:	rsbhi	pc, r3, #64	; 0x40
    2578:			; <UNDEFINED> instruction: 0x276cf8df
    257c:	ldrbtmi	r6, [sl], #-2595	; 0xfffff5dd
    2580:	addmi	r6, fp, #5308416	; 0x510000
    2584:	sbchi	pc, r1, #0
    2588:	bcs	211d8 <__snprintf_chk@plt+0x1f380>
    258c:	subshi	pc, r7, #64	; 0x40
    2590:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
    2594:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    2598:	lfmle	f4, 4, [sp, #-588]	; 0xfffffdb4
    259c:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    25a0:	andcs	r2, r0, r5, lsl #4
    25a4:			; <UNDEFINED> instruction: 0xf7ff4479
    25a8:	ldmdavs	r1!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    25ac:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    25b0:			; <UNDEFINED> instruction: 0x1740f8df
    25b4:	andcs	r2, r0, r5, lsl #4
    25b8:			; <UNDEFINED> instruction: 0xf7ff4479
    25bc:			; <UNDEFINED> instruction: 0xf8dfea50
    25c0:	ldrbtmi	r3, [fp], #-1848	; 0xfffff8c8
    25c4:	movwcs	lr, #6611	; 0x19d3
    25c8:	andcc	lr, r0, #3358720	; 0x334000
    25cc:	movwcs	lr, #31188	; 0x79d4
    25d0:	andcs	r4, r1, r1, lsl #12
    25d4:	bl	19c05d8 <__snprintf_chk@plt+0x19be780>
    25d8:			; <UNDEFINED> instruction: 0x0720f8df
    25dc:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    25e0:			; <UNDEFINED> instruction: 0x171cf8df
    25e4:	sbccs	pc, r9, #64, 4
    25e8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    25ec:	adcvc	pc, r8, r0, lsl #10
    25f0:	b	ff2405f4 <__snprintf_chk@plt+0xff23e79c>
    25f4:			; <UNDEFINED> instruction: 0x570cf8df
    25f8:			; <UNDEFINED> instruction: 0xf8df200d
    25fc:	ldmdavs	r1!, {r2, r3, r8, r9, sl, ip, sp, lr}
    2600:			; <UNDEFINED> instruction: 0xf7ff447d
    2604:	ldrbtmi	lr, [pc], #-3024	; 260c <__snprintf_chk@plt+0x7b4>
    2608:	andcs	r6, sl, r1, lsr r8
    260c:	bl	ff2c0610 <__snprintf_chk@plt+0xff2be7b8>
    2610:	ldrtvc	pc, [r8], r7, lsl #10	; <UNPREDICTABLE>
    2614:			; <UNDEFINED> instruction: 0xf0044620
    2618:			; <UNDEFINED> instruction: 0xf507fd71
    261c:			; <UNDEFINED> instruction: 0x462970b0
    2620:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2624:	addvs	pc, r2, #1325400064	; 0x4f000000
    2628:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    262c:			; <UNDEFINED> instruction: 0x46294630
    2630:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2634:	rsbvc	pc, pc, #1325400064	; 0x4f000000
    2638:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    263c:	andcs	r2, r1, r0, asr r1
    2640:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
    2644:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2648:	stmdacs	r0, {r2, r9, sl, lr}
    264c:	adchi	pc, r3, #0
    2650:			; <UNDEFINED> instruction: 0xf8809b0c
    2654:			; <UNDEFINED> instruction: 0xf880b03c
    2658:	blls	34e754 <__snprintf_chk@plt+0x34c8fc>
    265c:	blls	29b070 <__snprintf_chk@plt+0x299218>
    2660:			; <UNDEFINED> instruction: 0xf7ff6243
    2664:	mlavs	r0, r2, r9, lr
    2668:			; <UNDEFINED> instruction: 0xf0002800
    266c:			; <UNDEFINED> instruction: 0xf8df811a
    2670:			; <UNDEFINED> instruction: 0x4623269c
    2674:			; <UNDEFINED> instruction: 0xf04f2101
    2678:	ldrbtmi	r3, [sl], #-255	; 0xffffff01
    267c:	bl	940680 <__snprintf_chk@plt+0x93e828>
    2680:	stmdacs	r0, {r5, r6, sp, lr}
    2684:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    2688:	svceq	0x0000f1bb
    268c:	mvnhi	pc, r0, asr #32
    2690:			; <UNDEFINED> instruction: 0xf8df2001
    2694:			; <UNDEFINED> instruction: 0x4623267c
    2698:	ldrbtmi	r2, [sl], #-260	; 0xfffffefc
    269c:	bl	5406a0 <__snprintf_chk@plt+0x53e848>
    26a0:	stmdacs	r0, {r5, r6, r7, sp, lr}
    26a4:	rscshi	pc, sp, r0
    26a8:			; <UNDEFINED> instruction: 0x5668f8df
    26ac:	tstcs	r0, r3, lsr #12
    26b0:	ldrbtmi	r2, [sp], #-1
    26b4:			; <UNDEFINED> instruction: 0xf7ff462a
    26b8:			; <UNDEFINED> instruction: 0x6120eb08
    26bc:			; <UNDEFINED> instruction: 0xf0002800
    26c0:	movwcs	r8, #240	; 0xf0
    26c4:	ldrmi	r4, [sl], -r1, lsl #12
    26c8:			; <UNDEFINED> instruction: 0xf7ff6820
    26cc:	andcc	lr, r1, r2, lsl fp
    26d0:	rsbhi	pc, fp, #0
    26d4:			; <UNDEFINED> instruction: 0x46232110
    26d8:	andcs	r4, r2, sl, lsr #12
    26dc:	b	ffd406e0 <__snprintf_chk@plt+0xffd3e888>
    26e0:	cmnvs	r0, r1, lsl #12
    26e4:			; <UNDEFINED> instruction: 0xf0002800
    26e8:	movwcs	r8, #220	; 0xdc
    26ec:	ldrmi	r6, [sl], -r0, lsr #16
    26f0:	b	fffc06f4 <__snprintf_chk@plt+0xfffbe89c>
    26f4:			; <UNDEFINED> instruction: 0xf0003001
    26f8:			; <UNDEFINED> instruction: 0x211082b2
    26fc:	strtmi	r4, [sl], -r3, lsr #12
    2700:			; <UNDEFINED> instruction: 0xf7ff2003
    2704:	strmi	lr, [r1], -r2, ror #21
    2708:	stmdacs	r0, {r5, r7, r8, sp, lr}
    270c:	sbchi	pc, r9, r0
    2710:	stmdavs	r0!, {r8, r9, sp}
    2714:			; <UNDEFINED> instruction: 0xf7ff461a
    2718:	andcc	lr, r1, ip, ror #21
    271c:	addhi	pc, sp, #0
    2720:			; <UNDEFINED> instruction: 0x46232110
    2724:	andcs	r4, pc, sl, lsr #12
    2728:	b	ff3c072c <__snprintf_chk@plt+0xff3be8d4>
    272c:	mvnvs	r4, r1, lsl #12
    2730:			; <UNDEFINED> instruction: 0xf0002800
    2734:	movwcs	r8, #182	; 0xb6
    2738:	ldrmi	r6, [sl], -r0, lsr #16
    273c:	b	ff640740 <__snprintf_chk@plt+0xff63e8e8>
    2740:			; <UNDEFINED> instruction: 0xf0003001
    2744:	tstcs	r0, r8, ror #4
    2748:	strtmi	r4, [r3], -sl, lsr #12
    274c:			; <UNDEFINED> instruction: 0xf7ff2014
    2750:			; <UNDEFINED> instruction: 0x4601eabc
    2754:	stmdacs	r0, {r5, r9, sp, lr}
    2758:	adchi	pc, r3, r0
    275c:	stmdavs	r0!, {r8, r9, sp}
    2760:			; <UNDEFINED> instruction: 0xf7ff461a
    2764:	andcc	lr, r1, r6, asr #21
    2768:	subhi	pc, r3, #0
    276c:	streq	pc, [r8, #2271]!	; 0x8df
    2770:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2774:	strne	pc, [r4, #2271]!	; 0x8df
    2778:	andmi	pc, r4, #64, 4
    277c:	strls	r4, [r0], #-1144	; 0xfffffb88
    2780:	adcsvc	pc, r8, r0, lsl #10
    2784:			; <UNDEFINED> instruction: 0xf7ff4479
    2788:	strtmi	lr, [r0], -r4, ror #19
    278c:			; <UNDEFINED> instruction: 0xf904f003
    2790:			; <UNDEFINED> instruction: 0xf0402800
    2794:	stmdavs	r0!, {r2, r8, pc}
    2798:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    279c:			; <UNDEFINED> instruction: 0xf7ff6820
    27a0:			; <UNDEFINED> instruction: 0x4605ea58
    27a4:			; <UNDEFINED> instruction: 0xf0014620
    27a8:			; <UNDEFINED> instruction: 0xf8dfffcb
    27ac:			; <UNDEFINED> instruction: 0xf8df0574
    27b0:	vst3.16	{d17,d19,d21}, [pc :256], r4
    27b4:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    27b8:	eormi	pc, r2, #64, 4
    27bc:	adcsvc	pc, r0, r0, lsl #10
    27c0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    27c4:	bl	6407c8 <__snprintf_chk@plt+0x63e970>
    27c8:			; <UNDEFINED> instruction: 0xf952f002
    27cc:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    27d0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    27d4:			; <UNDEFINED> instruction: 0xf7ff6818
    27d8:	ldrb	lr, [r1], #2480	; 0x9b0
    27dc:			; <UNDEFINED> instruction: 0xf0012001
    27e0:	mcrcs	13, 0, pc, cr0, cr7, {3}	; <UNPREDICTABLE>
    27e4:	cfstrsge	mvf15, [r3, #252]	; 0xfc
    27e8:	movwls	lr, #1400	; 0x578
    27ec:	eormi	pc, fp, #64, 4
    27f0:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    27f4:	strbmi	r4, [r8], -r1, asr #12
    27f8:	b	fffc07fc <__snprintf_chk@plt+0xfffbe9a4>
    27fc:			; <UNDEFINED> instruction: 0xf8dfe647
    2800:	cfmul64ge	mvdx2, mvdx5, mvdx12
    2804:	orrpl	pc, r0, #1325400064	; 0x4f000000
    2808:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    280c:	andls	r4, r0, #48, 12	; 0x3000000
    2810:	andcs	r4, r1, #26214400	; 0x1900000
    2814:	bl	840818 <__snprintf_chk@plt+0x83e9c0>
    2818:	svcpl	0x0080f5b0
    281c:	cfldrdge	mvd15, [lr, #1020]!	; 0x3fc
    2820:	strpl	pc, [ip, #-2271]	; 0xfffff721
    2824:	ldrbtmi	r2, [sp], #-0
    2828:			; <UNDEFINED> instruction: 0xf7ff4629
    282c:	strmi	lr, [r6], -r2, lsr #17
    2830:			; <UNDEFINED> instruction: 0xf7ff2024
    2834:			; <UNDEFINED> instruction: 0xf8dfe99a
    2838:	vst3.<illegal width 64>	{d17-d19}, [pc :256], ip
    283c:	vst1.32	{d23-d26}, [pc :128], r3
    2840:	ldrbtmi	r7, [r9], #-1009	; 0xfffffc0f
    2844:	strls	r9, [r1], #-1536	; 0xfffffa00
    2848:			; <UNDEFINED> instruction: 0xf5019002
    284c:			; <UNDEFINED> instruction: 0xf8df708e
    2850:	ldrbtmi	r1, [r9], #-1256	; 0xfffffb18
    2854:	b	6c0858 <__snprintf_chk@plt+0x6bea00>
    2858:	andcs	r4, r0, r9, lsr #12
    285c:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2860:	eorcs	r4, r4, r5, lsl #12
    2864:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2868:	strmi	r4, [r2], -r1, lsr #12
    286c:			; <UNDEFINED> instruction: 0xf7ff4628
    2870:			; <UNDEFINED> instruction: 0xf8dfe932
    2874:	andcs	r4, r0, r8, asr #9
    2878:			; <UNDEFINED> instruction: 0x4621447c
    287c:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2880:			; <UNDEFINED> instruction: 0xf8df9e0f
    2884:	vst3.32	{d17-d19}, [pc :256], ip
    2888:	rscscs	r7, sl, #-1006632957	; 0xc4000003
    288c:	ldrbtmi	r6, [r9], #-2101	; 0xfffff7cb
    2890:	streq	lr, [r0, #-2509]	; 0xfffff633
    2894:	addvc	pc, lr, r1, lsl #10
    2898:	strtne	pc, [r8], #2271	; 0x8df
    289c:			; <UNDEFINED> instruction: 0xf7ff4479
    28a0:	strtmi	fp, [r0], -r4, asr #23
    28a4:			; <UNDEFINED> instruction: 0xf0012400
    28a8:			; <UNDEFINED> instruction: 0xf8dfff4b
    28ac:			; <UNDEFINED> instruction: 0xf8df049c
    28b0:	vst3.32	{d17-d19}, [pc :64], ip
    28b4:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    28b8:	andmi	pc, r7, #64, 4
    28bc:	adcsvc	pc, r8, r0, lsl #10
    28c0:	strls	r4, [r0], #-1145	; 0xfffffb87
    28c4:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28c8:	blls	27c64c <__snprintf_chk@plt+0x27a7f4>
    28cc:	rscpl	pc, r5, #64, 4
    28d0:	ldrbtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    28d4:	ldrvc	pc, [sl], #1283	; 0x503
    28d8:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    28dc:			; <UNDEFINED> instruction: 0x4620447e
    28e0:			; <UNDEFINED> instruction: 0xf7ff4631
    28e4:	ldcls	8, cr14, [r0, #-584]	; 0xfffffdb8
    28e8:			; <UNDEFINED> instruction: 0x4641463a
    28ec:			; <UNDEFINED> instruction: 0xf0021d28
    28f0:	ldrtmi	pc, [r9], -r1, ror #18	; <UNPREDICTABLE>
    28f4:			; <UNDEFINED> instruction: 0xf00268a8
    28f8:			; <UNDEFINED> instruction: 0x4631fd7f
    28fc:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2900:	rscspl	pc, r1, #64, 4
    2904:	andls	r4, r0, r5, lsl #12
    2908:			; <UNDEFINED> instruction: 0xf7ff4620
    290c:	ldrt	lr, [r7], #-2678	; 0xfffff58a
    2910:	strbvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2914:	ldrbtmi	r2, [lr], #-0
    2918:			; <UNDEFINED> instruction: 0xf7ff4631
    291c:			; <UNDEFINED> instruction: 0xf8d5e82a
    2920:	strmi	r8, [r7], -r8
    2924:			; <UNDEFINED> instruction: 0xf7ff2024
    2928:			; <UNDEFINED> instruction: 0xf8dfe920
    292c:	vst3.8	{d18-d20}, [pc :128], ip
    2930:			; <UNDEFINED> instruction: 0x970073f1
    2934:			; <UNDEFINED> instruction: 0xf8cd447a
    2938:	strls	r8, [r2], #-4
    293c:	tstls	r3, r1, lsl #12
    2940:	ldrne	pc, [r8], #-2271	; 0xfffff721
    2944:	addvc	pc, lr, r2, lsl #10
    2948:	adcvc	pc, r5, #1325400064	; 0x4f000000
    294c:			; <UNDEFINED> instruction: 0xf7ff4479
    2950:			; <UNDEFINED> instruction: 0x4631e99e
    2954:			; <UNDEFINED> instruction: 0xf7ff2000
    2958:	stmiavs	r9!, {r2, r3, fp, sp, lr, pc}
    295c:	strmi	r9, [r6], -r7, lsl #2
    2960:			; <UNDEFINED> instruction: 0xf7ff2024
    2964:	stmdbls	r7, {r1, r8, fp, sp, lr, pc}
    2968:	strmi	r4, [r3], -r2, lsr #12
    296c:			; <UNDEFINED> instruction: 0xf7ff4630
    2970:	ldclmi	8, cr14, [fp], #712	; 0x2c8
    2974:	ldrbtmi	r2, [ip], #-0
    2978:			; <UNDEFINED> instruction: 0xf7fe4621
    297c:	mcrls	15, 0, lr, cr15, cr10, {7}
    2980:	vst2.<illegal width 64>	{d20,d22}, [pc :256], r8
    2984:	vcge.s8	<illegal reg q11.5>, q8, <illegal reg q8.5>
    2988:	ldmdavs	r5!, {r0, r1, r2, r9, ip}
    298c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2990:			; <UNDEFINED> instruction: 0xf5010500
    2994:	ldmibmi	r4!, {r1, r2, r3, r7, ip, sp, lr}^
    2998:			; <UNDEFINED> instruction: 0xf7ff4479
    299c:	strcs	fp, [r1, #-2886]	; 0xfffff4ba
    29a0:	andcs	lr, r1, r0, lsl #14
    29a4:	b	bc09a8 <__snprintf_chk@plt+0xbbeb50>
    29a8:			; <UNDEFINED> instruction: 0xf43f2800
    29ac:	stmiami	pc!, {r3, r4, r7, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    29b0:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    29b4:	vmla.i8	q10, q8, q15
    29b8:	ldrbtmi	r2, [r8], #-650	; 0xfffffd76
    29bc:	adcvc	pc, r8, r0, lsl #10
    29c0:			; <UNDEFINED> instruction: 0xf7ff4479
    29c4:	blmi	ff0bca54 <__snprintf_chk@plt+0xff0babfc>
    29c8:	ldmpl	r6, {r3, r9, fp, ip, pc}^
    29cc:			; <UNDEFINED> instruction: 0xf7ff6830
    29d0:			; <UNDEFINED> instruction: 0xf1bbe802
    29d4:			; <UNDEFINED> instruction: 0xf43f0f00
    29d8:	stmiami	r6!, {r0, r3, r4, r7, r8, sl, fp, sp, pc}^
    29dc:	stfmie	f2, [r6, #8]!
    29e0:			; <UNDEFINED> instruction: 0xf7ff4478
    29e4:	ldrbtmi	lr, [sp], #-2198	; 0xfffff76a
    29e8:	and	r6, sl, r8, lsr #32
    29ec:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29f0:	blcs	11ca04 <__snprintf_chk@plt+0x11abac>
    29f4:	rschi	pc, fp, r0, asr #32
    29f8:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29fc:			; <UNDEFINED> instruction: 0xf7ff2116
    2a00:	stmdavs	r8!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    2a04:			; <UNDEFINED> instruction: 0xf7ff2101
    2a08:	strmi	lr, [r7], -r6, ror #19
    2a0c:	rscle	r2, sp, r0, lsl #16
    2a10:	ldrb	r4, [fp, #-1667]!	; 0xfffff97d
    2a14:	andeq	pc, r8, r5, lsl #2
    2a18:			; <UNDEFINED> instruction: 0xf7ff1d29
    2a1c:	stmibvs	r3!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    2a20:	addmi	r6, r3, #168, 16	; 0xa80000
    2a24:	cfstrsge	mvf15, [r8, #252]!	; 0xfc
    2a28:	ldmdblt	sl!, {r1, r3, r5, r8, r9, fp, ip, sp, lr}
    2a2c:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    2a30:	addsmi	r6, r3, #9568256	; 0x920000
    2a34:	ldcge	7, cr15, [r2, #252]!	; 0xfc
    2a38:	str	r6, [r9, #2595]!	; 0xa23
    2a3c:	bvs	8542a4 <__snprintf_chk@plt+0x85244c>
    2a40:	ldc2l	0, cr15, [r6, #4]
    2a44:	teqle	lr, r0, lsl #16
    2a48:	stmibvs	r3!, {r0, r2, r3, r6, r7, r9, fp, lr}^
    2a4c:	tstvc	r0, #2046820352	; 0x7a000000
    2a50:	svcmi	0x00cce7ec
    2a54:	bmi	ff30ae84 <__snprintf_chk@plt+0xff30902c>
    2a58:	ldrbtmi	r4, [pc], #-1571	; 2a60 <__snprintf_chk@plt+0xc08>
    2a5c:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    2a60:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a64:	adcvs	r4, r0, r1, lsl #12
    2a68:			; <UNDEFINED> instruction: 0xf43f2800
    2a6c:	movwcs	sl, #3866	; 0xf1a
    2a70:	ldrmi	r6, [sl], -r0, lsr #16
    2a74:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a78:	svclt	0x00183001
    2a7c:			; <UNDEFINED> instruction: 0xf47f6838
    2a80:	stclmi	14, cr10, [r2], {8}
    2a84:	ldrbtmi	r2, [ip], #-0
    2a88:			; <UNDEFINED> instruction: 0xf7fe4621
    2a8c:	qsub16mi	lr, r9, r2
    2a90:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2a94:	sbcscc	pc, r7, #64, 4
    2a98:	ldrtmi	r9, [r0], -r0
    2a9c:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aa0:	andcs	r4, r0, r1, lsr #12
    2aa4:	svc	0x0064f7fe
    2aa8:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aac:	vst2.32	{d20-d21}, [pc :256], r8
    2ab0:	ldmibmi	r8!, {r4, r6, r8, r9, ip, sp, lr}
    2ab4:	addscs	pc, fp, #64, 4
    2ab8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2abc:	adcvc	pc, r8, r0, lsl #10
    2ac0:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ac4:	bvs	97c124 <__snprintf_chk@plt+0x97a2cc>
    2ac8:	msrcc	SPSR_sx, #64, 4
    2acc:	vst2.32	{d20-d21}, [pc :256], r2
    2ad0:	ldmibmi	r2!, {r0, r1, r2, r3, r5, r9, ip, sp, lr}
    2ad4:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    2ad8:	ldrbtmi	r6, [r9], #-2533	; 0xfffff61b
    2adc:			; <UNDEFINED> instruction: 0xf5004fb0
    2ae0:	smlatbls	r7, r8, r0, r7
    2ae4:	ldrbtmi	r9, [pc], #-1281	; 2aec <__snprintf_chk@plt+0xc94>
    2ae8:	strls	r4, [r0, -lr, lsr #27]
    2aec:	ldrbtmi	r2, [sp], #-1793	; 0xfffff8ff
    2af0:			; <UNDEFINED> instruction: 0xf7ff9008
    2af4:	ldmib	sp, {r2, r3, r6, r7, fp, sp, lr, pc}^
    2af8:	vst4.8	{d17-d20}, [pc], r7
    2afc:	vcge.s8	<illegal reg q11.5>, q0, q0
    2b00:	strhtvc	r2, [pc], -pc
    2b04:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b08:	stmiami	r7!, {r2, r4, r5, r6, r8, sl, sp, lr, pc}
    2b0c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2b10:	vmla.i8	d20, d16, d22
    2b14:	ldrbtmi	r2, [r8], #-693	; 0xfffffd4b
    2b18:			; <UNDEFINED> instruction: 0xf5004479
    2b1c:			; <UNDEFINED> instruction: 0xf7ff70a8
    2b20:	strb	lr, [r7, #-2098]!	; 0xfffff7ce
    2b24:	andcs	r4, ip, #165888	; 0x28800
    2b28:			; <UNDEFINED> instruction: 0xf04f4ca2
    2b2c:	ldrbtmi	r3, [fp], #-3327	; 0xfffff301
    2b30:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    2b34:	blx	9445e <__snprintf_chk@plt+0x92606>
    2b38:	strbmi	r3, [r1], -r7, lsl #14
    2b3c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2b40:	eorsmi	pc, r6, #64, 4
    2b44:			; <UNDEFINED> instruction: 0xf8cd733d
    2b48:			; <UNDEFINED> instruction: 0xf7ffc000
    2b4c:			; <UNDEFINED> instruction: 0x4621e956
    2b50:			; <UNDEFINED> instruction: 0xf7fe4628
    2b54:	blls	27e794 <__snprintf_chk@plt+0x27c93c>
    2b58:	vst1.16	{d20-d22}, [pc], r1
    2b5c:	strls	r7, [r1], -r9, lsr #5
    2b60:			; <UNDEFINED> instruction: 0xf5039000
    2b64:	vst4.32	{d23-d26}, [pc], lr
    2b68:			; <UNDEFINED> instruction: 0xf7ff73f9
    2b6c:			; <UNDEFINED> instruction: 0x4621e890
    2b70:			; <UNDEFINED> instruction: 0xf7fe4628
    2b74:			; <UNDEFINED> instruction: 0x4631eefe
    2b78:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b7c:	ldrbtmi	r4, [sp], #-3470	; 0xfffff272
    2b80:			; <UNDEFINED> instruction: 0xf1051d29
    2b84:			; <UNDEFINED> instruction: 0xf0010008
    2b88:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    2b8c:	cfstrdge	mvd15, [r5], #252	; 0xfc
    2b90:			; <UNDEFINED> instruction: 0x732b2301
    2b94:	andls	lr, r0, r8, ror #9
    2b98:	ldrtmi	r4, [r0], -r9, lsr #12
    2b9c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2ba0:	adcscc	pc, pc, #64, 4
    2ba4:	svc	0x00d4f7fe
    2ba8:	cfstr32mi	mvfx14, [r4], {239}	; 0xef
    2bac:	ldrbtmi	r2, [ip], #-0
    2bb0:			; <UNDEFINED> instruction: 0xf7fe4621
    2bb4:	stmibmi	r2, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2bb8:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2bbc:	rsccc	pc, r6, #64, 4
    2bc0:	andls	r4, r0, r9, ror r4
    2bc4:	adcsvc	pc, r8, r1, lsl #10
    2bc8:	ldrbtmi	r4, [r9], #-2430	; 0xfffff682
    2bcc:	ldclmi	7, cr14, [lr], #-408	; 0xfffffe68
    2bd0:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
    2bd4:			; <UNDEFINED> instruction: 0xf7fe4621
    2bd8:	ldmdbmi	ip!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    2bdc:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2be0:	addscs	pc, r3, #64, 4
    2be4:	andls	r4, r0, r9, ror r4
    2be8:	adcvc	pc, r8, r1, lsl #10
    2bec:	ldrbtmi	r4, [r9], #-2424	; 0xfffff688
    2bf0:	ldclmi	7, cr14, [r8], #-336	; 0xfffffeb0
    2bf4:	ldrbtmi	r2, [ip], #-0
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4621
    2bfc:	ldmdbmi	r6!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    2c00:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2c04:	andmi	pc, r2, #64, 4
    2c08:	andls	r4, r0, r9, ror r4
    2c0c:	adcsvc	pc, r8, r1, lsl #10
    2c10:	ldrbtmi	r4, [r9], #-2418	; 0xfffff68e
    2c14:	ldclmi	7, cr14, [r2], #-264	; 0xfffffef8
    2c18:	ldrbtmi	r2, [ip], #-0
    2c1c:			; <UNDEFINED> instruction: 0xf7fe4621
    2c20:	ldmdbmi	r0!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    2c24:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2c28:	rscscc	pc, fp, #64, 4
    2c2c:	andls	r4, r0, r9, ror r4
    2c30:	adcsvc	pc, r8, r1, lsl #10
    2c34:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    2c38:	stclmi	7, cr14, [ip], #-192	; 0xffffff40
    2c3c:	ldrbtmi	r2, [ip], #-0
    2c40:			; <UNDEFINED> instruction: 0xf7fe4621
    2c44:	stmdbmi	sl!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    2c48:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2c4c:	rsbsvc	pc, sp, #1325400064	; 0x4f000000
    2c50:	andls	r4, r0, r9, ror r4
    2c54:	adcsvc	pc, r8, r1, lsl #10
    2c58:	ldrbtmi	r4, [r9], #-2406	; 0xfffff69a
    2c5c:	stclmi	7, cr14, [r6], #-120	; 0xffffff88
    2c60:	ldrbtmi	r2, [ip], #-0
    2c64:			; <UNDEFINED> instruction: 0xf7fe4621
    2c68:	stmdbmi	r4!, {r2, r7, r9, sl, fp, sp, lr, pc}^
    2c6c:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    2c70:	rsccc	pc, sp, #64, 4
    2c74:	andls	r4, r0, r9, ror r4
    2c78:	adcsvc	pc, r8, r1, lsl #10
    2c7c:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    2c80:	svclt	0x0000e70c
    2c84:	andeq	r6, r0, r4, lsr #32
    2c88:	andeq	r7, r1, lr, lsr #27
    2c8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c90:	andeq	r7, r1, r2, ror #26
    2c94:	strdeq	r7, [r1], -r8
    2c98:	andeq	r6, r0, ip, ror #4
    2c9c:	andeq	r6, r0, r6, ror #4
    2ca0:	andeq	r6, r0, lr, lsl #9
    2ca4:	andeq	r5, r0, r6, asr sl
    2ca8:	andeq	r7, r1, r8, asr #24
    2cac:	andeq	r6, r0, r8, lsl r2
    2cb0:	andeq	r7, r1, sl, lsl ip
    2cb4:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    2cb8:	ldrdeq	r5, [r0], -r8
    2cbc:	andeq	r5, r0, lr, lsl #3
    2cc0:	andeq	r6, r0, r0, lsr #3
    2cc4:	andeq	r6, r0, sl, lsl #3
    2cc8:	andeq	r6, r0, lr, lsr r3
    2ccc:	andeq	r5, r0, r8, lsl r9
    2cd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2cd4:	andeq	r7, r1, r4, lsl fp
    2cd8:	andeq	r6, r0, r8, ror #2
    2cdc:	andeq	r7, r1, r6, lsl #22
    2ce0:	muleq	r1, r6, ip
    2ce4:	andeq	r7, r1, r6, lsl #25
    2ce8:	andeq	r7, r1, r6, ror ip
    2cec:	andeq	r7, r1, r0, ror #24
    2cf0:	andeq	r6, r0, r4, lsl r1
    2cf4:	andeq	r6, r0, r4, asr #2
    2cf8:	andeq	r7, r1, r2, lsr ip
    2cfc:	andeq	r6, r0, r4, asr #4
    2d00:	andeq	r5, r0, r6, lsr #16
    2d04:	andeq	r5, r0, r0, lsl r8
    2d08:	andeq	r6, r0, r6, lsr #4
    2d0c:	andeq	r3, r0, fp, lsr #18
    2d10:	strdeq	r3, [r0], -fp
    2d14:	andeq	r2, r0, pc, ror r4
    2d18:	strheq	r6, [r0], -r0
    2d1c:	andeq	r5, r0, ip, lsl #13
    2d20:	andeq	r6, r0, r6, ror r0
    2d24:	andeq	r5, r0, r0, asr r6
    2d28:	andeq	r7, r1, r2, ror #16
    2d2c:	strdeq	r5, [r0], -sl
    2d30:	andeq	r5, r0, sl, ror #27
    2d34:	andeq	r5, r0, sl, ror #31
    2d38:			; <UNDEFINED> instruction: 0x000055be
    2d3c:	andeq	r5, r0, r8, lsr sl
    2d40:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    2d44:	andeq	r5, r0, r4, ror r5
    2d48:	andeq	r5, r0, r6, ror pc
    2d4c:	andeq	r5, r0, r0, asr r5
    2d50:	andeq	r5, r0, r4, lsr r5
    2d54:	andeq	r5, r0, sl, lsl sp
    2d58:	strdeq	r5, [r0], -r8
    2d5c:	andeq	r5, r0, r4, asr #9
    2d60:	andeq	r5, r0, r6, lsl #24
    2d64:	andeq	r5, r0, r0, lsr #29
    2d68:	andeq	r5, r0, r8, ror r4
    2d6c:	andeq	r5, r0, r2, ror lr
    2d70:	andeq	r5, r0, r0, asr r4
    2d74:	andeq	r5, r0, r8, lsl #25
    2d78:	andeq	r7, r1, lr, asr #12
    2d7c:	andeq	r7, r1, r6, asr #15
    2d80:	andeq	r7, r1, r8, lsr #15
    2d84:	ldrdeq	r7, [r1], -sl
    2d88:	andeq	r3, r0, r1, lsr r7
    2d8c:	strdeq	r5, [r0], -lr
    2d90:	andeq	r5, r0, r4, ror sp
    2d94:	andeq	r5, r0, r6, asr r3
    2d98:	andeq	r5, r0, r6, asr sp
    2d9c:	andeq	r5, r0, r6, lsr r3
    2da0:			; <UNDEFINED> instruction: 0x00005bb6
    2da4:	andeq	r7, r1, r6, lsl #14
    2da8:	andeq	r5, r0, r6, lsl sp
    2dac:	strdeq	r5, [r0], -r8
    2db0:	andeq	r7, r1, r6, lsl r5
    2db4:	ldrdeq	r5, [r0], -r6
    2db8:	andeq	r7, r1, r6, ror r6
    2dbc:	ldrdeq	r5, [r0], -r6
    2dc0:	andeq	r5, r0, ip, ror #24
    2dc4:	andeq	r5, r0, r6, asr #4
    2dc8:	andeq	r5, r0, r2, lsr #21
    2dcc:	andeq	r5, r0, r8, asr #24
    2dd0:	andeq	r5, r0, r2, lsr #4
    2dd4:	andeq	r5, r0, lr, lsl #5
    2dd8:	andeq	r5, r0, r4, lsr #24
    2ddc:	strdeq	r5, [r0], -lr
    2de0:	andeq	r5, r0, sl, ror #4
    2de4:	andeq	r5, r0, r0, lsl #24
    2de8:	ldrdeq	r5, [r0], -sl
    2dec:	andeq	r5, r0, r6, asr #4
    2df0:	ldrdeq	r5, [r0], -ip
    2df4:			; <UNDEFINED> instruction: 0x000051b6
    2df8:	andeq	r5, r0, r2, lsr #4
    2dfc:			; <UNDEFINED> instruction: 0x00005bb8
    2e00:	muleq	r0, r2, r1
    2e04:	bleq	3ef48 <__snprintf_chk@plt+0x3d0f0>
    2e08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2e0c:	strbtmi	fp, [sl], -r2, lsl #24
    2e10:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2e14:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2e18:	ldrmi	sl, [sl], #776	; 0x308
    2e1c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2e20:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2e24:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2e28:			; <UNDEFINED> instruction: 0xf85a4b06
    2e2c:	stmdami	r6, {r0, r1, ip, sp}
    2e30:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2e34:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    2e38:	svc	0x00f6f7fe
    2e3c:			; <UNDEFINED> instruction: 0x00016fb0
    2e40:			; <UNDEFINED> instruction: 0x000001b4
    2e44:	andeq	r0, r0, r8, ror #3
    2e48:	strdeq	r0, [r0], -r4
    2e4c:	ldr	r3, [pc, #20]	; 2e68 <__snprintf_chk@plt+0x1010>
    2e50:	ldr	r2, [pc, #20]	; 2e6c <__snprintf_chk@plt+0x1014>
    2e54:	add	r3, pc, r3
    2e58:	ldr	r2, [r3, r2]
    2e5c:	cmp	r2, #0
    2e60:	bxeq	lr
    2e64:	b	1bb4 <__gmon_start__@plt>
    2e68:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    2e6c:	ldrdeq	r0, [r0], -r8
    2e70:	blmi	1d4e90 <__snprintf_chk@plt+0x1d3038>
    2e74:	bmi	1d405c <__snprintf_chk@plt+0x1d2204>
    2e78:	addmi	r4, r3, #2063597568	; 0x7b000000
    2e7c:	andle	r4, r3, sl, ror r4
    2e80:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2e84:	ldrmi	fp, [r8, -r3, lsl #2]
    2e88:	svclt	0x00004770
    2e8c:	andeq	r7, r1, r0, lsr r3
    2e90:	andeq	r7, r1, ip, lsr #6
    2e94:	andeq	r6, r1, ip, ror #30
    2e98:	andeq	r0, r0, r0, asr #3
    2e9c:	stmdbmi	r9, {r3, fp, lr}
    2ea0:	bmi	254088 <__snprintf_chk@plt+0x252230>
    2ea4:	bne	254090 <__snprintf_chk@plt+0x252238>
    2ea8:	svceq	0x00cb447a
    2eac:			; <UNDEFINED> instruction: 0x01a1eb03
    2eb0:	andle	r1, r3, r9, asr #32
    2eb4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2eb8:	ldrmi	fp, [r8, -r3, lsl #2]
    2ebc:	svclt	0x00004770
    2ec0:	andeq	r7, r1, r4, lsl #6
    2ec4:	andeq	r7, r1, r0, lsl #6
    2ec8:	andeq	r6, r1, r0, asr #30
    2ecc:	andeq	r0, r0, r4, lsl #4
    2ed0:	blmi	2b02f8 <__snprintf_chk@plt+0x2ae4a0>
    2ed4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2ed8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2edc:	blmi	271490 <__snprintf_chk@plt+0x26f638>
    2ee0:	ldrdlt	r5, [r3, -r3]!
    2ee4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2ee8:			; <UNDEFINED> instruction: 0xf7fe6818
    2eec:			; <UNDEFINED> instruction: 0xf7ffed5c
    2ef0:	blmi	1c2df4 <__snprintf_chk@plt+0x1c0f9c>
    2ef4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2ef8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2efc:	andeq	r7, r1, lr, asr #5
    2f00:	andeq	r6, r1, r0, lsl pc
    2f04:			; <UNDEFINED> instruction: 0x000001bc
    2f08:	andeq	r7, r1, sl, lsl r1
    2f0c:	andeq	r7, r1, lr, lsr #5
    2f10:	svclt	0x0000e7c4
    2f14:	addlt	fp, r2, r0, ror r5
    2f18:	stmdage	r1, {r0, ip, pc}
    2f1c:			; <UNDEFINED> instruction: 0xf7fe9100
    2f20:			; <UNDEFINED> instruction: 0x4604ee38
    2f24:			; <UNDEFINED> instruction: 0xf7fe4668
    2f28:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    2f2c:	stccs	15, cr11, [r0], {24}
    2f30:	stmiavs	r5!, {r5, ip, lr, pc}
    2f34:	adccs	pc, fp, #77594624	; 0x4a00000
    2f38:			; <UNDEFINED> instruction: 0xf6c26881
    2f3c:	strcc	r2, [r1, #-682]	; 0xfffffd56
    2f40:	tstcc	r1, r8, lsl r6
    2f44:	strcc	pc, [r5], #-2946	; 0xfffff47e
    2f48:	blx	fe088efe <__snprintf_chk@plt+0xfe0870a6>
    2f4c:	strbne	r2, [sl, r1]
    2f50:			; <UNDEFINED> instruction: 0x03a4ebc3
    2f54:	blx	1a9f5e <__snprintf_chk@plt+0x1a8106>
    2f58:	bl	ff097bac <__snprintf_chk@plt+0xff095d54>
    2f5c:	bls	431e4 <__snprintf_chk@plt+0x4138c>
    2f60:	andsne	pc, r0, r6, lsl #22
    2f64:	vst1.32	{d17-d18}, [pc :128], r4
    2f68:	bne	61b8f4 <__snprintf_chk@plt+0x619a9c>
    2f6c:	andmi	pc, r0, r2, lsl #22
    2f70:	ldcllt	0, cr11, [r0, #-8]!
    2f74:	rscscc	pc, pc, pc, asr #32
    2f78:	svclt	0x0000e7fa
    2f7c:	mvnsmi	lr, sp, lsr #18
    2f80:	vldmdbmi	r2!, {s5-s4}
    2f84:	subsmi	fp, r2, #184, 30	; 0x2e0
    2f88:	addlt	r4, r2, r1, ror ip
    2f8c:	bcs	1114188 <__snprintf_chk@plt+0x1112330>
    2f90:			; <UNDEFINED> instruction: 0x7608e9dd
    2f94:			; <UNDEFINED> instruction: 0xf502bfd8
    2f98:	stmdbpl	ip!, {r1, r3, r4, r5, r6, r7, r9, sp, lr}
    2f9c:			; <UNDEFINED> instruction: 0xce0ae9dd
    2fa0:	strls	r6, [r1], #-2084	; 0xfffff7dc
    2fa4:	streq	pc, [r0], #-79	; 0xffffffb1
    2fa8:	bcs	18fa3d0 <__snprintf_chk@plt+0x18f8578>
    2fac:			; <UNDEFINED> instruction: 0xf202dc06
    2fb0:	vhsub.s8	<illegal reg q11.5>, q0, q14
    2fb4:	adcmi	r7, r2, #-1325400064	; 0xb1000000
    2fb8:	adcshi	pc, r7, r0
    2fbc:	svclt	0x00180794
    2fc0:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2fc4:			; <UNDEFINED> instruction: 0xf645d11a
    2fc8:	vaddhn.i16	d20, q6, <illegal reg q12.5>
    2fcc:			; <UNDEFINED> instruction: 0xf645248f
    2fd0:	vabal.s8	q10, d0, d24
    2fd4:	blx	10c61a <__snprintf_chk@plt+0x10a7c2>
    2fd8:	bl	fed7ffe8 <__snprintf_chk@plt+0xfed7e190>
    2fdc:	svclt	0x00380fb4
    2fe0:	ldmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2fe4:	vcgt.s8	d29, d13, d10
    2fe8:	vabal.s8	<illegal reg q11.5>, d0, d10
    2fec:	bl	fed44680 <__snprintf_chk@plt+0xfed42828>
    2ff0:	svclt	0x00341f34
    2ff4:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ff8:	ldmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ffc:	vcvt.f16.s16	q2, <illegal reg q2.5>, #30
    3000:	cfstr64cs	mvdx7, [r4, #-712]	; 0xfffffd38
    3004:			; <UNDEFINED> instruction: 0xf8c4447c
    3008:	vhadd.s8	d8, d0, d4
    300c:	stmdbcs	r0, {r0, r2, r4, r7, pc}
    3010:	ldmcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3014:	strcs	fp, [r0, #-4044]	; 0xfffff034
    3018:			; <UNDEFINED> instruction: 0xf1b82501
    301c:	svclt	0x00880f0b
    3020:	streq	pc, [r1, #-69]	; 0xffffffbb
    3024:			; <UNDEFINED> instruction: 0xf0402d00
    3028:			; <UNDEFINED> instruction: 0xf8548087
    302c:	addmi	r5, sp, #40	; 0x28
    3030:	addhi	pc, r2, r0, asr #5
    3034:			; <UNDEFINED> instruction: 0xf1b83901
    3038:	andle	r0, r9, r0, lsl #30
    303c:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    3040:	bl	212058 <__snprintf_chk@plt+0x210200>
    3044:			; <UNDEFINED> instruction: 0xf8540580
    3048:	adcmi	r0, r5, #4, 30
    304c:	mvnsle	r4, r1, lsl #8
    3050:	adcsvc	pc, r2, r0, asr #4
    3054:	svclt	0x001c4282
    3058:	strbtne	pc, [sp], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    305c:	tstle	r6, r5, lsr #12
    3060:			; <UNDEFINED> instruction: 0xf010e009
    3064:	svclt	0x000c0f03
    3068:	ldrtvc	pc, [r7], #1103	; 0x44f	; <UNPREDICTABLE>
    306c:	andcc	r4, r1, ip, lsr #12
    3070:	addmi	r4, r2, #553648128	; 0x21000000
    3074:	ldfmid	f5, [r8], #-980	; 0xfffffc2c
    3078:	adcmi	pc, r3, #1325400064	; 0x4f000000
    307c:	andeq	pc, r1, #192, 4
    3080:	ldrbtmi	r2, [ip], #-1340	; 0xfffffac4
    3084:	svclt	0x00982f3b
    3088:	blx	8e97e <__snprintf_chk@plt+0x8cb26>
    308c:	stmdavs	r0!, {r0, r8, ip, sp, lr, pc}
    3090:	andne	pc, r0, r5, lsl #22
    3094:	stmdale	pc, {ip, pc}^	; <UNPREDICTABLE>
    3098:	svceq	0x0001f1bc
    309c:			; <UNDEFINED> instruction: 0xf1bcd03a
    30a0:	tstle	r6, r2, lsl #30
    30a4:	stmdale	r7, {r0, r1, r2, r4, r8, r9, fp, sp}^
    30a8:	strvc	pc, [r3, -r5, lsl #22]
    30ac:	strvs	pc, [r7], -r5, lsl #22
    30b0:	andls	r4, r0, r0, lsr r4
    30b4:	svceq	0x0000f1be
    30b8:			; <UNDEFINED> instruction: 0xf1bed01d
    30bc:	tstle	ip, r2, lsl #30
    30c0:			; <UNDEFINED> instruction: 0xf7fe4668
    30c4:	stmdacs	r0, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    30c8:	bvs	f71b4 <__snprintf_chk@plt+0xf535c>
    30cc:			; <UNDEFINED> instruction: 0xb1a39800
    30d0:			; <UNDEFINED> instruction: 0xf1bce011
    30d4:	teqle	r6, r0, lsl #30
    30d8:	bcs	2caa48 <__snprintf_chk@plt+0x2c8bf0>
    30dc:	blcs	339194 <__snprintf_chk@plt+0x33733c>
    30e0:	blx	1770ee <__snprintf_chk@plt+0x175296>
    30e4:	teqcs	ip, #786432	; 0xc0000
    30e8:	strvs	pc, [r7], -r3, lsl #22
    30ec:	andls	r4, r0, r0, lsr r4
    30f0:	svceq	0x0000f1be
    30f4:			; <UNDEFINED> instruction: 0xf5a0d1e1
    30f8:	bmi	61b284 <__snprintf_chk@plt+0x61942c>
    30fc:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3100:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3104:	subsmi	r9, sl, r1, lsl #22
    3108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    310c:	andlt	sp, r2, r9, lsl r1
    3110:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3114:	bcs	2caa84 <__snprintf_chk@plt+0x2c8c2c>
    3118:	blcs	339158 <__snprintf_chk@plt+0x337300>
    311c:	movwcc	fp, #53014	; 0xcf16
    3120:	teqvc	r4, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3124:	ldrmi	r4, [pc], #-875	; 312c <__snprintf_chk@plt+0x12d4>
    3128:	blmi	37d0a4 <__snprintf_chk@plt+0x37b24c>
    312c:			; <UNDEFINED> instruction: 0xf04f221c
    3130:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    3134:	ubfx	r6, sl, #0, #1
    3138:	rscscc	pc, pc, pc, asr #32
    313c:	stmdals	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3140:			; <UNDEFINED> instruction: 0xf7fee7db
    3144:			; <UNDEFINED> instruction: 0xf7feec9e
    3148:	svclt	0x0000ee70
    314c:	andeq	r6, r1, ip, asr lr
    3150:	andeq	r0, r0, r8, asr #3
    3154:	andeq	r7, r1, r0
    3158:	andeq	r7, r1, r6, lsr #2
    315c:	andeq	r6, r1, sl, ror #25
    3160:	ldrdeq	r6, [r1], -r2
    3164:	bmi	ffed5954 <__snprintf_chk@plt+0xffed3afc>
    3168:	blmi	ffed4354 <__snprintf_chk@plt+0xffed24fc>
    316c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3170:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3174:			; <UNDEFINED> instruction: 0xf8d3b086
    3178:	ldmdavs	r2, {r2, pc}
    317c:			; <UNDEFINED> instruction: 0xf04f9205
    3180:			; <UNDEFINED> instruction: 0xf7fe0200
    3184:	ldclmi	13, cr14, [r5, #168]!	; 0xa8
    3188:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    318c:			; <UNDEFINED> instruction: 0xf8986804
    3190:			; <UNDEFINED> instruction: 0xf8340000
    3194:	and	r2, r4, r0, lsl r0
    3198:	svceq	0x0001f818
    319c:			; <UNDEFINED> instruction: 0xf8342101
    31a0:	ldreq	r2, [r6], #16
    31a4:			; <UNDEFINED> instruction: 0xf412d4f8
    31a8:			; <UNDEFINED> instruction: 0xf1a06f00
    31ac:			; <UNDEFINED> instruction: 0xf006062b
    31b0:	strdle	r0, [fp, #-109]	; 0xffffff93
    31b4:	cmple	fp, r0, lsl #28
    31b8:	msreq	CPSR_fsc, #160, 2	; 0x28
    31bc:			; <UNDEFINED> instruction: 0xf383fab3
    31c0:			; <UNDEFINED> instruction: 0xf898095b
    31c4:	blcs	31d0 <__snprintf_chk@plt+0x1378>
    31c8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    31cc:			; <UNDEFINED> instruction: 0xf04fbf14
    31d0:			; <UNDEFINED> instruction: 0x270137ff
    31d4:	andscs	pc, r0, r4, lsr r8	; <UNPREDICTABLE>
    31d8:	strble	r0, [r2, #-1297]!	; 0xfffffaef
    31dc:			; <UNDEFINED> instruction: 0xf1084ee0
    31e0:	stmiami	r0!, {r0, r8}^
    31e4:			; <UNDEFINED> instruction: 0xf8552200
    31e8:	ldrbtmi	ip, [r8], #-6
    31ec:			; <UNDEFINED> instruction: 0xf8cc6041
    31f0:			; <UNDEFINED> instruction: 0xf8982000
    31f4:			; <UNDEFINED> instruction: 0xf8340000
    31f8:	streq	r5, [lr, #-16]!
    31fc:	strcs	sp, [sl], -ip, lsl #10
    3200:	andeq	pc, r2, #6144	; 0x1800
    3204:	bcc	c14c2c <__snprintf_chk@plt+0xc12dd4>
    3208:	andcs	pc, r0, ip, asr #17
    320c:	bleq	81258 <__snprintf_chk@plt+0x7f400>
    3210:	andspl	pc, r0, r4, lsr r8	; <UNPREDICTABLE>
    3214:	ldrbtle	r0, [r3], #1325	; 0x52d
    3218:			; <UNDEFINED> instruction: 0x1c794ad3
    321c:			; <UNDEFINED> instruction: 0xf8c2447a
    3220:	suble	r8, r0, r4
    3224:	vmax.f32	d18, d0, d0
    3228:	svclt	0x0018100b
    322c:	addvc	pc, r5, pc, asr #8
    3230:	blmi	ff215d70 <__snprintf_chk@plt+0xff213f18>
    3234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3238:	blls	15d2a8 <__snprintf_chk@plt+0x15b450>
    323c:			; <UNDEFINED> instruction: 0xf04f405a
    3240:			; <UNDEFINED> instruction: 0xf0400300
    3244:	andlt	r8, r6, r8, ror #1
    3248:			; <UNDEFINED> instruction: 0x87f0e8bd
    324c:	msreq	CPSR_fsc, #160, 2	; 0x28
    3250:			; <UNDEFINED> instruction: 0xf383fab3
    3254:			; <UNDEFINED> instruction: 0x2e00095b
    3258:	ldrhlt	sp, [r9, -r3]
    325c:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
    3260:	andhi	pc, r4, r3, asr #17
    3264:	strcs	r4, [r0, -r3, asr #23]
    3268:			; <UNDEFINED> instruction: 0xf8d3447b
    326c:	ldr	r8, [r5, r4]!
    3270:	addvs	pc, r0, #301989888	; 0x12000000
    3274:	stmdacs	r8!, {r2, r5, r8, ip, lr, pc}
    3278:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    327c:	adc	sp, r9, r3
    3280:	bleq	812e8 <__snprintf_chk@plt+0x7f490>
    3284:	stmdacs	r8!, {r3, r4, r5, r7, r8, ip, sp, pc}
    3288:	andcc	fp, r1, #8, 30
    328c:	stmdacs	r9!, {r3, r4, r5, r6, r7, ip, lr, pc}
    3290:			; <UNDEFINED> instruction: 0xf102bf08
    3294:	bcs	fe98 <__snprintf_chk@plt+0xe040>
    3298:			; <UNDEFINED> instruction: 0xf898dcf2
    329c:			; <UNDEFINED> instruction: 0xf8340000
    32a0:	tstcs	r1, r0, lsl r0
    32a4:			; <UNDEFINED> instruction: 0xf8dce77d
    32a8:	vst4.8	{d19-d22}, [pc], r0
    32ac:	subsmi	r7, fp, #133	; 0x85
    32b0:	andcc	pc, r0, ip, asr #17
    32b4:	bmi	fec3d1ac <__snprintf_chk@plt+0xfec3b354>
    32b8:			; <UNDEFINED> instruction: 0xf8c2447a
    32bc:	ldr	r8, [r7, r4]!
    32c0:	blmi	febaf72c <__snprintf_chk@plt+0xfebad8d4>
    32c4:			; <UNDEFINED> instruction: 0xf8c3447b
    32c8:	blmi	feb632e0 <__snprintf_chk@plt+0xfeb61488>
    32cc:			; <UNDEFINED> instruction: 0xf10d466e
    32d0:			; <UNDEFINED> instruction: 0x46300c13
    32d4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    32d8:	strbmi	lr, [r0, #-3]!
    32dc:			; <UNDEFINED> instruction: 0xf800bf38
    32e0:	ldrmi	r1, [r7], -r1, lsl #22
    32e4:	blne	81334 <__snprintf_chk@plt+0x7f4dc>
    32e8:	andscc	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    32ec:	orrcs	pc, r0, #201326595	; 0xc000003
    32f0:	svclt	0x0008292e
    32f4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    32f8:	mvnle	r2, r0, lsl #22
    32fc:	ldrtmi	r4, [r0], r1, lsr #21
    3300:			; <UNDEFINED> instruction: 0xf89d7003
    3304:	ldrbtmi	r3, [sl], #-0
    3308:	cmnlt	fp, r7, asr r0
    330c:			; <UNDEFINED> instruction: 0xf834b21f
    3310:	ldrbeq	r3, [sl, #23]
    3314:			; <UNDEFINED> instruction: 0xf7fed506
    3318:	stmdavs	r3, {r3, r6, sl, fp, sp, lr, pc}
    331c:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    3320:	andcc	pc, r0, r8, lsl #17
    3324:	svccc	0x0001f818
    3328:	mvnle	r2, r0, lsl #22
    332c:			; <UNDEFINED> instruction: 0x3000f8bd
    3330:	rsbpl	pc, r1, #73400320	; 0x4600000
    3334:			; <UNDEFINED> instruction: 0xd05c4293
    3338:			; <UNDEFINED> instruction: 0xf6429a00
    333c:			; <UNDEFINED> instruction: 0xf6c26161
    3340:	addmi	r6, sl, #1073741851	; 0x4000001b
    3344:			; <UNDEFINED> instruction: 0xf646d04b
    3348:	addmi	r5, fp, #112, 2
    334c:			; <UNDEFINED> instruction: 0xf642d05f
    3350:			; <UNDEFINED> instruction: 0xf6c26370
    3354:	addsmi	r6, sl, #-1275068415	; 0xb4000001
    3358:	ldrtmi	sp, [r0], -pc, asr #32
    335c:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    3360:			; <UNDEFINED> instruction: 0xf0002803
    3364:	stmdacs	r4, {r0, r1, r5, r7, pc}
    3368:	addshi	pc, r5, r0
    336c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3370:	stmibmi	r6, {r0, r2, r7, r8, r9, sl, fp, lr}
    3374:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    3378:	svceq	0x0000f1b8
    337c:	andcs	sp, r3, #31
    3380:			; <UNDEFINED> instruction: 0xf7fe4630
    3384:	mvnslt	lr, ip, asr #26
    3388:	svcne	0x000cf857
    338c:	mvnsle	r2, r0, lsl #18
    3390:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, lr}
    3394:			; <UNDEFINED> instruction: 0xf507447f
    3398:	ldrbtmi	r7, [r9], #-1942	; 0xfffff86a
    339c:			; <UNDEFINED> instruction: 0xe00346b8
    33a0:	svcne	0x000cf858
    33a4:	eorsle	r2, r8, r0, lsl #18
    33a8:			; <UNDEFINED> instruction: 0xf7fe4630
    33ac:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    33b0:	blmi	1af7b90 <__snprintf_chk@plt+0x1af5d38>
    33b4:	andeq	lr, r1, #216, 18	; 0x360000
    33b8:	andsvs	r5, sl, fp, ror #17
    33bc:			; <UNDEFINED> instruction: 0x4630e738
    33c0:	b	ffac13c0 <__snprintf_chk@plt+0xffabf568>
    33c4:	bicsle	r2, pc, r0, lsl #16
    33c8:	ldmib	r7, {r0, r2, r5, r6, r8, r9, fp, lr}^
    33cc:	stmiapl	fp!, {r0, r9}^
    33d0:			; <UNDEFINED> instruction: 0xe72d601a
    33d4:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    33d8:	andhi	pc, r4, r2, asr #17
    33dc:	ldmdbvc	r1!, {r3, r5, r8, r9, sl, sp, lr, pc}
    33e0:	lslsle	r2, r0, #18
    33e4:	andcs	r4, r0, #96256	; 0x17800
    33e8:	andne	pc, r5, r0, asr #4
    33ec:	andsvs	r5, sl, fp, ror #17
    33f0:	ldmvc	r2!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    33f4:	rscsle	r2, r5, r0, lsl #20
    33f8:	ldmdbvc	r3!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    33fc:			; <UNDEFINED> instruction: 0xd1ac2b00
    3400:	andcs	r4, r1, #89088	; 0x15c00
    3404:	andne	pc, r5, r0, asr #4
    3408:	andsvs	r5, sl, fp, ror #17
    340c:	ldmvc	r3!, {r4, r8, r9, sl, sp, lr, pc}
    3410:	rscsle	r2, r5, r0, lsl #22
    3414:			; <UNDEFINED> instruction: 0xf7fee79b
    3418:	stmdbmi	r0!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}^
    341c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3420:	b	feec1420 <__snprintf_chk@plt+0xfeebf5c8>
    3424:			; <UNDEFINED> instruction: 0xf8dfb3a0
    3428:			; <UNDEFINED> instruction: 0xf8df8178
    342c:	ldrbtmi	sl, [r8], #376	; 0x178
    3430:	stmdavc	r1!, {r3, r8, sl, ip, sp, lr, pc}^
    3434:			; <UNDEFINED> instruction: 0x46c144fa
    3438:			; <UNDEFINED> instruction: 0xf859e004
    343c:			; <UNDEFINED> instruction: 0xf1baaf0c
    3440:	andle	r0, fp, r0, lsl #30
    3444:			; <UNDEFINED> instruction: 0x46304651
    3448:	b	fe9c1448 <__snprintf_chk@plt+0xfe9bf5f0>
    344c:	mvnsle	r2, r0, lsl #16
    3450:	ldmib	r9, {r0, r1, r6, r8, r9, fp, lr}^
    3454:	stmiapl	fp!, {r0, r9}^
    3458:	usat	r6, #9, sl
    345c:			; <UNDEFINED> instruction: 0xf7fe4630
    3460:			; <UNDEFINED> instruction: 0xf100ebda
    3464:			; <UNDEFINED> instruction: 0xf81639ff
    3468:	blcs	1ccf494 <__snprintf_chk@plt+0x1ccd63c>
    346c:			; <UNDEFINED> instruction: 0xf8dfd057
    3470:	stmdbmi	lr, {r3, r4, r5, r8, pc}^
    3474:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    3478:	stmvs	r1, {r3, r8, sl, ip, sp, lr, pc}
    347c:			; <UNDEFINED> instruction: 0xf858e002
    3480:			; <UNDEFINED> instruction: 0xb1b11f0c
    3484:			; <UNDEFINED> instruction: 0xf7fe4630
    3488:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    348c:			; <UNDEFINED> instruction: 0xe790d1f7
    3490:	andne	pc, sp, r0, asr #4
    3494:			; <UNDEFINED> instruction: 0xf89de6cc
    3498:	blcs	b8f4ac <__snprintf_chk@plt+0xb8d654>
    349c:	svcge	0x0066f47f
    34a0:			; <UNDEFINED> instruction: 0xf04f2300
    34a4:			; <UNDEFINED> instruction: 0xf88d0801
    34a8:	strb	r3, [r1, -r3]!
    34ac:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34b0:			; <UNDEFINED> instruction: 0xf89de75e
    34b4:	stmiblt	r3!, {r0, ip, sp}
    34b8:	mulcc	r0, sp, r8
    34bc:	andscc	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    34c0:	strle	r0, [lr, #-1371]	; 0xfffffaa5
    34c4:	ldmdbmi	fp!, {r1, r3, r4, r5, sl, fp, lr}
    34c8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    34cc:	ldrvs	pc, [pc], #1284	; 34d4 <__snprintf_chk@plt+0x167c>
    34d0:			; <UNDEFINED> instruction: 0xf7fe4630
    34d4:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    34d8:			; <UNDEFINED> instruction: 0xf854d033
    34dc:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    34e0:			; <UNDEFINED> instruction: 0x4630d1f6
    34e4:	ldrtmi	r2, [r3], -r0, lsl #2
    34e8:	bcs	bbb500 <__snprintf_chk@plt+0xbb96a8>
    34ec:			; <UNDEFINED> instruction: 0xf803bf14
    34f0:	tstcc	r1, r1, lsl #22
    34f4:	blcs	8153c <__snprintf_chk@plt+0x7f6e4>
    34f8:	mvnsle	r2, r0, lsl #20
    34fc:	cmplt	r9, sl, lsl r0
    3500:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    3504:			; <UNDEFINED> instruction: 0xf7fe4630
    3508:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    350c:	svcge	0x005cf43f
    3510:	svcne	0x000cf857
    3514:	mvnsle	r2, r0, lsl #18
    3518:	addvc	pc, r2, pc, asr #8
    351c:	stmdbmi	r7!, {r3, r7, r9, sl, sp, lr, pc}
    3520:	andge	pc, r9, r6, lsl #16
    3524:			; <UNDEFINED> instruction: 0x46304479
    3528:	b	dc1528 <__snprintf_chk@plt+0xdbf6d0>
    352c:			; <UNDEFINED> instruction: 0xf43f2800
    3530:			; <UNDEFINED> instruction: 0xf858af40
    3534:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    3538:	cmncs	r3, #1073741885	; 0x4000003d
    353c:	andcc	pc, r9, r6, lsl #16
    3540:	blmi	1fd39c <__snprintf_chk@plt+0x1fb544>
    3544:	andeq	lr, r1, #212, 18	; 0x350000
    3548:	andsvs	r5, sl, fp, ror #17
    354c:	svclt	0x0000e670
    3550:	andeq	r6, r1, r0, lsl #25
    3554:	andeq	r0, r0, r8, asr #3
    3558:	andeq	r7, r1, r8, lsr r0
    355c:	andeq	r6, r1, lr, asr ip
    3560:	strdeq	r0, [r0], -ip
    3564:			; <UNDEFINED> instruction: 0x00016fbe
    3568:	andeq	r6, r1, ip, lsl #31
    356c:			; <UNDEFINED> instruction: 0x00016bb4
    3570:	andeq	r6, r1, sl, asr #30
    3574:	andeq	r6, r1, r0, asr #30
    3578:	strdeq	r6, [r1], -r0
    357c:	andeq	r6, r1, r4, ror #29
    3580:	ldrdeq	r6, [r1], -r4
    3584:	andeq	r6, r1, r2, lsr #29
    3588:	andeq	r6, r1, r4, lsr r3
    358c:	strdeq	r3, [r0], -sl
    3590:	andeq	r6, r1, r4, lsl r3
    3594:	ldrdeq	r3, [r0], -lr
    3598:	ldrdeq	r6, [r1], -r2
    359c:	andeq	r3, r0, lr, lsl #31
    35a0:	andeq	r6, r1, sl, ror r2
    35a4:	andeq	r3, r0, r8, asr #30
    35a8:	andeq	r6, r1, r4, lsr r2
    35ac:	andeq	r3, r0, lr, lsl #30
    35b0:	andeq	r6, r1, r0, ror #3
    35b4:	andeq	r3, r0, r6, asr #29
    35b8:	andeq	r3, r0, r6, ror lr
    35bc:	andeq	r3, r0, r8, asr lr
    35c0:	svcmi	0x00f8e92d
    35c4:	blmi	f56abc <__snprintf_chk@plt+0xf54c64>
    35c8:			; <UNDEFINED> instruction: 0xf855447d
    35cc:			; <UNDEFINED> instruction: 0xf8daa003
    35d0:	cmplt	ip, r0
    35d4:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
    35d8:	stmdale	r3!, {r2, r3, r4, r7, r9, lr}^
    35dc:	vhadd.s8	q8, q1, q10
    35e0:	addsmi	r7, ip, #16, 6	; 0x40000000
    35e4:	ldrmi	fp, [ip], -r8, lsr #30
    35e8:	and	r0, r2, r1, rrx
    35ec:	bicvc	pc, r8, pc, asr #8
    35f0:	bmi	ccc918 <__snprintf_chk@plt+0xccaac0>
    35f4:			; <UNDEFINED> instruction: 0xf8554b33
    35f8:			; <UNDEFINED> instruction: 0xf8559002
    35fc:			; <UNDEFINED> instruction: 0xf8d9b003
    3600:			; <UNDEFINED> instruction: 0xf8db0000
    3604:	bne	fdf60c <__snprintf_chk@plt+0xfdd7b4>
    3608:	stmdaeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    360c:			; <UNDEFINED> instruction: 0xf7feb338
    3610:			; <UNDEFINED> instruction: 0x4606ea3e
    3614:	suble	r2, r8, r0, lsl #16
    3618:	ldrtmi	r4, [r7], #-2859	; 0xfffff4d5
    361c:	andvs	pc, r0, r9, asr #17
    3620:			; <UNDEFINED> instruction: 0xf8cb00a1
    3624:	stmiapl	pc!, {ip, sp, lr}^	; <UNPREDICTABLE>
    3628:	movwlt	r6, #34872	; 0x8838
    362c:	b	bc162c <__snprintf_chk@plt+0xbbf7d4>
    3630:	eorsle	r2, ip, r0, lsl #16
    3634:	ldrdvs	pc, [r0], -r9
    3638:	bl	15ed0 <__snprintf_chk@plt+0x14078>
    363c:	eorsvs	r0, r8, r8, lsl #3
    3640:	andmi	pc, r0, r4, lsl #2
    3644:	stmdacc	r1, {r1, r5, r8, r9, fp, lr}
    3648:			; <UNDEFINED> instruction: 0xf8ca58aa
    364c:	bl	193654 <__snprintf_chk@plt+0x1917fc>
    3650:	andcs	r0, r0, r0, asr #12
    3654:	stmiapl	fp!, {r0, r4, sp, lr}^
    3658:	pop	{r1, r2, r3, r4, sp, lr}
    365c:			; <UNDEFINED> instruction: 0x46088ff8
    3660:	b	1c41660 <__snprintf_chk@plt+0x1c3f808>
    3664:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3668:	blmi	5f7dc8 <__snprintf_chk@plt+0x5f5f70>
    366c:	and	r5, r7, pc, ror #17
    3670:			; <UNDEFINED> instruction: 0xf7fe4608
    3674:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
    3678:			; <UNDEFINED> instruction: 0x4630d1de
    367c:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3680:	tstlt	r8, r8, lsr r8
    3684:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3688:	movwcs	r4, #2576	; 0xa10
    368c:	andcc	pc, r0, fp, asr #17
    3690:	rscscc	pc, pc, pc, asr #32
    3694:	andcc	pc, r0, r9, asr #17
    3698:	eorsvs	r5, fp, sl, lsr #17
    369c:	andcc	pc, r0, sl, asr #17
    36a0:	bfi	r6, r3, #0, #27
    36a4:	rscscc	pc, pc, pc, asr #32
    36a8:	blmi	1fd60c <__snprintf_chk@plt+0x1fb7b4>
    36ac:			; <UNDEFINED> instruction: 0xf8d958ef
    36b0:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    36b4:	strb	sp, [r3, r1, ror #3]!
    36b8:	andeq	r6, r1, r0, lsr #16
    36bc:	andeq	r0, r0, r0, lsl r2
    36c0:	andeq	r0, r0, ip, lsl #4
    36c4:	strdeq	r0, [r0], -r8
    36c8:	andeq	r0, r0, r0, lsl #4
    36cc:	andeq	r0, r0, ip, asr #3
    36d0:	andeq	r0, r0, r4, asr #3
    36d4:	svcmi	0x00f0e92d
    36d8:			; <UNDEFINED> instruction: 0xf8df2000
    36dc:	addlt	r5, fp, r0, lsl #16
    36e0:	ubfxcc	pc, pc, #17, #29
    36e4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    36e8:			; <UNDEFINED> instruction: 0xf8df447d
    36ec:			; <UNDEFINED> instruction: 0xf8df17f8
    36f0:			; <UNDEFINED> instruction: 0xf85527f8
    36f4:			; <UNDEFINED> instruction: 0xf8dfa003
    36f8:			; <UNDEFINED> instruction: 0xf8ca37f4
    36fc:	stmdapl	r9!, {}^	; <UNPREDICTABLE>
    3700:	andvs	r9, r8, r1, lsl #2
    3704:	eorvs	r5, r6, ip, lsr #17
    3708:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    370c:	bcs	2831c <__snprintf_chk@plt+0x264c4>
    3710:	cmnhi	pc, #0	; <UNPREDICTABLE>
    3714:			; <UNDEFINED> instruction: 0x67d8f8df
    3718:	ldrpl	pc, [pc, -r8, asr #4]
    371c:			; <UNDEFINED> instruction: 0x07d4f8df
    3720:	strbne	pc, [fp, r5, asr #5]!	; <UNPREDICTABLE>
    3724:			; <UNDEFINED> instruction: 0x37d0f8df
    3728:			; <UNDEFINED> instruction: 0xf8552100
    372c:			; <UNDEFINED> instruction: 0xf6488006
    3730:	strls	r3, [r5, -sp, lsr #13]
    3734:	ldrbeq	pc, [fp], r6, asr #13	; <UNPREDICTABLE>
    3738:	strcs	r9, [r1, -r6, lsl #12]
    373c:	andcs	pc, r0, r8, asr #17
    3740:	stmdapl	r8!, {r1, r2, r3, r9, sl, lr}
    3744:			; <UNDEFINED> instruction: 0xf8559004
    3748:	stmdavs	r3, {r0, r1, ip, sp, pc}
    374c:	andcc	pc, r0, fp, asr #17
    3750:	sbfxcc	pc, pc, #17, #9
    3754:	ldrbtmi	r8, [fp], #-17	; 0xffffffef
    3758:	ldrtmi	r9, [fp], -r3, lsl #6
    375c:			; <UNDEFINED> instruction: 0xf0402f00
    3760:	stmdavs	r3!, {r2, r7, pc}
    3764:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    3768:			; <UNDEFINED> instruction: 0xf8df8139
    376c:	ldrbtmi	r2, [sl], #-1940	; 0xfffff86c
    3770:	andscc	pc, r6, r2, lsr r9	; <UNPREDICTABLE>
    3774:	stmdavs	r1!, {r0, r1, r3, r5, r8, ip, sp, pc}
    3778:			; <UNDEFINED> instruction: 0xf5b3440b
    377c:			; <UNDEFINED> instruction: 0xf0c07fa9
    3780:			; <UNDEFINED> instruction: 0xf8df8161
    3784:	ldrbtmi	r2, [sl], #-1920	; 0xfffff880
    3788:	movteq	lr, #27394	; 0x6b02
    378c:			; <UNDEFINED> instruction: 0x3618f9b3
    3790:	stmdavs	r1!, {r0, r1, r3, r5, r8, ip, sp, pc}
    3794:			; <UNDEFINED> instruction: 0xf5b3440b
    3798:			; <UNDEFINED> instruction: 0xf0c07fa9
    379c:	blls	63ddc <__snprintf_chk@plt+0x61f84>
    37a0:	blcs	1d814 <__snprintf_chk@plt+0x1b9bc>
    37a4:	adchi	pc, r1, r0, asr #32
    37a8:	ldrdcc	pc, [r0], -sl
    37ac:			; <UNDEFINED> instruction: 0xf8ca3301
    37b0:	blls	8f7b8 <__snprintf_chk@plt+0x8d960>
    37b4:	stmdbls	r1, {r0, r1, r9, sp}
    37b8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    37bc:			; <UNDEFINED> instruction: 0xc748f8df
    37c0:			; <UNDEFINED> instruction: 0xf8db6818
    37c4:	ldrbtmi	r6, [ip], #0
    37c8:	ldrdcc	pc, [r0], -r8
    37cc:	and	r6, r6, sl
    37d0:			; <UNDEFINED> instruction: 0xf1a642b8
    37d4:			; <UNDEFINED> instruction: 0xf04f0604
    37d8:			; <UNDEFINED> instruction: 0xf0800e01
    37dc:			; <UNDEFINED> instruction: 0x461a8115
    37e0:			; <UNDEFINED> instruction: 0xf933461f
    37e4:			; <UNDEFINED> instruction: 0xf93c1902
    37e8:			; <UNDEFINED> instruction: 0xf5011011
    37ec:	stmdbcs	r0, {r7, r8, fp, ip, sp, lr}
    37f0:			; <UNDEFINED> instruction: 0xf5b9d0ee
    37f4:	rscle	r7, fp, #676	; 0x2a4
    37f8:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    37fc:	tsteq	r9, ip, lsl #22
    3800:	strhtne	pc, [r8], #-145	; 0xffffff6f	; <UNPREDICTABLE>
    3804:	svcvc	0x0080f5b1
    3808:			; <UNDEFINED> instruction: 0xf1bed1e2
    380c:	andle	r0, r3, r0, lsl #30
    3810:	andcs	pc, r0, r8, asr #17
    3814:	andvs	pc, r0, fp, asr #17
    3818:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    381c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3820:	stmdale	r4, {r0, r1, r4, r7, r9, lr}
    3824:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3828:			; <UNDEFINED> instruction: 0xf0402800
    382c:			; <UNDEFINED> instruction: 0xf8df82fa
    3830:			; <UNDEFINED> instruction: 0xf8d836e0
    3834:	ldrbtmi	r0, [fp], #-0
    3838:			; <UNDEFINED> instruction: 0x26d8f8df
    383c:	cfstrsne	mvf4, [r1], {153}	; 0x99
    3840:	andne	pc, r0, r8, asr #17
    3844:	movwvs	pc, #51641	; 0xc9b9	; <UNPREDICTABLE>
    3848:	ldrdne	pc, [r0], -fp
    384c:	stcne	0, cr8, [r8, #-280]	; 0xfffffee8
    3850:	andeq	pc, r0, fp, asr #17
    3854:	movteq	lr, #27395	; 0x6b03
    3858:			; <UNDEFINED> instruction: 0xf9b358aa
    385c:	ldmdavs	r3, {r4, r5, r7, r8, sl, ip, sp, lr}
    3860:	ldrtmi	r6, [fp], -fp, asr #32
    3864:			; <UNDEFINED> instruction: 0xf43f2f00
    3868:	bls	ef660 <__snprintf_chk@plt+0xed808>
    386c:			; <UNDEFINED> instruction: 0xf8db005f
    3870:	ldrtmi	r0, [sl], #-0
    3874:			; <UNDEFINED> instruction: 0x6680f9b2
    3878:			; <UNDEFINED> instruction: 0x269cf8df
    387c:			; <UNDEFINED> instruction: 0xf0002e00
    3880:			; <UNDEFINED> instruction: 0xf1c680dc
    3884:			; <UNDEFINED> instruction: 0xf8550101
    3888:			; <UNDEFINED> instruction: 0xf8509002
    388c:			; <UNDEFINED> instruction: 0xf8c91021
    3890:	blcc	c7898 <__snprintf_chk@plt+0xc5a40>
    3894:	stmdale	r5, {r1, r2, r5, r8, r9, fp, sp}^
    3898:			; <UNDEFINED> instruction: 0xf013e8df
    389c:	ldrsbeq	r0, [r7, #17]
    38a0:	subseq	r0, sp, #1879048197	; 0x70000005
    38a4:	subeq	r0, r4, r3, ror #4
    38a8:	rsbseq	r0, r6, #-1879048186	; 0x90000006
    38ac:	adceq	r0, sl, #1610612744	; 0x60000008
    38b0:	teqeq	sp, r1, lsr #3
    38b4:	cmpeq	sp, r5, asr #2
    38b8:	cmpeq	sp, r6, asr r1
    38bc:	cmneq	ip, r5, ror #2
    38c0:	andeq	r0, r3, #1073741885	; 0x4000003d
    38c4:	andseq	r0, pc, #536870913	; 0x20000001
    38c8:	eorseq	r0, r3, #1610612738	; 0x60000002
    38cc:	subeq	r0, r0, #-1610612733	; 0xa0000003
    38d0:	subeq	r0, r9, #68	; 0x44
    38d4:	ldrdeq	r0, [fp, #29]!
    38d8:	orreq	r0, pc, r7, lsl #3
    38dc:			; <UNDEFINED> instruction: 0x019d0197
    38e0:	orreq	r0, r0, r4, ror r1
    38e4:	biceq	r0, sp, r3, lsr r0
    38e8:	blcs	84014 <__snprintf_chk@plt+0x821bc>
    38ec:	svcge	0x0061f77f
    38f0:	blcs	1d984 <__snprintf_chk@plt+0x1bb2c>
    38f4:	addshi	pc, r5, #0
    38f8:	mvnscc	pc, #79	; 0x4f
    38fc:	eorvs	r2, r3, r0, lsl #14
    3900:			; <UNDEFINED> instruction: 0xf8dfe72b
    3904:	ldrbtmi	r1, [r9], #-1560	; 0xfffff9e8
    3908:	bcs	1db38 <__snprintf_chk@plt+0x1bce0>
    390c:	addhi	pc, ip, #0
    3910:	blcs	1dd44 <__snprintf_chk@plt+0x1beec>
    3914:	addhi	pc, r8, #0
    3918:	blcs	1df4c <__snprintf_chk@plt+0x1c0f4>
    391c:	addhi	pc, r4, #64	; 0x40
    3920:	strvs	r6, [fp], #-2051	; 0xfffff7fd
    3924:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3928:	addeq	lr, r6, r0, lsr #23
    392c:	ldrdcc	pc, [r0], -r8
    3930:	bl	fe8d4b20 <__snprintf_chk@plt+0xfe8d2cc8>
    3934:	ldrmi	r0, [r7], #-838	; 0xfffffcba
    3938:	andcc	pc, r0, r8, asr #17
    393c:			; <UNDEFINED> instruction: 0x6000f9b3
    3940:			; <UNDEFINED> instruction: 0x16d4f9b7
    3944:	andeq	pc, r0, fp, asr #17
    3948:	smlsdeq	r1, r6, sl, lr
    394c:	stmdavs	r2!, {r0, r2, r4, r8, ip, lr, pc}
    3950:			; <UNDEFINED> instruction: 0xf8d91c9e
    3954:	bcs	795c <__snprintf_chk@plt+0x5b04>
    3958:	andvs	pc, r0, r8, asr #17
    395c:	streq	pc, [r1], -pc, asr #32
    3960:			; <UNDEFINED> instruction: 0xf100805e
    3964:	subvs	r0, r1, r4, lsl #6
    3968:	andcc	pc, r0, fp, asr #17
    396c:	adcshi	pc, r0, r0, asr #5
    3970:			; <UNDEFINED> instruction: 0xf0002a00
    3974:			; <UNDEFINED> instruction: 0x260180bf
    3978:	subeq	lr, r9, pc, ror #13
    397c:			; <UNDEFINED> instruction: 0xf9b71857
    3980:			; <UNDEFINED> instruction: 0xb1277728
    3984:			; <UNDEFINED> instruction: 0xf5b74437
    3988:			; <UNDEFINED> instruction: 0xf0c07fa9
    398c:			; <UNDEFINED> instruction: 0xf8df80a7
    3990:	ldrbtmi	r2, [sl], #-1428	; 0xfffffa6c
    3994:			; <UNDEFINED> instruction: 0xf9b14411
    3998:			; <UNDEFINED> instruction: 0xf8df673c
    399c:	stmiapl	sl!, {r4, r5, r6, r8, sl, sp}
    39a0:	addsmi	r6, r3, #1179648	; 0x120000
    39a4:			; <UNDEFINED> instruction: 0xf7ffd308
    39a8:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
    39ac:	eorshi	pc, r9, #64	; 0x40
    39b0:	ldrdcc	pc, [r0], -r8
    39b4:	ldrdeq	pc, [r0], -fp
    39b8:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    39bc:			; <UNDEFINED> instruction: 0xf8d91c9f
    39c0:	ldrbtmi	r1, [sl], #-0
    39c4:	andvc	pc, r0, r8, asr #17
    39c8:	subeq	lr, r6, #2048	; 0x800
    39cc:	stcne	0, cr8, [r3, #-376]	; 0xfffffe88
    39d0:			; <UNDEFINED> instruction: 0xf9b26041
    39d4:			; <UNDEFINED> instruction: 0xf8cb75b0
    39d8:	ldrt	r3, [lr], r0
    39dc:	blx	ff0c19e2 <__snprintf_chk@plt+0xff0bfb8a>
    39e0:	eoreq	lr, r0, r0, lsr sl
    39e4:	ldrtmi	fp, [r8], -r8, lsr #30
    39e8:	ldrt	r6, [lr], r0, lsr #32
    39ec:	strcc	pc, [r4, #-2271]	; 0xfffff721
    39f0:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    39f4:	strcs	pc, [r0, #-2271]	; 0xfffff721
    39f8:			; <UNDEFINED> instruction: 0xf85558eb
    39fc:			; <UNDEFINED> instruction: 0xf8558001
    3a00:	movwls	fp, #16386	; 0x4002
    3a04:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    3a08:			; <UNDEFINED> instruction: 0xf7fdb108
    3a0c:	blls	13f9f4 <__snprintf_chk@plt+0x13db9c>
    3a10:	tstlt	r8, r8, lsl r8
    3a14:	svc	0x00f2f7fd
    3a18:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
    3a1c:	movwcs	r2, #1
    3a20:	andcc	pc, r0, r8, asr #17
    3a24:			; <UNDEFINED> instruction: 0xf8cb9902
    3a28:	andvs	r3, fp, r0
    3a2c:	andvs	r9, fp, r4, lsl #18
    3a30:	andsvs	r5, r3, sl, lsr #17
    3a34:	pop	{r0, r1, r3, ip, sp, pc}
    3a38:			; <UNDEFINED> instruction: 0xf8558ff0
    3a3c:			; <UNDEFINED> instruction: 0xf8c99002
    3a40:	str	r6, [r6, -r0]!
    3a44:	ldrtmi	r0, [sl], #-95	; 0xffffffa1
    3a48:	strhtcc	pc, [r8], #-146	; 0xffffff6e	; <UNPREDICTABLE>
    3a4c:			; <UNDEFINED> instruction: 0xf47f4299
    3a50:			; <UNDEFINED> instruction: 0xf8dfae98
    3a54:			; <UNDEFINED> instruction: 0xf8d834b8
    3a58:	stmiapl	fp!, {}^	; <UNPREDICTABLE>
    3a5c:	addsmi	r6, r8, #1769472	; 0x1b0000
    3a60:			; <UNDEFINED> instruction: 0xf7ffd306
    3a64:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    3a68:	bicshi	pc, fp, r0, asr #32
    3a6c:	ldrdeq	pc, [r0], -r8
    3a70:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3a74:			; <UNDEFINED> instruction: 0xf8c81c83
    3a78:			; <UNDEFINED> instruction: 0xf04f3000
    3a7c:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
    3a80:	ldrdgt	pc, [r0], -fp
    3a84:			; <UNDEFINED> instruction: 0xf8df19d3
    3a88:			; <UNDEFINED> instruction: 0xf9b3748c
    3a8c:			; <UNDEFINED> instruction: 0xf10c630c
    3a90:	subhi	r0, r6, r4, lsl #6
    3a94:	subeq	lr, r6, #2048	; 0x800
    3a98:	andcc	pc, r0, fp, asr #17
    3a9c:	eorvs	r5, r1, fp, ror #19
    3aa0:			; <UNDEFINED> instruction: 0xf9b29901
    3aa4:	ldmdavs	sl, {r4, r5, r7, r8, sl, ip, sp, lr}
    3aa8:	blcs	1dadc <__snprintf_chk@plt+0x1bc84>
    3aac:	andcs	pc, r4, ip, asr #17
    3ab0:			; <UNDEFINED> instruction: 0xf103bfc4
    3ab4:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    3ab8:	bl	bd3fc <__snprintf_chk@plt+0xbb5a4>
    3abc:			; <UNDEFINED> instruction: 0xf9b30343
    3ac0:	addsmi	r2, r1, #104	; 0x68
    3ac4:			; <UNDEFINED> instruction: 0xf9b3bf08
    3ac8:			; <UNDEFINED> instruction: 0xf47f330c
    3acc:	strb	sl, [ip], r8, ror #28
    3ad0:	blx	1241ad6 <__snprintf_chk@plt+0x123fc7e>
    3ad4:	blle	30b2e4 <__snprintf_chk@plt+0x30948c>
    3ad8:	strb	r6, [r9, -r2, lsr #32]
    3adc:	subeq	lr, r7, #2048	; 0x800
    3ae0:	strhtvc	pc, [r8], #-146	; 0xffffff6e	; <UNPREDICTABLE>
    3ae4:	svclt	0x000842b7
    3ae8:	movwvs	pc, #51634	; 0xc9b2	; <UNPREDICTABLE>
    3aec:	svcge	0x004ff47f
    3af0:	eorvs	lr, r7, r3, asr r7
    3af4:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    3af8:			; <UNDEFINED> instruction: 0xf7fdb108
    3afc:	blls	13f904 <__snprintf_chk@plt+0x13daac>
    3b00:	tstlt	r8, r8, lsl r8
    3b04:	svc	0x007af7fd
    3b08:			; <UNDEFINED> instruction: 0xf8df2300
    3b0c:	ldrmi	r2, [r8], -r0, lsr #8
    3b10:	andcc	pc, r0, r8, asr #17
    3b14:			; <UNDEFINED> instruction: 0xf8dfe786
    3b18:	tstcs	r1, ip, lsl r4
    3b1c:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    3b20:			; <UNDEFINED> instruction: 0x601362d1
    3b24:			; <UNDEFINED> instruction: 0xf8dfe6fe
    3b28:	tstcs	r0, r0, lsl r4
    3b2c:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    3b30:			; <UNDEFINED> instruction: 0x601362d1
    3b34:			; <UNDEFINED> instruction: 0xf8dfe6f6
    3b38:	tstcs	r0, r4, lsl #8
    3b3c:	stccc	8, cr15, [r4], {80}	; 0x50
    3b40:	sbcsvs	r4, r1, #2046820352	; 0x7a000000
    3b44:	usat	r6, #13, r3
    3b48:	strdcs	r4, [r1, -sp]
    3b4c:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    3b50:	movwne	lr, #51650	; 0xc9c2
    3b54:	bmi	ffefd6f4 <__snprintf_chk@plt+0xffefb89c>
    3b58:			; <UNDEFINED> instruction: 0xf8502101
    3b5c:	ldrbtmi	r3, [sl], #-3076	; 0xfffff3fc
    3b60:	movwne	lr, #51650	; 0xc9c2
    3b64:	ldmibmi	r8!, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    3b68:	andcc	lr, r1, #80, 18	; 0x140000
    3b6c:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    3b70:	ldrb	r3, [r7], ip, lsl #4
    3b74:			; <UNDEFINED> instruction: 0xf85049f5
    3b78:	stmdavs	r2, {r3, sl, fp, ip, sp}
    3b7c:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    3b80:	strb	r3, [pc], lr, lsl #4
    3b84:	bicgt	pc, r8, #14614528	; 0xdf0000
    3b88:			; <UNDEFINED> instruction: 0xf8dc44fc
    3b8c:	ldmdb	r0, {r3, r6, sp}^
    3b90:	blx	4ff9e <__snprintf_chk@plt+0x4e146>
    3b94:			; <UNDEFINED> instruction: 0xf8cc2303
    3b98:	strb	r3, [r3], r8, asr #32
    3b9c:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r8, fp, lr}
    3ba0:	cfstrsvs	mvf4, [sl], {121}	; 0x79
    3ba4:	strvs	r4, [fp], #1043	; 0x413
    3ba8:	stmibmi	fp!, {r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    3bac:	stccc	8, cr15, [r4], {80}	; 0x50
    3bb0:	cfstrdvs	mvd4, [sl], {121}	; 0x79
    3bb4:	strbvs	r4, [fp], #-1043	; 0xfffffbed
    3bb8:	stmibmi	r8!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}^
    3bbc:	stccc	8, cr15, [r4], {80}	; 0x50
    3bc0:	cfstrdvs	mvd4, [sl], {121}	; 0x79
    3bc4:	strbvs	r4, [fp], #-1043	; 0xfffffbed
    3bc8:	bmi	ff97d680 <__snprintf_chk@plt+0xff97b828>
    3bcc:	cfldrdvs	mvd4, [r3], {122}	; 0x7a
    3bd0:	ldrbvs	r3, [r3], #-769	; 0xfffffcff
    3bd4:			; <UNDEFINED> instruction: 0xf8dfe6a6
    3bd8:	ldrbtmi	ip, [ip], #908	; 0x38c
    3bdc:	stmdavs	r3, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3be0:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    3be4:			; <UNDEFINED> instruction: 0xf04f9a05
    3be8:	blx	fe086d82 <__snprintf_chk@plt+0xfe084f2a>
    3bec:	stmdavs	r3, {r0, r1, r8, ip, sp}
    3bf0:	blmi	ff749b60 <__snprintf_chk@plt+0xff747d08>
    3bf4:	hvcne	37963	; 0x944b
    3bf8:	eor	pc, r8, r3, asr #17
    3bfc:	vmlaeq.f64	d14, d18, d17
    3c00:	stmdavs	r1, {r1, r4, r6, r9, fp, ip}
    3c04:			; <UNDEFINED> instruction: 0x1c1efb0c
    3c08:	cdpeq	0, 3, cr15, cr12, cr15, {2}
    3c0c:	vseleq.f64	d15, d2, d14
    3c10:	ldcne	8, cr15, [r4], {80}	; 0x50
    3c14:	stccs	8, cr15, [ip], {80}	; 0x50
    3c18:	bl	feb9c384 <__snprintf_chk@plt+0xfeb9a52c>
    3c1c:	andsvs	r0, r9, ip, lsl #2
    3c20:	stcne	8, cr15, [r4], {80}	; 0x50
    3c24:	andcs	r6, r1, #-1610612735	; 0xa0000001
    3c28:	subsvs	r6, r9, #-1610612723	; 0xa000000d
    3c2c:	stmdavs	r3, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    3c30:	andcc	pc, r0, r9, asr #17
    3c34:	movwcs	lr, #9846	; 0x2676
    3c38:	andcc	pc, r0, r9, asr #17
    3c3c:	bmi	ff2fd60c <__snprintf_chk@plt+0xff2fb7b4>
    3c40:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3c44:	addsvs	r3, r3, r1, lsl #6
    3c48:	bmi	ff27d600 <__snprintf_chk@plt+0xff27b7a8>
    3c4c:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c50:	sbcsvs	r3, r3, r1, lsl #6
    3c54:			; <UNDEFINED> instruction: 0xf850e666
    3c58:			; <UNDEFINED> instruction: 0xf04f2c04
    3c5c:	stmdavs	r3, {r2, r3, r4, r5, sl, fp}
    3c60:	blx	d637a <__snprintf_chk@plt+0xd4522>
    3c64:	ldrbtmi	pc, [r9], #-770	; 0xfffffcfe	; <UNPREDICTABLE>
    3c68:	blx	31ed9a <__snprintf_chk@plt+0x31cf42>
    3c6c:	strbvs	r2, [sl], #-515	; 0xfffffdfd
    3c70:	stmibmi	r1, {r3, r4, r6, r9, sl, sp, lr, pc}^
    3c74:	ldceq	0, cr15, [ip], #-316	; 0xfffffec4
    3c78:	ldrbtmi	r6, [r9], #-2051	; 0xfffff7fd
    3c7c:	blx	31edae <__snprintf_chk@plt+0x31cf56>
    3c80:	strbvs	r2, [fp], #-771	; 0xfffffcfd
    3c84:			; <UNDEFINED> instruction: 0xf850e64e
    3c88:			; <UNDEFINED> instruction: 0xf8502c10
    3c8c:	bcs	18d2cb4 <__snprintf_chk@plt+0x18d0e5c>
    3c90:	rscshi	pc, lr, r0, asr #6
    3c94:	ldrbtmi	r4, [r9], #-2489	; 0xfffff647
    3c98:	stmdavs	r3, {r0, r1, r3, r7, r8, r9, sp, lr}
    3c9c:	bicvs	r6, fp, #167772160	; 0xa000000
    3ca0:			; <UNDEFINED> instruction: 0xf8dfe640
    3ca4:	ldmdb	r0, {r2, r3, r4, r6, r7, r9, lr, pc}^
    3ca8:	ldrbtmi	r1, [ip], #514	; 0x202
    3cac:	subsmi	r6, r2, #196608	; 0x30000
    3cb0:			; <UNDEFINED> instruction: 0xf8cc425b
    3cb4:			; <UNDEFINED> instruction: 0xf8cc1040
    3cb8:			; <UNDEFINED> instruction: 0xf8cc2038
    3cbc:			; <UNDEFINED> instruction: 0xe631303c
    3cc0:	sbcgt	pc, r0, #14614528	; 0xdf0000
    3cc4:	movwne	lr, #6480	; 0x1950
    3cc8:	stccs	8, cr15, [r8], {80}	; 0x50
    3ccc:	subsmi	r4, fp, #252, 8	; 0xfc000000
    3cd0:	eorsne	pc, r8, ip, asr #17
    3cd4:	movwcs	lr, #63948	; 0xf9cc
    3cd8:	stmibmi	fp!, {r2, r5, r9, sl, sp, lr, pc}
    3cdc:	andcc	lr, r1, #80, 18	; 0x140000
    3ce0:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    3ce4:	ldr	r3, [sp], -lr, lsl #4
    3ce8:	adcgt	pc, r0, #14614528	; 0xdf0000
    3cec:	stccc	8, cr15, [ip], {80}	; 0x50
    3cf0:			; <UNDEFINED> instruction: 0xf85044fc
    3cf4:	stmdavs	r1, {r3, sl, fp, sp}
    3cf8:	andcc	lr, lr, #204, 18	; 0x330000
    3cfc:	subne	pc, r0, ip, asr #17
    3d00:	stmibmi	r3!, {r4, r9, sl, sp, lr, pc}
    3d04:	movwcs	lr, #6480	; 0x1950
    3d08:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    3d0c:	str	r3, [r9], -lr, lsl #4
    3d10:	addgt	pc, r0, #14614528	; 0xdf0000
    3d14:	stccc	8, cr15, [r4], {80}	; 0x50
    3d18:			; <UNDEFINED> instruction: 0xe7ea44fc
    3d1c:	ldrbtmi	r4, [r9], #-2462	; 0xfffff662
    3d20:	tstcs	r1, #3424256	; 0x344000
    3d24:	subsmi	r4, fp, #536870917	; 0x20000005
    3d28:	strvs	r6, [fp], #1098	; 0x44a
    3d2c:			; <UNDEFINED> instruction: 0xf850e5fa
    3d30:			; <UNDEFINED> instruction: 0xf04f2c04
    3d34:	stmdavs	r3, {r2, r3, r4, r5, sl, fp}
    3d38:	blx	d63a2 <__snprintf_chk@plt+0xd454a>
    3d3c:	ldrbtmi	pc, [r9], #-770	; 0xfffffcfe	; <UNPREDICTABLE>
    3d40:	blx	31ee72 <__snprintf_chk@plt+0x31d01a>
    3d44:	strbvs	r2, [sl], #-515	; 0xfffffdfd
    3d48:	bmi	fe57d500 <__snprintf_chk@plt+0xfe57b6a8>
    3d4c:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3d50:	tstvs	r3, r1, lsl #6
    3d54:	bmi	fe4fd4f4 <__snprintf_chk@plt+0xfe4fb69c>
    3d58:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d5c:	cmpvs	r3, r1, lsl #6
    3d60:	bmi	fe47d4e8 <__snprintf_chk@plt+0xfe47b690>
    3d64:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3d68:	orrsvs	r3, r3, r1, lsl #6
    3d6c:	stmdavs	r2, {r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    3d70:	stmibmi	lr, {r8, r9, sp}
    3d74:	ldrbtmi	r9, [r9], #-519	; 0xfffffdf9
    3d78:	stccs	8, cr15, [r4], {80}	; 0x50
    3d7c:	bicvs	r6, sl, fp, lsl #4
    3d80:	stmib	r1, {r0, r1, r2, r9, fp, ip, pc}^
    3d84:	strb	r3, [sp, #521]	; 0x209
    3d88:	eorgt	pc, r4, #14614528	; 0xdf0000
    3d8c:			; <UNDEFINED> instruction: 0xf8502100
    3d90:	ldrbtmi	r3, [ip], #3084	; 0xc0c
    3d94:	stccs	8, cr15, [r4], {80}	; 0x50
    3d98:	eorne	pc, r4, ip, asr #17
    3d9c:	stmib	ip, {r0, fp, sp, lr}^
    3da0:			; <UNDEFINED> instruction: 0xf8cc3207
    3da4:	ldr	r1, [sp, #40]!	; 0x28
    3da8:			; <UNDEFINED> instruction: 0xf04f6803
    3dac:	bls	1475bc <__snprintf_chk@plt+0x145764>
    3db0:	stcleq	0, cr15, [r4], #-316	; 0xfffffec4
    3db4:	smlabbcc	r3, r2, fp, pc	; <UNPREDICTABLE>
    3db8:	bmi	1f9ddcc <__snprintf_chk@plt+0x1f9bf74>
    3dbc:			; <UNDEFINED> instruction: 0x17db447a
    3dc0:			; <UNDEFINED> instruction: 0xf8c21149
    3dc4:	bl	fe87be6c <__snprintf_chk@plt+0xfe87a014>
    3dc8:	bne	16c75dc <__snprintf_chk@plt+0x16c5784>
    3dcc:	blx	31ddda <__snprintf_chk@plt+0x31bf82>
    3dd0:	teqcs	ip, lr, lsl ip
    3dd4:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    3dd8:	stcne	8, cr15, [ip], {80}	; 0x50
    3ddc:	ldrdcs	r6, [r1, -r1]
    3de0:	bl	fe8dc92c <__snprintf_chk@plt+0xfe8daad4>
    3de4:			; <UNDEFINED> instruction: 0xf850030c
    3de8:	andsvs	r1, r3, r4, lsl #24
    3dec:	ldr	r6, [r9, #529]	; 0x211
    3df0:	ldrdgt	pc, [r4, #143]	; 0x8f
    3df4:	ldccc	8, cr15, [r4], {80}	; 0x50
    3df8:			; <UNDEFINED> instruction: 0xf85044fc
    3dfc:			; <UNDEFINED> instruction: 0xf8502c0c
    3e00:			; <UNDEFINED> instruction: 0xf8cc1c04
    3e04:	stmdavs	r3, {r2, r3, r4, ip, sp}
    3e08:	smlabtcs	r8, ip, r9, lr
    3e0c:	eorcc	pc, r8, ip, asr #17
    3e10:			; <UNDEFINED> instruction: 0xf7ffe588
    3e14:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3e18:	cfstrdge	mvd15, [r8, #508]!	; 0x1fc
    3e1c:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    3e20:	blls	bd008 <__snprintf_chk@plt+0xbb1b0>
    3e24:	strb	r6, [pc, #2072]!	; 4644 <__snprintf_chk@plt+0x27ec>
    3e28:	vadd.i8	d22, d2, d3
    3e2c:	addmi	r7, fp, #16, 2
    3e30:	bls	17b30c <__snprintf_chk@plt+0x1794b4>
    3e34:	vfmsvc.f32	s29, s6, s30
    3e38:	smlabbgt	r3, r2, fp, pc	; <UNPREDICTABLE>
    3e3c:	ldrmi	r9, [r4], r6, lsl #20
    3e40:			; <UNDEFINED> instruction: 0x2c03fb8c
    3e44:	rsbne	lr, r1, #210944	; 0x33800
    3e48:	bmi	1728670 <__snprintf_chk@plt+0x1726818>
    3e4c:	ldrbtmi	r9, [sl], #-2312	; 0xfffff6f8
    3e50:	bls	168674 <__snprintf_chk@plt+0x16681c>
    3e54:	eorgt	pc, r4, sp, asr #17
    3e58:	andgt	pc, r1, #165888	; 0x28800
    3e5c:	stcleq	0, cr15, [r4], #-316	; 0xfffffec4
    3e60:	bls	2556ac <__snprintf_chk@plt+0x253854>
    3e64:	vnmulcc.f64	d14, d18, d14
    3e68:	blx	32a692 <__snprintf_chk@plt+0x32883a>
    3e6c:	bls	1d0abc <__snprintf_chk@plt+0x1cec64>
    3e70:	blls	1e8a9c <__snprintf_chk@plt+0x1e6c44>
    3e74:	sub	pc, r0, r3, asr #17
    3e78:	vnmlane.f32	s29, s2, s30
    3e7c:	movwcc	r6, #6427	; 0x191b
    3e80:	blls	21c2d4 <__snprintf_chk@plt+0x21a47c>
    3e84:			; <UNDEFINED> instruction: 0x3c1efb0c
    3e88:	stmib	r2, {r0, r3, r8, r9, fp, ip, pc}^
    3e8c:	strb	ip, [r9, #-782]	; 0xfffffcf2
    3e90:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
    3e94:	movwcs	lr, #59841	; 0xe9c1
    3e98:	strvs	r6, [fp], #-2051	; 0xfffff7fd
    3e9c:	stmdbmi	r9, {r1, r6, r8, sl, sp, lr, pc}^
    3ea0:			; <UNDEFINED> instruction: 0xf1022b63
    3ea4:	ldrbtmi	r0, [r9], #-513	; 0xfffffdff
    3ea8:	stcle	0, cr6, [r9], {138}	; 0x8a
    3eac:	movwcs	r6, #459	; 0x1cb
    3eb0:	blmi	115c6e4 <__snprintf_chk@plt+0x115a88c>
    3eb4:	andcs	r2, r2, #0, 2
    3eb8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3ebc:	ldr	r1, [r1, #-521]!	; 0xfffffdf7
    3ec0:			; <UNDEFINED> instruction: 0xf04f9a05
    3ec4:	blx	fe08705e <__snprintf_chk@plt+0xfe085206>
    3ec8:	ldrbne	r2, [sl, r3, lsl #28]
    3ecc:	rsbne	lr, lr, #198656	; 0x30800
    3ed0:	blx	31c602 <__snprintf_chk@plt+0x31a7aa>
    3ed4:	andvs	r3, fp, #1207959552	; 0x48000000
    3ed8:	svclt	0x0000e7eb
    3edc:	andeq	r6, r1, r0, lsl #14
    3ee0:			; <UNDEFINED> instruction: 0x000001b8
    3ee4:	ldrdeq	r0, [r0], -ip
    3ee8:	andeq	r0, r0, r0, ror #3
    3eec:	andeq	r0, r0, ip, lsl #4
    3ef0:	strdeq	r0, [r0], -r8
    3ef4:	andeq	r0, r0, r0, lsl #4
    3ef8:	andeq	r0, r0, ip, asr #3
    3efc:	andeq	r3, r0, r6, lsl #30
    3f00:	andeq	r3, r0, lr, ror #29
    3f04:	ldrdeq	r3, [r0], -r6
    3f08:	muleq	r0, r6, lr
    3f0c:	andeq	r0, r0, r4, asr #3
    3f10:	andeq	r3, r0, r6, lsr #28
    3f14:	strdeq	r0, [r0], -ip
    3f18:	andeq	r0, r0, ip, ror #3
    3f1c:	andeq	r6, r1, r2, lsr #17
    3f20:	andeq	r3, r0, ip, lsr #26
    3f24:	andeq	r3, r0, sl, asr #25
    3f28:	muleq	r0, sl, ip
    3f2c:	andeq	r0, r0, r0, lsl r2
    3f30:	ldrdeq	r3, [r0], -lr
    3f34:	andeq	r6, r1, sl, lsl #13
    3f38:	andeq	r6, r1, sl, ror r6
    3f3c:	andeq	r6, r1, r8, ror #12
    3f40:	andeq	r6, r1, sl, asr r6
    3f44:	andeq	r6, r1, sl, asr #12
    3f48:	andeq	r6, r1, ip, lsr r6
    3f4c:	andeq	r6, r1, ip, lsr #12
    3f50:	andeq	r6, r1, r0, lsr #12
    3f54:	andeq	r6, r1, r8, lsl #12
    3f58:	strdeq	r6, [r1], -r8
    3f5c:	andeq	r6, r1, r8, ror #11
    3f60:	ldrdeq	r6, [r1], -ip
    3f64:	andeq	r6, r1, lr, asr #11
    3f68:			; <UNDEFINED> instruction: 0x000165b4
    3f6c:	andeq	r6, r1, r8, ror #10
    3f70:	andeq	r6, r1, ip, asr r5
    3f74:	andeq	r6, r1, r2, asr #10
    3f78:	andeq	r6, r1, lr, lsr #10
    3f7c:	andeq	r6, r1, r2, lsl r5
    3f80:	strdeq	r6, [r1], -lr
    3f84:	ldrdeq	r6, [r1], -ip
    3f88:	andeq	r6, r1, r8, asr #9
    3f8c:			; <UNDEFINED> instruction: 0x000164b8
    3f90:	andeq	r6, r1, r0, lsr #9
    3f94:	muleq	r1, r0, r4
    3f98:	andeq	r6, r1, sl, lsl #9
    3f9c:	andeq	r6, r1, sl, ror #8
    3fa0:	andeq	r6, r1, ip, asr r4
    3fa4:	andeq	r6, r1, r0, asr r4
    3fa8:	andeq	r6, r1, r4, asr #8
    3fac:	andeq	r6, r1, r2, lsr r4
    3fb0:	andeq	r6, r1, r6, lsl r4
    3fb4:	andeq	r6, r1, ip, ror #7
    3fb8:			; <UNDEFINED> instruction: 0x000163b0
    3fbc:	andeq	r6, r1, sl, asr r3
    3fc0:	andeq	r6, r1, r6, lsl r3
    3fc4:	andeq	r6, r1, r2, lsl #6
    3fc8:	strdeq	r6, [r1], -r0
    3fcc:	ldmmi	r7!, {r1, r9, sl, lr}
    3fd0:	push	{r0, r1, r2, r4, r5, r7, r8, fp, lr}
    3fd4:	ldrbtmi	r4, [r8], #-4080	; 0xfffff010
    3fd8:	blmi	fedb0204 <__snprintf_chk@plt+0xfedae3ac>
    3fdc:	stmdapl	r1, {r0, r2, r8, sl, fp, sp, pc}^
    3fe0:			; <UNDEFINED> instruction: 0x4628447b
    3fe4:	tstls	r7, r9, lsl #16
    3fe8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3fec:			; <UNDEFINED> instruction: 0xf7fd605a
    3ff0:			; <UNDEFINED> instruction: 0x4628ed30
    3ff4:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    3ff8:	stmdacs	r0, {r2, r9, sl, lr}
    3ffc:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    4000:	ldmib	r4, {r3, r5, r9, sl, lr}^
    4004:			; <UNDEFINED> instruction: 0xf8d46700
    4008:			; <UNDEFINED> instruction: 0xf8d48008
    400c:			; <UNDEFINED> instruction: 0xf8d4b014
    4010:			; <UNDEFINED> instruction: 0xf7fd901c
    4014:			; <UNDEFINED> instruction: 0x4605edbe
    4018:			; <UNDEFINED> instruction: 0xf0002800
    401c:	stmdbvs	r1, {r2, r3, r4, r5, r8, pc}^
    4020:	bvc	1b00854 <__snprintf_chk@plt+0x1afe9fc>
    4024:	tstpl	pc, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    4028:	mvnne	pc, #1342177292	; 0x5000000c
    402c:	rsbvc	pc, fp, r1, lsl #4
    4030:	vstmiavc	sl!, {s29-s107}
    4034:	andmi	pc, sl, #134144	; 0x20c00
    4038:	vfmsvc.f32	s29, s0, s30
    403c:	strcc	pc, [r0], #-2947	; 0xfffff47d
    4040:	addne	r6, r0, fp, ror #19
    4044:	smlatbeq	r1, fp, fp, lr
    4048:	stmdbeq	r3, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    404c:			; <UNDEFINED> instruction: 0x1c62ebcc
    4050:	adceq	lr, sl, r0, asr #23
    4054:	bne	1b8095c <__snprintf_chk@plt+0x1b7eb04>
    4058:	stmiavs	r8!, {r0, r7, sl, lr}
    405c:			; <UNDEFINED> instruction: 0xf6481163
    4060:	bl	feb8528c <__snprintf_chk@plt+0xfeb83434>
    4064:	bl	fe8c4878 <__snprintf_chk@plt+0xfe8c2a20>
    4068:	strbtmi	r0, [r2], #-782	; 0xfffffcf2
    406c:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4070:	bl	fea482e4 <__snprintf_chk@plt+0xfea4648c>
    4074:	bl	ff0c4884 <__snprintf_chk@plt+0xff0c2a2c>
    4078:			; <UNDEFINED> instruction: 0xf04f03ac
    407c:	ldrmi	r0, [sl], #-3096	; 0xfffff3e8
    4080:			; <UNDEFINED> instruction: 0xf6c8233c
    4084:	blx	2852ae <__snprintf_chk@plt+0x283456>
    4088:	stmdavs	r9!, {r0, r9, sp}^
    408c:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}
    4090:	blx	30aa72 <__snprintf_chk@plt+0x308c1a>
    4094:	blx	e48a6 <__snprintf_chk@plt+0xe2a4e>
    4098:	blx	e08aa <__snprintf_chk@plt+0xdea52>
    409c:	blx	fe11c8ae <__snprintf_chk@plt+0xfe11aa56>
    40a0:	ldrbne	r1, [r4, r2, lsl #6]
    40a4:	bl	ff1150f8 <__snprintf_chk@plt+0xff1132a0>
    40a8:	bvs	a88e3c <__snprintf_chk@plt+0xa86fe4>
    40ac:	cmnle	fp, r0, lsl #20
    40b0:	andcs	r6, r2, sl, ror #18
    40b4:	stmiavs	lr!, {r7, sl, fp, lr}^
    40b8:	msrvc	(UNDEF: 108), r2
    40bc:	stmdbvs	sl!, {r2, r3, r4, r5, r6, sl, lr}
    40c0:	andcc	r6, r1, #35	; 0x23
    40c4:	mvnvs	r2, #0, 6
    40c8:	rscvs	r6, r0, #553648128	; 0x21000000
    40cc:	adcvs	r6, r0, #-2013265918	; 0x88000002
    40d0:	movwcc	lr, #31172	; 0x79c4
    40d4:	stmib	r4, {r0, r1, r5, r6, r9, sp, lr}^
    40d8:	stmib	r4, {r0, r4, r8, r9, ip, sp}^
    40dc:			; <UNDEFINED> instruction: 0x61a33304
    40e0:	movwcc	lr, #10692	; 0x29c4
    40e4:	blx	ffdc20e8 <__snprintf_chk@plt+0xffdc0290>
    40e8:			; <UNDEFINED> instruction: 0xf0402800
    40ec:	stmiavs	r3!, {r2, r4, r6, r7, pc}
    40f0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    40f4:	stmiavs	r2!, {r4, r6, r7, pc}^
    40f8:	vpmax.u8	d2, d0, d1
    40fc:			; <UNDEFINED> instruction: 0xf8d480cc
    4100:			; <UNDEFINED> instruction: 0xf1b88010
    4104:	vpmax.f32	d0, d0, d1
    4108:			; <UNDEFINED> instruction: 0xf8d480c6
    410c:			; <UNDEFINED> instruction: 0xf1b99014
    4110:	vpmax.f32	d0, d0, d1
    4114:	b	10e441c <__snprintf_chk@plt+0x10e25c4>
    4118:	b	14c4d40 <__snprintf_chk@plt+0x14c2ee8>
    411c:	eorsle	r0, r5, r9, lsl #6
    4120:	strvc	lr, [sl, #-2516]	; 0xfffff62c
    4124:	ldmib	r4, {r0, r1, r5, r6, r7, r8, fp, sp, lr}^
    4128:	blvs	fe80896c <__snprintf_chk@plt+0xfe806b14>
    412c:	strls	r6, [r3, #-2662]	; 0xfffff59a
    4130:	stmib	sp, {r0, r2, r5, r9, fp, sp, lr}^
    4134:	strls	r6, [r0, #-1793]	; 0xfffff8ff
    4138:			; <UNDEFINED> instruction: 0xff20f7fe
    413c:	vmlal.s8	q9, d0, d0
    4140:	ldmib	r4, {r1, r3, r5, r7, pc}^
    4144:	strmi	r4, [r4], #-1553	; 0xfffff9ef
    4148:	cdpcs	4, 0, cr9, cr0, cr6, {0}
    414c:	blx	fee3861c <__snprintf_chk@plt+0xfee367c4>
    4150:	b	1402378 <__snprintf_chk@plt+0x1400520>
    4154:			; <UNDEFINED> instruction: 0xf1b91858
    4158:	svclt	0x00140f00
    415c:	movwcs	r4, #1603	; 0x643
    4160:	cmple	lr, r0, lsl #22
    4164:	svclt	0x00081c63
    4168:	bmi	150d170 <__snprintf_chk@plt+0x150b318>
    416c:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    4170:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4174:	subsmi	r9, sl, r7, lsl #22
    4178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    417c:	addshi	pc, r4, r0, asr #32
    4180:	andlt	r4, r9, r0, lsr #12
    4184:	svchi	0x00f0e8bd
    4188:			; <UNDEFINED> instruction: 0xe791333c
    418c:			; <UNDEFINED> instruction: 0x9c0569a3
    4190:	ldmib	r5, {r0, r1, r6, r8, fp, ip, sp, pc}^
    4194:	eorscs	r1, ip, #0
    4198:	blx	9e44e <__snprintf_chk@plt+0x9c5f6>
    419c:	blx	84db2 <__snprintf_chk@plt+0x82f5a>
    41a0:	bne	ff908db4 <__snprintf_chk@plt+0xff906f5c>
    41a4:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    41a8:			; <UNDEFINED> instruction: 0x0611e9d3
    41ac:	cdpcs	4, 0, cr4, cr0, cr4, {0}
    41b0:	strls	sp, [r6], #-216	; 0xffffff28
    41b4:			; <UNDEFINED> instruction: 0xf7fda806
    41b8:	stmdacs	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    41bc:	stmdbvs	r3, {r1, r2, r3, r5, r6, ip, lr, pc}^
    41c0:	stmdbvs	r1, {r2, r3, r8, r9, sl, sp}
    41c4:	adccs	pc, fp, #77594624	; 0x4a00000
    41c8:	strbvc	pc, [ip, #-515]!	; 0xfffffdfd	; <UNPREDICTABLE>
    41cc:	adccs	pc, sl, #203423744	; 0xc200000
    41d0:	blx	1de3e6 <__snprintf_chk@plt+0x1dc58e>
    41d4:	stmiavs	r1, {r0, r2, r8, sl, ip}^
    41d8:	blx	fe0952b6 <__snprintf_chk@plt+0xfe09345e>
    41dc:	b	13dc9f8 <__snprintf_chk@plt+0x13daba0>
    41e0:	strcs	r7, [r2], -r5, ror #29
    41e4:	strvs	lr, [r2], -sp, asr #19
    41e8:	subsne	r6, r2, r6, lsl #16
    41ec:	bl	fe8a99f8 <__snprintf_chk@plt+0xfe8a7ba0>
    41f0:	stmdavs	r0, {r1, r2, r3, sl, fp}^
    41f4:	blx	1d5b86 <__snprintf_chk@plt+0x1d3d2e>
    41f8:	andls	r5, r0, ip, lsl ip
    41fc:			; <UNDEFINED> instruction: 0xf10c9d06
    4200:			; <UNDEFINED> instruction: 0xf7fe0001
    4204:			; <UNDEFINED> instruction: 0x4601febb
    4208:			; <UNDEFINED> instruction: 0xf7fe4628
    420c:	strmi	pc, [r4], #-3715	; 0xfffff17d
    4210:			; <UNDEFINED> instruction: 0x4628e79d
    4214:	ldc	7, cr15, [ip], #1012	; 0x3f4
    4218:	stmdacs	r0, {r0, r2, r9, sl, lr}
    421c:			; <UNDEFINED> instruction: 0x4623d03b
    4220:	blmi	a3df34 <__snprintf_chk@plt+0xa3c0dc>
    4224:	strls	sl, [r6], #-2054	; 0xfffff7fa
    4228:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    422c:			; <UNDEFINED> instruction: 0xf7fd650c
    4230:			; <UNDEFINED> instruction: 0xb3a8ecb0
    4234:	vmla.i8	d22, d18, d3
    4238:	vrshr.s64	d20, d3, #55
    423c:	cdpcs	2, 0, cr2, cr0, cr9, {2}
    4240:	movweq	lr, #15269	; 0x3ba5
    4244:			; <UNDEFINED> instruction: 0xf1039806
    4248:	vst2.8	{d16-d19}, [pc], r7
    424c:	vabdl.s8	q10, d16, d19
    4250:	blx	fe085e5e <__snprintf_chk@plt+0xfe084006>
    4254:	b	13cd668 <__snprintf_chk@plt+0x13cb810>
    4258:	ldrmi	r7, [sp], #-739	; 0xfffffd1d
    425c:	adceq	lr, r5, #198656	; 0x30800
    4260:	biceq	lr, r2, r2, asr #23
    4264:	smlatbeq	r1, r3, fp, lr
    4268:			; <UNDEFINED> instruction: 0xf106bfcb
    426c:	vst2.<illegal width 64>	{d19-d22}, [pc :256]
    4270:	vst2.16	{d21-d24}, [pc :128], sl
    4274:	vmlsl.s<illegal width 8>	<illegal reg q10.5>, d0, d2[6]
    4278:	svclt	0x00c80309
    427c:	streq	pc, [r9], -r0, asr #5
    4280:	tsteq	r1, r7, lsl #22	; <UNPREDICTABLE>
    4284:	blx	d5b0e <__snprintf_chk@plt+0xd3cb6>
    4288:	ldrtmi	pc, [r1], #-1542	; 0xfffff9fa	; <UNPREDICTABLE>
    428c:			; <UNDEFINED> instruction: 0xf7fe9106
    4290:	strmi	pc, [r4], #-3649	; 0xfffff1bf
    4294:			; <UNDEFINED> instruction: 0xf04fe766
    4298:			; <UNDEFINED> instruction: 0xe76634ff
    429c:	ldrb	r3, [r6, -r1, lsl #24]
    42a0:	rscscc	pc, pc, pc, asr #32
    42a4:	ldrb	r4, [sp, -r4, lsl #8]
    42a8:	bl	ffac22a4 <__snprintf_chk@plt+0xffac044c>
    42ac:	andeq	r5, r1, r2, lsl lr
    42b0:	andeq	r0, r0, r8, asr #3
    42b4:	andeq	r6, r1, r8, asr #3
    42b8:	andeq	r6, r1, ip, ror #1
    42bc:	andeq	r5, r1, sl, ror ip
    42c0:	andeq	r6, r1, r2
    42c4:	andeq	r5, r1, r0, lsl #31
    42c8:	stmdavs	r9, {fp, sp, lr}
    42cc:	bllt	18c22c8 <__snprintf_chk@plt+0x18c0470>
    42d0:	addlt	fp, r2, r0, ror r5
    42d4:	ldrbtmi	r4, [sp], #-3366	; 0xfffff2da
    42d8:	blmi	9b0f60 <__snprintf_chk@plt+0x9af108>
    42dc:	stmdbmi	r6!, {r0, r2, r9, sp}
    42e0:	stmiapl	ip!, {sp}^
    42e4:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    42e8:	bl	fee422e4 <__snprintf_chk@plt+0xfee4048c>
    42ec:			; <UNDEFINED> instruction: 0xf7fd9001
    42f0:	bls	7f200 <__snprintf_chk@plt+0x7d3a8>
    42f4:	strmi	r2, [r3], -r1, lsl #2
    42f8:			; <UNDEFINED> instruction: 0xf7fd4628
    42fc:	ldmdbmi	pc, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4300:	andcs	r2, r0, r5, lsl #4
    4304:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    4308:	bl	fea42304 <__snprintf_chk@plt+0xfea404ac>
    430c:			; <UNDEFINED> instruction: 0xf7fd9001
    4310:	bls	7f1e0 <__snprintf_chk@plt+0x7d388>
    4314:	strmi	r2, [r3], -r1, lsl #2
    4318:			; <UNDEFINED> instruction: 0xf7fd4620
    431c:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    4320:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4324:	andcs	r4, r5, #22528	; 0x5800
    4328:			; <UNDEFINED> instruction: 0x46044916
    432c:	ldrbtmi	r5, [r9], #-2285	; 0xfffff713
    4330:			; <UNDEFINED> instruction: 0xf7fd682e
    4334:	mulls	r1, r4, fp
    4338:	bl	fe742334 <__snprintf_chk@plt+0xfe7404dc>
    433c:	tstcs	r1, r1, lsl #20
    4340:	ldrtmi	r4, [r0], -r3, lsl #12
    4344:	stcl	7, cr15, [r8], {253}	; 0xfd
    4348:	andcs	r4, r5, #245760	; 0x3c000
    434c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4350:			; <UNDEFINED> instruction: 0xf7fd682d
    4354:	andls	lr, r1, r4, lsl #23
    4358:	bl	fe342354 <__snprintf_chk@plt+0xfe3404fc>
    435c:	tstcs	r1, r1, lsl #20
    4360:	strtmi	r4, [r8], -r3, lsl #12
    4364:	pop	{r1, ip, sp, pc}
    4368:			; <UNDEFINED> instruction: 0xf7fd4070
    436c:	svclt	0x0000bcb3
    4370:	andeq	r5, r1, r2, lsl fp
    4374:	ldrdeq	r0, [r0], -r4
    4378:	andeq	r3, r0, r8, asr #21
    437c:	ldrdeq	r3, [r0], -ip
    4380:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4384:	andeq	r3, r0, lr, ror sl
    4388:	muleq	r0, r2, sl
    438c:	svcmi	0x00f0e92d
    4390:	stcmi	6, cr4, [r5, #56]	; 0x38
    4394:			; <UNDEFINED> instruction: 0xf8df4607
    4398:	addslt	r8, r9, r4, lsl r2
    439c:			; <UNDEFINED> instruction: 0xf8df447d
    43a0:	ldrbtmi	ip, [r8], #528	; 0x210
    43a4:	and	pc, ip, #14614528	; 0xdf0000
    43a8:	ldrbtmi	ip, [lr], #3343	; 0xd0f
    43ac:	andgt	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    43b0:			; <UNDEFINED> instruction: 0xf8dfac12
    43b4:			; <UNDEFINED> instruction: 0xf10d9204
    43b8:			; <UNDEFINED> instruction: 0xf8dc083c
    43bc:			; <UNDEFINED> instruction: 0xf8cdc000
    43c0:			; <UNDEFINED> instruction: 0xf04fc05c
    43c4:			; <UNDEFINED> instruction: 0xf8df0c00
    43c8:	strgt	sl, [pc], #-500	; 43d0 <__snprintf_chk@plt+0x2578>
    43cc:	ldm	lr, {r0, r3, r4, r5, r6, r7, sl, lr}
    43d0:	strbmi	r0, [r4], r7
    43d4:	ldrbtmi	r6, [sl], #2091	; 0x82b
    43d8:	ldrbtmi	r4, [sp], #-3449	; 0xfffff287
    43dc:	andeq	lr, r3, ip, lsr #17
    43e0:	strbmi	r6, [r9], -r3, lsr #32
    43e4:	andcs	pc, r0, ip, lsl #17
    43e8:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    43ec:	eorscs	pc, r1, #64, 4
    43f0:			; <UNDEFINED> instruction: 0xf7fd4628
    43f4:	ldmdbge	r2, {r1, r3, r8, r9, fp, sp, lr, pc}
    43f8:	strmi	r9, [r8], -r5, lsl #2
    43fc:	stc	7, cr15, [sl], {253}	; 0xfd
    4400:	strmi	r9, [r2], -r5, lsl #18
    4404:	ldrdeq	pc, [r0], -sl
    4408:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    440c:	suble	r3, ip, r1
    4410:	strcs	r2, [r0], #-784	; 0xfffffcf0
    4414:	eorhi	pc, ip, sp, asr #17
    4418:	bleq	8055c <__snprintf_chk@plt+0x7e704>
    441c:	movwcs	r9, #41738	; 0xa30a
    4420:	strls	r9, [lr], #-1032	; 0xfffffbf8
    4424:	eorlt	pc, r4, sp, asr #17
    4428:			; <UNDEFINED> instruction: 0xf7fd930d
    442c:	strmi	lr, [r0], lr, lsr #21
    4430:			; <UNDEFINED> instruction: 0xf0002800
    4434:	bmi	18e464c <__snprintf_chk@plt+0x18e27f4>
    4438:			; <UNDEFINED> instruction: 0xf8daab06
    443c:	mrscs	r0, (UNDEF: 2)
    4440:			; <UNDEFINED> instruction: 0xf7fd447a
    4444:	strmi	lr, [r2], r2, asr #24
    4448:	stmdacs	r0, {r2, r3, ip, pc}
    444c:			; <UNDEFINED> instruction: 0x4601d052
    4450:	strtmi	sl, [r3], -sp, lsl #20
    4454:			; <UNDEFINED> instruction: 0xf7fd4640
    4458:	andcc	lr, r1, ip, asr #24
    445c:	addhi	pc, lr, r0
    4460:			; <UNDEFINED> instruction: 0xf7fd4640
    4464:	blls	2bf134 <__snprintf_chk@plt+0x2bd2dc>
    4468:	eorle	r2, ip, r4, lsl #22
    446c:			; <UNDEFINED> instruction: 0xf7fd4640
    4470:	stmdals	ip, {r3, sl, fp, sp, lr, pc}
    4474:	ldcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    4478:	vst2.16	{d20,d22}, [pc :64], r3
    447c:	ldmdami	r3, {r4, r6, r8, r9, ip, sp, lr}^
    4480:	subscs	pc, lr, #64, 4
    4484:	strls	r4, [r0], #-1145	; 0xfffffb87
    4488:			; <UNDEFINED> instruction: 0xf7fd4478
    448c:	bmi	143f5d4 <__snprintf_chk@plt+0x143d77c>
    4490:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    4494:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4498:	subsmi	r9, sl, r7, lsl fp
    449c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44a0:	strtmi	sp, [r0], -r6, lsr #2
    44a4:	pop	{r0, r3, r4, ip, sp, pc}
    44a8:	mcrrmi	15, 15, r8, sl, cr0
    44ac:	strtmi	r4, [r8], -r9, asr #12
    44b0:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    44b4:	vqshl.s8	q10, q14, q0
    44b8:	strls	r2, [r0], #-565	; 0xfffffdcb
    44bc:	strls	r2, [r1, #-1024]	; 0xfffffc00
    44c0:	bl	ff9424bc <__snprintf_chk@plt+0xff940664>
    44c4:	blls	1fe42c <__snprintf_chk@plt+0x1fc5d4>
    44c8:	bls	195d70 <__snprintf_chk@plt+0x193f18>
    44cc:	stclmi	6, cr4, [r2, #-292]	; 0xfffffedc
    44d0:	movwls	r4, #9820	; 0x265c
    44d4:	msrcc	SPSR_sx, #64, 4
    44d8:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    44dc:	subscs	pc, r3, #64, 4
    44e0:			; <UNDEFINED> instruction: 0xf7fd9500
    44e4:	ldmib	sp, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    44e8:	eorsvs	r2, sl, r6, lsl #6
    44ec:			; <UNDEFINED> instruction: 0xe7bd6033
    44f0:	b	ff1c24ec <__snprintf_chk@plt+0xff1c0694>
    44f4:	ldcmi	14, cr4, [sl], #-228	; 0xffffff1c
    44f8:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    44fc:			; <UNDEFINED> instruction: 0xf7fd4631
    4500:			; <UNDEFINED> instruction: 0x4621ea38
    4504:	ldrbmi	r4, [r0], -r7, lsl #12
    4508:	b	cc2504 <__snprintf_chk@plt+0xcc06ac>
    450c:	vmax.s8	q10, q0, <illegal reg q4.5>
    4510:	vcgt.s8	<illegal reg q9.5>, q0, q9
    4514:	strls	r2, [r0, -fp, asr #4]
    4518:	andls	r9, r2, r1, lsl #10
    451c:			; <UNDEFINED> instruction: 0xf7fd4628
    4520:			; <UNDEFINED> instruction: 0x4631ebb6
    4524:			; <UNDEFINED> instruction: 0xf7fd4650
    4528:	strtmi	lr, [r1], -r4, lsr #20
    452c:	ldrbmi	r4, [r0], -r4, lsl #12
    4530:	b	7c252c <__snprintf_chk@plt+0x7c06d4>
    4534:	strmi	r4, [r2], -r9, lsr #12
    4538:			; <UNDEFINED> instruction: 0xf7fd4620
    453c:	vnmulmi.f32	s28, s19, s24
    4540:	ldrbtmi	r4, [lr], #-3113	; 0xfffff3d7
    4544:			; <UNDEFINED> instruction: 0x4631447c
    4548:	b	4c2544 <__snprintf_chk@plt+0x4c06ec>
    454c:	strmi	r4, [r7], -r1, lsr #12
    4550:			; <UNDEFINED> instruction: 0xf7fd4640
    4554:	strbmi	lr, [r9], -lr, lsl #20
    4558:	msrcc	SPSR_x, #64, 4
    455c:	andsvc	pc, r2, #1325400064	; 0x4f000000
    4560:	strls	r9, [r1, #-1792]	; 0xfffff900
    4564:	strtmi	r9, [r8], -r2
    4568:	bl	fe442564 <__snprintf_chk@plt+0xfe44070c>
    456c:			; <UNDEFINED> instruction: 0x46404631
    4570:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4574:	strmi	r4, [r4], -r1, lsr #12
    4578:	ldrb	r4, [r9, r0, asr #12]
    457c:			; <UNDEFINED> instruction: 0x46204e1b
    4580:			; <UNDEFINED> instruction: 0x4631447e
    4584:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4588:	vmax.s8	q10, q0, <illegal reg q4.5>
    458c:	vcge.s8	<illegal reg q9.5>, q0, q9
    4590:	andls	r2, r0, pc, asr #4
    4594:			; <UNDEFINED> instruction: 0xf7fd4628
    4598:			; <UNDEFINED> instruction: 0x4631eb7a
    459c:			; <UNDEFINED> instruction: 0xf7fd4620
    45a0:			; <UNDEFINED> instruction: 0xf7fde9e8
    45a4:	svclt	0x0000eb68
    45a8:	andeq	r3, r0, r0, lsr #22
    45ac:	andeq	r5, r1, r6, asr #20
    45b0:	andeq	r0, r0, r8, asr #3
    45b4:	andeq	r3, r0, r6, lsr #22
    45b8:	andeq	r3, r0, r4, asr #20
    45bc:	andeq	r5, r1, lr, asr ip
    45c0:	andeq	r4, r0, r2, asr r4
    45c4:	andeq	r0, r0, r1, asr #6
    45c8:	andeq	r3, r0, ip, lsl #19
    45cc:	andeq	r4, r0, r4, lsr #7
    45d0:	andeq	r5, r1, r6, asr r9
    45d4:	andeq	r3, r0, r4, lsl #19
    45d8:	andeq	r3, r0, sl, asr #19
    45dc:	andeq	r3, r0, r8, ror #18
    45e0:	andeq	r3, r0, lr, ror #18
    45e4:	andeq	r3, r0, lr, lsl r9
    45e8:	andeq	r3, r0, r4, lsr #18
    45ec:	andeq	r3, r0, r4, lsl #18
    45f0:	push	{r3, r6, r8, r9, fp, lr}
    45f4:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    45f8:	strmi	r4, [r1], r7, asr #24
    45fc:	stclmi	6, cr4, [r7, #-544]	; 0xfffffde0
    4600:	muleq	r7, r3, r8
    4604:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    4608:	ldrbtmi	r4, [ip], #-2885	; 0xfffff4bb
    460c:	cdpge	15, 0, cr4, cr6, cr5, {2}
    4610:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4614:	ldrcc	r4, [r0, #-1151]	; 0xfffffb81
    4618:	ldmdavs	fp, {r2, r4, r5, r9, sl, lr}
    461c:	strtcc	pc, [r4], #-2253	; 0xfffff733
    4620:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4624:			; <UNDEFINED> instruction: 0x4c12ea4f
    4628:	vst3.8	{d28-d30}, [pc], r3
    462c:			; <UNDEFINED> instruction: 0xf8247350
    4630:	strtmi	r2, [r8], -r2, lsl #22
    4634:	andgt	pc, r0, r4, lsl #17
    4638:	vmin.s8	d20, d0, d25
    463c:	sfmge	f2, 4, [r9], {109}	; 0x6d
    4640:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4644:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4648:	ldrmi	r4, [r9], -r0, lsr #12
    464c:	strls	r2, [r0], -r1, lsl #4
    4650:	andhi	pc, r8, sp, asr #17
    4654:	andls	pc, r4, sp, asr #17
    4658:	bl	fffc2654 <__snprintf_chk@plt+0xfffc07fc>
    465c:	svcvs	0x0080f5b0
    4660:			; <UNDEFINED> instruction: 0x4620d23a
    4664:	b	ff5c2660 <__snprintf_chk@plt+0xff5c0808>
    4668:	strtmi	r4, [r1], -pc, lsr #22
    466c:			; <UNDEFINED> instruction: 0x4602447b
    4670:			; <UNDEFINED> instruction: 0xf7fd6818
    4674:	andcc	lr, r1, r4, lsr #22
    4678:	mcrge	0, 0, sp, cr5, cr12, {1}
    467c:	ldrtmi	sl, [r1], -r4, lsl #26
    4680:			; <UNDEFINED> instruction: 0xf7ff4628
    4684:	strmi	pc, [r4], -r3, lsl #29
    4688:	stmdavs	fp!, {r4, r6, r8, ip, sp, pc}
    468c:	svclt	0x0009454b
    4690:	strcs	r6, [r0], #-2100	; 0xfffff7cc
    4694:	streq	lr, [r8], #-2980	; 0xfffff45c
    4698:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    469c:	stmdbeq	r4!, {r3, r8, r9, sl, fp, ip, sp, pc}^
    46a0:	vst2.8	{d20-d21}, [pc :128], r2
    46a4:	stmdbmi	r2!, {r4, r6, r8, r9, ip, sp, lr}
    46a8:	addcs	pc, r3, #64, 4
    46ac:	strls	r4, [r0], #-1144	; 0xfffffb88
    46b0:	ldrbtmi	r3, [r9], #-16
    46b4:	bl	ec26b0 <__snprintf_chk@plt+0xec0858>
    46b8:	blmi	656f38 <__snprintf_chk@plt+0x6550e0>
    46bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46c0:			; <UNDEFINED> instruction: 0xf8dd681a
    46c4:	subsmi	r3, sl, r4, lsr #8
    46c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46cc:	strtmi	sp, [r0], -r0, lsr #2
    46d0:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
    46d4:	mvnshi	lr, #12386304	; 0xbd0000
    46d8:			; <UNDEFINED> instruction: 0x46394c17
    46dc:	vmax.s8	d20, d0, d24
    46e0:	ldrbtmi	r3, [ip], #-866	; 0xfffffc9e
    46e4:	rsbscs	pc, r3, #64, 4
    46e8:	strcs	r9, [r0], #-1024	; 0xfffffc00
    46ec:			; <UNDEFINED> instruction: 0xf7fd9501
    46f0:	ldrb	lr, [r5, lr, asr #21]
    46f4:			; <UNDEFINED> instruction: 0x46394c11
    46f8:	vmax.s8	d20, d0, d24
    46fc:	ldrbtmi	r3, [ip], #-882	; 0xfffffc8e
    4700:	andsvc	pc, lr, #1325400064	; 0x4f000000
    4704:	strcs	r9, [r0], #-1024	; 0xfffffc00
    4708:			; <UNDEFINED> instruction: 0xf7fd9501
    470c:	strb	lr, [r7, r0, asr #21]
    4710:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4714:	andeq	r3, r0, r6, lsr r9
    4718:	ldrdeq	r5, [r1], -lr
    471c:	andeq	r4, r0, ip, lsl r2
    4720:	andeq	r0, r0, r8, asr #3
    4724:	strdeq	r3, [r0], -ip
    4728:	andeq	r5, r1, r8, asr #19
    472c:	andeq	r4, r0, r0, lsl #3
    4730:	andeq	r3, r0, lr, asr r7
    4734:	andeq	r5, r1, ip, lsr #14
    4738:	strdeq	r3, [r0], -sl
    473c:	andeq	r3, r0, r6, lsl #16
    4740:			; <UNDEFINED> instruction: 0x4604b510
    4744:			; <UNDEFINED> instruction: 0xf7fd6840
    4748:	stmiavs	r0!, {r4, r8, r9, fp, sp, lr, pc}
    474c:	bl	342748 <__snprintf_chk@plt+0x3408f0>
    4750:			; <UNDEFINED> instruction: 0xf7fd68e0
    4754:	stmdbvs	r0!, {r1, r3, r8, r9, fp, sp, lr, pc}
    4758:	bl	1c2754 <__snprintf_chk@plt+0x1c08fc>
    475c:			; <UNDEFINED> instruction: 0xf7fd6960
    4760:	stmibvs	r0!, {r2, r8, r9, fp, sp, lr, pc}
    4764:	bl	42760 <__snprintf_chk@plt+0x40908>
    4768:			; <UNDEFINED> instruction: 0xf7fd69e0
    476c:	bvs	83f36c <__snprintf_chk@plt+0x83d514>
    4770:	b	ffec276c <__snprintf_chk@plt+0xffec0914>
    4774:			; <UNDEFINED> instruction: 0xf7fd6820
    4778:	strtmi	lr, [r0], -r4, lsl #21
    477c:			; <UNDEFINED> instruction: 0x4010e8bd
    4780:	ldmdblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4784:	mvnsmi	lr, #737280	; 0xb4000
    4788:	cdpmi	0, 9, cr11, cr15, cr7, {4}
    478c:	ldcmi	6, cr4, [pc, #80]	; 47e4 <__snprintf_chk@plt+0x298c>
    4790:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4794:	ldmmi	lr, {r1, r2, r3, r4, r5, r6, sl, lr}
    4798:	vmul.i8	d20, d16, d14
    479c:	ldmdbpl	r5!, {r0, r2, r4, r6, r7, r9, ip}^
    47a0:			; <UNDEFINED> instruction: 0xf8df4478
    47a4:	eorcc	r8, r0, r4, ror r2
    47a8:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    47ac:	streq	pc, [r0, #-79]	; 0xffffffb1
    47b0:			; <UNDEFINED> instruction: 0xf88d2500
    47b4:	ldrbtmi	r5, [r9], #-19	; 0xffffffed
    47b8:			; <UNDEFINED> instruction: 0xf7fd4d98
    47bc:	vfnmsmi.f16	s28, s16, s13	; <UNPREDICTABLE>
    47c0:	svcmi	0x009844f8
    47c4:	stmdbvs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    47c8:	strcc	r4, [r0, #-1150]!	; 0xfffffb82
    47cc:	ldmdavc	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    47d0:	ldmdbeq	r3, {r0, r2, r3, r8, ip, sp, lr, pc}
    47d4:	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    47d8:	strtle	r0, [r5], #-1752	; 0xfffff928
    47dc:	eorsle	r2, r3, r1, lsl #22
    47e0:			; <UNDEFINED> instruction: 0xf0002b02
    47e4:	blcs	24a60 <__snprintf_chk@plt+0x22c08>
    47e8:	stmdbvs	r3!, {r0, r2, r4, r5, r6, ip, lr, pc}^
    47ec:	blcs	22860 <__snprintf_chk@plt+0x20a08>
    47f0:	movwcs	sp, #16881	; 0x41f1
    47f4:	stmmi	ip, {r0, r1, r5, r8, sp, lr}
    47f8:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    47fc:	vmla.i8	d20, d16, d11
    4800:	ldrbtmi	r2, [r8], #-546	; 0xfffffdde
    4804:	eorcc	r4, r0, r9, ror r4
    4808:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    480c:	blmi	1fd7234 <__snprintf_chk@plt+0x1fd53dc>
    4810:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4814:	blls	15e884 <__snprintf_chk@plt+0x15ca2c>
    4818:			; <UNDEFINED> instruction: 0xf04f405a
    481c:			; <UNDEFINED> instruction: 0xf0400300
    4820:	strdlt	r8, [r7], -r1
    4824:	mvnshi	lr, #12386304	; 0xbd0000
    4828:	ldmdavs	r0!, {r0, r3, r6, r9, sl, lr}
    482c:			; <UNDEFINED> instruction: 0xf7fd2201
    4830:	mcrrne	8, 12, lr, r1, cr12
    4834:	addshi	pc, sl, r0
    4838:	sbcsle	r2, ip, r0, lsl #16
    483c:			; <UNDEFINED> instruction: 0xf0236923
    4840:			; <UNDEFINED> instruction: 0x61230310
    4844:	bicle	r2, fp, r1, lsl #22
    4848:	vst2.16	{d20-d21}, [pc :256], sl
    484c:			; <UNDEFINED> instruction: 0xf8df735a
    4850:	vst4.<illegal width 64>	{d28,d30,d32,d34}, [pc :128], r8
    4854:	ldmdbmi	r9!, {r9, ip, sp, lr}^
    4858:	ldrbtmi	r4, [ip], #1144	; 0x478
    485c:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
    4860:	andgt	pc, r0, sp, asr #17
    4864:	b	4c2860 <__snprintf_chk@plt+0x4c0a08>
    4868:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    486c:	mulscc	r3, sp, r8
    4870:			; <UNDEFINED> instruction: 0xf8326802
    4874:	ldreq	r2, [r2, #-19]	; 0xffffffed
    4878:	ldmib	r4, {r0, r2, r3, r4, r5, r7, r8, sl, ip, lr, pc}^
    487c:	stmdbvs	r2!, {r1, r8}^
    4880:			; <UNDEFINED> instruction: 0xf1024288
    4884:	cmnvs	r2, r2, lsl #4
    4888:	andcs	sp, r0, #46336	; 0xb500
    488c:	eorcs	pc, r0, r4, asr #16
    4890:			; <UNDEFINED> instruction: 0x61222202
    4894:	andscs	pc, r3, #64, 4
    4898:	movwls	r4, #5697	; 0x1641
    489c:	vst1.8	{d20-d22}, [pc :128], r8
    48a0:	smlsdls	r0, sl, r3, r7
    48a4:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48a8:			; <UNDEFINED> instruction: 0xf64c68a1
    48ac:			; <UNDEFINED> instruction: 0xf6c042cc
    48b0:			; <UNDEFINED> instruction: 0xf85442cc
    48b4:	addsmi	r3, r3, #33	; 0x21
    48b8:			; <UNDEFINED> instruction: 0xf89ddc9d
    48bc:	andcs	r2, sl, r3, lsl r0
    48c0:	blx	1318a <__snprintf_chk@plt+0x11332>
    48c4:			; <UNDEFINED> instruction: 0xf8442303
    48c8:	ldmib	r4, {r0, r5, ip, sp}^
    48cc:			; <UNDEFINED> instruction: 0xf0422304
    48d0:			; <UNDEFINED> instruction: 0x61220210
    48d4:			; <UNDEFINED> instruction: 0xf89de77b
    48d8:	stmdbvs	r3!, {r0, r1, r4, sp}^
    48dc:	ldmdavc	r9, {r0, r1, r3, r4, r7, r9, fp, sp}
    48e0:	stmdbcs	r5!, {r2, r4, r5, r6, ip, lr, pc}
    48e4:			; <UNDEFINED> instruction: 0xf89dd06b
    48e8:	addmi	r0, r8, #19
    48ec:	ldmdami	r4, {r3, r4, r5, r6, r8, ip, lr, pc}^
    48f0:	cmpvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    48f4:	vst4.8	{d25,d27,d29,d31}, [pc], r1
    48f8:			; <UNDEFINED> instruction: 0xf8df72fd
    48fc:	ldrbtmi	ip, [r8], #-328	; 0xfffffeb8
    4900:	eorcc	r4, r0, r1, asr r9
    4904:			; <UNDEFINED> instruction: 0xf8cd44fc
    4908:	ldrbtmi	ip, [r9], #-0
    490c:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4910:	movwcs	lr, #18900	; 0x49d4
    4914:	andseq	pc, r0, #66	; 0x42
    4918:			; <UNDEFINED> instruction: 0x61223301
    491c:	ldrb	r6, [r6, -r3, ror #2]
    4920:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4924:	mulsne	r3, sp, r8
    4928:			; <UNDEFINED> instruction: 0xf8336803
    492c:			; <UNDEFINED> instruction: 0x460b2011
    4930:	stmdbvs	r0, {r1, r4, sl, ip, sp, lr, pc}
    4934:	stmiavs	r0!, {r1, r2, r3, r5, r7, r8, ip, lr, pc}
    4938:	cmpvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    493c:	vrhadd.s8	d25, d0, d2
    4940:			; <UNDEFINED> instruction: 0xf8df220d
    4944:			; <UNDEFINED> instruction: 0xf854c108
    4948:	stmdami	r1, {r5, ip}^
    494c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    4950:	ldrbtmi	ip, [r8], #-256	; 0xffffff00
    4954:	eorcc	r4, r0, pc, lsr r9
    4958:			; <UNDEFINED> instruction: 0xf7fd4479
    495c:	stmiavs	r3!, {r3, r4, r7, r8, fp, sp, lr, pc}
    4960:	andsls	pc, r0, r4, asr #17
    4964:	stmdbvs	r3!, {r1, r3, r4, r6, sl, fp, ip}^
    4968:	ldr	r6, [r0, -r2, lsr #1]!
    496c:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4970:	blcs	2de984 <__snprintf_chk@plt+0x2dcb2c>
    4974:	svcge	0x003ff47f
    4978:	stmibvs	r1!, {r8, r9, sp}
    497c:	andseq	pc, ip, #4, 2
    4980:			; <UNDEFINED> instruction: 0xf7fd4618
    4984:			; <UNDEFINED> instruction: 0x3001e9b6
    4988:	svcge	0x0035f47f
    498c:	andcs	r4, r0, r2, lsr ip
    4990:			; <UNDEFINED> instruction: 0x4621447c
    4994:	svc	0x00ecf7fc
    4998:	vmul.i8	d20, d0, d16
    499c:	vst2.16	{d19-d22}, [pc :256], r2
    49a0:	ldrbtmi	r7, [r9], #-520	; 0xfffffdf8
    49a4:			; <UNDEFINED> instruction: 0xf1019000
    49a8:	stmfdmi	sp!, {r5}
    49ac:			; <UNDEFINED> instruction: 0xf7fd4479
    49b0:	strtmi	lr, [r1], -lr, ror #18
    49b4:			; <UNDEFINED> instruction: 0xf7fc2000
    49b8:			; <UNDEFINED> instruction: 0xf7fdefdc
    49bc:	ldmdavc	sl, {r2, r3, r4, r6, r8, fp, sp, lr, pc}^
    49c0:	svclt	0x00042a64
    49c4:			; <UNDEFINED> instruction: 0x61222201
    49c8:	str	sp, [r0, -sp, lsl #3]
    49cc:	orrle	r2, r8, fp, lsl r9
    49d0:	subscs	r1, fp, sl, asr ip
    49d4:			; <UNDEFINED> instruction: 0xf88d6162
    49d8:	ldmdavc	r9, {r0, r1, r4}^
    49dc:	usada8	r0, r3, r6, r4
    49e0:	vadd.f32	d20, d0, d16
    49e4:	stmib	sp, {r0, r1, r5, r6, r8, r9, ip, sp}^
    49e8:	vst4.8	{d16,d18,d20,d22}, [pc], r1
    49ec:	lfmmi	f7, 4, [lr], {251}	; 0xfb
    49f0:	ldmdbmi	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    49f4:	eoreq	pc, r0, r5, lsl #2
    49f8:	strls	r4, [r0], #-1148	; 0xfffffb84
    49fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4a00:	ldrbt	lr, [r8], r6, asr #18
    4a04:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a08:	andeq	r5, r1, r4, asr r6
    4a0c:	andeq	r0, r0, r8, asr #3
    4a10:	andeq	r4, r0, ip, lsl #1
    4a14:	andeq	r3, r0, sl, asr r6
    4a18:	andeq	r3, r0, r0, asr r6
    4a1c:	andeq	r4, r0, r8, rrx
    4a20:	andeq	r5, r1, ip, ror #16
    4a24:	andeq	r3, r0, r0, lsl #15
    4a28:	andeq	r4, r0, sl, lsr #32
    4a2c:	andeq	r3, r0, ip, lsl #12
    4a30:	ldrdeq	r5, [r1], -r8
    4a34:	ldrdeq	r3, [r0], -r4
    4a38:	strdeq	r3, [r0], -sl
    4a3c:			; <UNDEFINED> instruction: 0x000035b2
    4a40:	andeq	r3, r0, lr, lsr #30
    4a44:	andeq	r3, r0, r8, asr #12
    4a48:	andeq	r3, r0, r6, lsl #10
    4a4c:	andeq	r3, r0, r8, lsl r6
    4a50:	ldrdeq	r3, [r0], -sl
    4a54:			; <UNDEFINED> instruction: 0x000034b8
    4a58:	strdeq	r3, [r0], -r4
    4a5c:	andeq	r3, r0, sl, lsl #29
    4a60:	andeq	r3, r0, r4, ror #8
    4a64:	andeq	r3, r0, ip, lsr lr
    4a68:	andeq	r3, r0, r0, asr #10
    4a6c:	andeq	r3, r0, r4, lsl r4
    4a70:	vst3.16	{d27,d29,d31}, [pc :256], r0
    4a74:	ldmdami	pc, {r4, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    4a78:	sbcscs	pc, lr, #64, 4
    4a7c:	ldmdbmi	pc, {r1, r2, r3, r4, sl, fp, lr}	; <UNPREDICTABLE>
    4a80:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    4a84:	ldrbtmi	r3, [r9], #-44	; 0xffffffd4
    4a88:			; <UNDEFINED> instruction: 0xf7fc4d1d
    4a8c:	stmdavc	r3!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4a90:	stmdblt	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4a94:	vst2.8	{d20-d21}, [pc :64], fp
    4a98:	ldmdbmi	fp, {r4, r6, r8, r9, ip, sp, lr}
    4a9c:	eorsvc	pc, fp, #1325400064	; 0x4f000000
    4aa0:	pop	{r3, r4, r5, r6, sl, lr}
    4aa4:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    4aa8:			; <UNDEFINED> instruction: 0xf7fd302c
    4aac:	blmi	5f2c58 <__snprintf_chk@plt+0x5f0e00>
    4ab0:	stmiapl	lr!, {r0, r2, r3, sp}^
    4ab4:			; <UNDEFINED> instruction: 0xf7fd6831
    4ab8:	ldmdbmi	r5, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    4abc:	ldrbtmi	r2, [r9], #-0
    4ac0:	svc	0x0056f7fc
    4ac4:			; <UNDEFINED> instruction: 0xf7fd6831
    4ac8:	ldmdavs	r0!, {r2, r5, r7, r8, fp, sp, lr, pc}
    4acc:	svc	0x0082f7fc
    4ad0:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    4ad4:			; <UNDEFINED> instruction: 0xf7fd6818
    4ad8:	ldmib	r4, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^
    4adc:			; <UNDEFINED> instruction: 0xf7ff1001
    4ae0:	ldmdavs	r1!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    4ae4:			; <UNDEFINED> instruction: 0xf7fd200d
    4ae8:	ldmdavs	r1!, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    4aec:			; <UNDEFINED> instruction: 0xf7fd200a
    4af0:			; <UNDEFINED> instruction: 0xe7cfe95a
    4af4:	andeq	r3, r0, ip, lsr #27
    4af8:	andeq	r5, r1, r2, ror r7
    4afc:	andeq	r3, r0, sl, lsl #7
    4b00:	andeq	r5, r1, r8, asr r3
    4b04:	andeq	r3, r0, ip, lsl #27
    4b08:	andeq	r3, r0, sl, ror #6
    4b0c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b10:			; <UNDEFINED> instruction: 0x000034ba
    4b14:	andeq	r0, r0, r4, ror #3
    4b18:			; <UNDEFINED> instruction: 0xf7ffb508
    4b1c:	smlatbcs	r0, r9, pc, pc	; <UNPREDICTABLE>
    4b20:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4b24:	pop	{r3, r4, fp, sp, lr}
    4b28:			; <UNDEFINED> instruction: 0xf7fd4008
    4b2c:	svclt	0x0000b803
    4b30:	andeq	r5, r1, r2, lsl r5
    4b34:	vst2.8	{d20,d22}, [pc :64], sl
    4b38:	ldrlt	r7, [r0, #-848]!	; 0xfffffcb0
    4b3c:			; <UNDEFINED> instruction: 0x46044479
    4b40:	subeq	pc, r4, r1, lsl #2
    4b44:	addlt	r4, r3, r7, lsl r9
    4b48:	vmin.s8	d20, d0, d5
    4b4c:	ldrbtmi	r3, [r9], #-673	; 0xfffffd5f
    4b50:			; <UNDEFINED> instruction: 0xf7fc9501
    4b54:	stccs	15, cr14, [r3], {90}	; 0x5a
    4b58:	stccs	12, cr13, [r0], {15}
    4b5c:	ldmdami	r2, {r0, r1, r2, r3, sl, fp, ip, lr, pc}
    4b60:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4b64:	vst2.8	{d20,d22}, [pc :64], r1
    4b68:	ldrbtmi	r7, [r8], #-621	; 0xfffffd93
    4b6c:	subcc	r4, r4, r9, ror r4
    4b70:	pop	{r0, r1, ip, sp, pc}
    4b74:			; <UNDEFINED> instruction: 0xf7fd4030
    4b78:	stccs	8, cr11, [pc], {3}
    4b7c:	stmdals	r1, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4b80:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    4b84:			; <UNDEFINED> instruction: 0xff74f7ff
    4b88:	tstcs	r0, r9, lsl #22
    4b8c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b90:	svc	0x00d2f7fc
    4b94:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b98:			; <UNDEFINED> instruction: 0xf7fd4621
    4b9c:	bfi	lr, r8, #16, #15
    4ba0:	strdeq	r3, [r0], -r0
    4ba4:	andeq	r3, r0, r2, asr #5
    4ba8:	andeq	r3, r0, r2, asr #25
    4bac:	andeq	r3, r0, r4, lsr #5
    4bb0:	andeq	r5, r1, r8, lsr #9
    4bb4:	svcmi	0x00f0e92d
    4bb8:			; <UNDEFINED> instruction: 0xf8dfb089
    4bbc:			; <UNDEFINED> instruction: 0x460d357c
    4bc0:	ldrmi	r9, [r4], -r6, lsl #2
    4bc4:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4bc8:			; <UNDEFINED> instruction: 0x4607447b
    4bcc:	adcmi	pc, r4, #64, 4
    4bd0:	subseq	pc, r0, r3, lsl #2
    4bd4:	vst3.16	{d20-d22}, [pc :256], r9
    4bd8:	strls	r7, [r5], #-848	; 0xfffffcb0
    4bdc:	svc	0x0014f7fc
    4be0:	stccs	8, cr6, [r0], {44}	; 0x2c
    4be4:	andshi	pc, r8, #0
    4be8:	ldrtmi	r2, [r1], r0, lsl #12
    4bec:	stmdavc	r3!, {r1, r4, r5, r7, r9, sl, lr}
    4bf0:	blcs	151387c <__snprintf_chk@plt+0x1511a24>
    4bf4:	mvnshi	pc, r0, lsl #4
    4bf8:			; <UNDEFINED> instruction: 0xf013e8df
    4bfc:	mvnseq	r0, r2, lsr #3
    4c00:	ldrsheq	r0, [r2, #18]!
    4c04:	ldrsheq	r0, [r2, #18]!
    4c08:	strdeq	r0, [r4, r2]
    4c0c:	mvnseq	r0, r8, ror #2
    4c10:	ldrsheq	r0, [r2, #18]!
    4c14:	ldrsheq	r0, [r2, #18]!
    4c18:	ldrsheq	r0, [r2, #18]!
    4c1c:	ldrsheq	r0, [r2, #18]!
    4c20:	ldrsheq	r0, [r2, #18]!
    4c24:	ldrsheq	r0, [r2, #18]!
    4c28:	ldrsheq	r0, [r2, #18]!
    4c2c:	ldrsheq	r0, [r2, #18]!
    4c30:	ldrsheq	r0, [r2, #18]!
    4c34:	ldrsheq	r0, [r2, #18]!
    4c38:	ldrsheq	r0, [r2, #18]!
    4c3c:	ldrsheq	r0, [r2, #18]!
    4c40:	ldrsheq	r0, [r2, #18]!
    4c44:	ldrsheq	r0, [r2, #18]!
    4c48:	ldrsheq	r0, [r2, #18]!
    4c4c:	ldrsheq	r0, [r2, #18]!
    4c50:	ldrsheq	r0, [r2, #18]!
    4c54:	ldrsheq	r0, [r2, #18]!
    4c58:	ldrsheq	r0, [r2, #18]!
    4c5c:	ldrsheq	r0, [r2, #18]!
    4c60:	ldrsheq	r0, [r2, #18]!
    4c64:	ldrsheq	r0, [r2, #18]!
    4c68:	ldrsheq	r0, [r2, #18]!
    4c6c:	ldrsheq	r0, [r2, #18]!
    4c70:	ldrsheq	r0, [r2, #18]!
    4c74:	ldrsheq	r0, [r2, #18]!
    4c78:	ldrsheq	r0, [r2, #18]!
    4c7c:	mvnseq	r0, sl, asr r1
    4c80:	mvnseq	r0, fp, lsr r1
    4c84:	strdeq	r0, [ip, -r2]!
    4c88:	mvnseq	r0, sp, lsl r1
    4c8c:	ldrsheq	r0, [r2, #18]!
    4c90:	ldrsheq	r0, [r2, #18]!
    4c94:	ldrsheq	r0, [r2, #18]!
    4c98:	mvnseq	r0, sp, lsl #2
    4c9c:	ldrshteq	r0, [lr], #18
    4ca0:	strdeq	r0, [pc], r2	; <UNPREDICTABLE>
    4ca4:			; <UNDEFINED> instruction: 0x46200055
    4ca8:	svc	0x00b4f7fc
    4cac:	ldrne	pc, [r0], #2271	; 0x8df
    4cb0:			; <UNDEFINED> instruction: 0x46024479
    4cb4:			; <UNDEFINED> instruction: 0xf7fd4620
    4cb8:	stmdacs	r0, {r1, r4, r5, r7, fp, sp, lr, pc}
    4cbc:	orrshi	pc, r0, r0, asr #32
    4cc0:	bleq	100e04 <__snprintf_chk@plt+0xfefac>
    4cc4:	andcs	r2, r1, r8, lsr #2
    4cc8:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4ccc:	stmdacs	r0, {r2, r9, sl, lr}
    4cd0:			; <UNDEFINED> instruction: 0xf8d5d068
    4cd4:	stcne	0, cr8, [fp, #-16]!
    4cd8:	andlt	pc, r4, r4, lsl #17
    4cdc:	andls	pc, r6, r4, lsl #17
    4ce0:			; <UNDEFINED> instruction: 0xf1b87166
    4ce4:			; <UNDEFINED> instruction: 0xf0000f00
    4ce8:			; <UNDEFINED> instruction: 0xf1bb81b5
    4cec:			; <UNDEFINED> instruction: 0xf0000f04
    4cf0:			; <UNDEFINED> instruction: 0xf1ab814a
    4cf4:	bcs	45518 <__snprintf_chk@plt+0x436c0>
    4cf8:			; <UNDEFINED> instruction: 0xf8c4bf88
    4cfc:	vhadd.s8	d24, d0, d8
    4d00:	ldmdavs	sl!, {r0, r2, r5, r8, pc}
    4d04:	ldrtmi	r2, [r1], r0, lsl #12
    4d08:	andge	pc, r0, r4, asr #17
    4d0c:	eorsvs	r6, ip, r4, lsl r0
    4d10:	ldcne	8, cr6, [sp, #-368]	; 0xfffffe90
    4d14:			; <UNDEFINED> instruction: 0xf47f2c00
    4d18:	blls	170ac8 <__snprintf_chk@plt+0x16ec70>
    4d1c:			; <UNDEFINED> instruction: 0xf0402b00
    4d20:			; <UNDEFINED> instruction: 0xf1b98180
    4d24:			; <UNDEFINED> instruction: 0xf0400f00
    4d28:	mvfcsdz	f0, f1
    4d2c:			; <UNDEFINED> instruction: 0x81a6f040
    4d30:	bne	ffb6b950 <__snprintf_chk@plt+0xffb69af8>
    4d34:			; <UNDEFINED> instruction: 0xf8df10ad
    4d38:	vst3.8	{d16-d18}, [pc], ip
    4d3c:			; <UNDEFINED> instruction: 0xf8df7350
    4d40:	vst3.8	{d17-d19}, [pc], r8
    4d44:	ldrbtmi	r6, [r8], #-674	; 0xfffffd5e
    4d48:	subscc	r9, r0, r0, lsl #10
    4d4c:			; <UNDEFINED> instruction: 0xf7fd4479
    4d50:			; <UNDEFINED> instruction: 0x4628e854
    4d54:	pop	{r0, r3, ip, sp, pc}
    4d58:			; <UNDEFINED> instruction: 0xf8948ff0
    4d5c:			; <UNDEFINED> instruction: 0xf1b88001
    4d60:			; <UNDEFINED> instruction: 0xf0000f00
    4d64:			; <UNDEFINED> instruction: 0x462081d5
    4d68:	svc	0x0054f7fc
    4d6c:	ldrbtmi	r4, [r9], #-2551	; 0xfffff609
    4d70:	andls	r4, r7, r2, lsl #12
    4d74:			; <UNDEFINED> instruction: 0xf7fd4620
    4d78:	stmdacs	r0, {r1, r4, r6, fp, sp, lr, pc}
    4d7c:	msrhi	CPSR_fsc, r0
    4d80:			; <UNDEFINED> instruction: 0x462049f3
    4d84:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    4d88:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d8c:			; <UNDEFINED> instruction: 0xf0402800
    4d90:			; <UNDEFINED> instruction: 0x21288127
    4d94:			; <UNDEFINED> instruction: 0xf7fc2001
    4d98:			; <UNDEFINED> instruction: 0xf04fede0
    4d9c:	strmi	r0, [r4], -r2, lsl #22
    4da0:	orrsle	r2, r6, r0, lsl #16
    4da4:	andcs	r4, r0, fp, ror #29
    4da8:	ldrbtmi	r4, [lr], #-3563	; 0xfffff215
    4dac:	ldrbtmi	r4, [sp], #-3307	; 0xfffff315
    4db0:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    4db4:	ldcl	7, cr15, [ip, #1008]	; 0x3f0
    4db8:	ldrbcc	r4, [r0], #-1577	; 0xfffff9d7
    4dbc:	andcs	r4, r0, r7, lsl #12
    4dc0:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    4dc4:	vmla.i8	q10, q8, q11
    4dc8:	vqsub.s8	q10, q8, <illegal reg q8.5>
    4dcc:	ldrbtmi	r3, [r9], #-866	; 0xfffffc9e
    4dd0:	stmib	sp, {r8, r9, sl, ip, pc}^
    4dd4:	strtmi	r4, [r0], -r1
    4dd8:	svc	0x0058f7fc
    4ddc:	andcs	r4, r0, r1, lsr r6
    4de0:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    4de4:	strmi	r4, [r5], -r9, lsr #12
    4de8:			; <UNDEFINED> instruction: 0xf7fc2000
    4dec:	strtmi	lr, [r1], -r2, asr #27
    4df0:	strtmi	r4, [r8], -r2, lsl #12
    4df4:	mcr	7, 3, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4df8:			; <UNDEFINED> instruction: 0xf7fc4620
    4dfc:	ldmibmi	r9, {r2, r3, r8, r9, sl, fp, sp, lr, pc}^
    4e00:			; <UNDEFINED> instruction: 0x46024479
    4e04:			; <UNDEFINED> instruction: 0xf7fd4620
    4e08:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
    4e0c:	rschi	pc, r8, r0, asr #32
    4e10:	bleq	180f54 <__snprintf_chk@plt+0x17f0fc>
    4e14:			; <UNDEFINED> instruction: 0x4620e756
    4e18:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    4e1c:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    4e20:	strtmi	r4, [r0], -r2, lsl #12
    4e24:	svc	0x00faf7fc
    4e28:			; <UNDEFINED> instruction: 0xf0402800
    4e2c:			; <UNDEFINED> instruction: 0x462b80d9
    4e30:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e34:	strtmi	lr, [r0], -ip, ror #14
    4e38:	mcr	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4e3c:	ldrbtmi	r4, [r9], #-2507	; 0xfffff635
    4e40:	strtmi	r4, [r0], -r2, lsl #12
    4e44:	svc	0x00eaf7fc
    4e48:			; <UNDEFINED> instruction: 0xf0402800
    4e4c:			; <UNDEFINED> instruction: 0xf04f80c9
    4e50:	ldr	r0, [r7, -r6, lsl #22]!
    4e54:			; <UNDEFINED> instruction: 0xf7fc4620
    4e58:	stmibmi	r5, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    4e5c:			; <UNDEFINED> instruction: 0x46024479
    4e60:			; <UNDEFINED> instruction: 0xf7fc4620
    4e64:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4e68:	adcshi	pc, sl, r0, asr #32
    4e6c:	bleq	200fb0 <__snprintf_chk@plt+0x1ff158>
    4e70:			; <UNDEFINED> instruction: 0xf894e728
    4e74:			; <UNDEFINED> instruction: 0xf1b88001
    4e78:			; <UNDEFINED> instruction: 0xf0000f00
    4e7c:	strtmi	r8, [r0], -r3, lsr #2
    4e80:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4e84:	ldrbtmi	r4, [r9], #-2491	; 0xfffff645
    4e88:	andls	r4, r7, r2, lsl #12
    4e8c:			; <UNDEFINED> instruction: 0xf7fc4620
    4e90:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4e94:	addshi	pc, lr, r0
    4e98:			; <UNDEFINED> instruction: 0x462049b7
    4e9c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    4ea0:	svc	0x00bcf7fc
    4ea4:			; <UNDEFINED> instruction: 0xf0402800
    4ea8:			; <UNDEFINED> instruction: 0xf04f809b
    4eac:	str	r0, [r9, -r4, lsl #22]
    4eb0:			; <UNDEFINED> instruction: 0xf7fc4620
    4eb4:	ldmibmi	r1!, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4eb8:			; <UNDEFINED> instruction: 0x46024479
    4ebc:			; <UNDEFINED> instruction: 0xf7fc4620
    4ec0:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4ec4:	addhi	pc, ip, r0, asr #32
    4ec8:	str	r4, [r1, -fp, lsr #12]!
    4ecc:	blcs	23060 <__snprintf_chk@plt+0x21208>
    4ed0:	addhi	pc, r6, r0, asr #32
    4ed4:	blcs	2baf0 <__snprintf_chk@plt+0x29c98>
    4ed8:	rschi	pc, r2, r0
    4edc:			; <UNDEFINED> instruction: 0xf44f9b06
    4ee0:	stmiami	r7!, {r0, r2, r3, r4, r7, r9, sp, lr}
    4ee4:	stmibmi	r7!, {r0, r2, r3, r5, r6, r7, r9, fp, ip}
    4ee8:	vst3.16	{d20-d22}, [pc :256], r8
    4eec:	adcne	r7, sp, r0, asr r3
    4ef0:	strcc	r3, [r1, #-80]	; 0xffffffb0
    4ef4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4ef8:	svc	0x007ef7fc
    4efc:	andlt	r4, r9, r8, lsr #12
    4f00:	svchi	0x00f0e8bd
    4f04:	mulhi	r1, r4, r8
    4f08:	svceq	0x0000f1b8
    4f0c:			; <UNDEFINED> instruction: 0x2128d168
    4f10:			; <UNDEFINED> instruction: 0xf7fc2001
    4f14:	strmi	lr, [r4], -r2, lsr #26
    4f18:			; <UNDEFINED> instruction: 0xf43f2800
    4f1c:	strtmi	sl, [r3], -r3, asr #30
    4f20:			; <UNDEFINED> instruction: 0xf8844620
    4f24:	andcs	r9, r1, #6
    4f28:	stfnes	f7, [r9, #-408]!	; 0xfffffe68
    4f2c:			; <UNDEFINED> instruction: 0xf8437122
    4f30:			; <UNDEFINED> instruction: 0xf8408f08
    4f34:			; <UNDEFINED> instruction: 0xf7ff3f0c
    4f38:	bl	184834 <__snprintf_chk@plt+0x1829dc>
    4f3c:	strbt	r0, [r0], r0, lsl #7
    4f40:	blcs	230d4 <__snprintf_chk@plt+0x2127c>
    4f44:	strtmi	sp, [fp], -ip, asr #2
    4f48:	strbt	r2, [r1], r1, lsl #12
    4f4c:	movwls	r4, #30272	; 0x7640
    4f50:			; <UNDEFINED> instruction: 0xf83cf7ff
    4f54:	adcvs	r9, r0, r7, lsl #22
    4f58:			; <UNDEFINED> instruction: 0xf47f3001
    4f5c:	stcmi	14, cr10, [sl], {210}	; 0xd2
    4f60:	ldrbtmi	r2, [ip], #-0
    4f64:			; <UNDEFINED> instruction: 0xf7fc4621
    4f68:	stmdavs	lr!, {r2, r8, sl, fp, sp, lr, pc}^
    4f6c:	vmla.i8	d20, d16, d7
    4f70:	vcgt.s8	<illegal reg q9.5>, q0, q9
    4f74:	ldrbtmi	r5, [r9], #-513	; 0xfffffdff
    4f78:	streq	lr, [r0], -sp, asr #19
    4f7c:	subseq	pc, r0, r1, lsl #2
    4f80:	ldrbtmi	r4, [r9], #-2435	; 0xfffff67d
    4f84:			; <UNDEFINED> instruction: 0xf104e01d
    4f88:	strbmi	r0, [r1], -r8
    4f8c:	movwls	r2, #29193	; 0x7209
    4f90:	svc	0x0002f7fc
    4f94:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    4f98:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {1}
    4f9c:	andcs	r4, r0, sp, ror ip
    4fa0:			; <UNDEFINED> instruction: 0x4621447c
    4fa4:	stcl	7, cr15, [r4], #1008	; 0x3f0
    4fa8:	ldmdbmi	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}^
    4fac:	msrcc	SPSR_x, #64, 4
    4fb0:	rscsmi	pc, sp, #64, 4
    4fb4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4fb8:			; <UNDEFINED> instruction: 0xf1010600
    4fbc:	ldmdbmi	r7!, {r4, r6}^
    4fc0:			; <UNDEFINED> instruction: 0xf7fc4479
    4fc4:	strtmi	lr, [r1], -r4, ror #28
    4fc8:			; <UNDEFINED> instruction: 0xf7fc2000
    4fcc:	stmdavs	r9!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    4fd0:	stc	7, cr15, [r0, #1008]	; 0x3f0
    4fd4:	bleq	281118 <__snprintf_chk@plt+0x27f2c0>
    4fd8:			; <UNDEFINED> instruction: 0xf04fe674
    4fdc:	ldrbt	r0, [r1], -r8, lsl #22
    4fe0:	andcs	r4, r0, pc, ror #24
    4fe4:			; <UNDEFINED> instruction: 0x4621447c
    4fe8:	stcl	7, cr15, [r2], {252}	; 0xfc
    4fec:	stmdbmi	sp!, {r1, r2, r3, r5, fp, sp, lr}^
    4ff0:	msrcc	SPSR_x, #64, 4
    4ff4:	rscmi	pc, fp, #64, 4
    4ff8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4ffc:			; <UNDEFINED> instruction: 0xf1010600
    5000:	stmdbmi	r9!, {r4, r6}^
    5004:			; <UNDEFINED> instruction: 0xf7fc4479
    5008:	strtmi	lr, [r1], -r2, asr #28
    500c:			; <UNDEFINED> instruction: 0xf7fc2000
    5010:	stmdavs	r9!, {r4, r5, r7, sl, fp, sp, lr, pc}
    5014:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    5018:	vstrls	d9, [r5, #-20]	; 0xffffffec
    501c:			; <UNDEFINED> instruction: 0xf43f2b00
    5020:	stclmi	14, cr10, [r2], #-552	; 0xfffffdd8
    5024:	ldrbtmi	r2, [ip], #-0
    5028:			; <UNDEFINED> instruction: 0xf7fc4621
    502c:	stmdbmi	r0!, {r1, r5, r7, sl, fp, sp, lr, pc}^
    5030:	msrcc	SPSR_x, #64, 4
    5034:	andpl	pc, sl, #64, 4
    5038:	andls	r4, r0, r9, ror r4
    503c:	subseq	pc, r0, r1, lsl #2
    5040:	ldrbtmi	r4, [r9], #-2396	; 0xfffff6a4
    5044:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5048:	andcs	r4, r0, r1, lsr #12
    504c:	ldc	7, cr15, [r0], {252}	; 0xfc
    5050:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5054:			; <UNDEFINED> instruction: 0x46404c58
    5058:			; <UNDEFINED> instruction: 0x4621447c
    505c:	stc	7, cr15, [r8], {252}	; 0xfc
    5060:	ldmdbmi	r6, {r1, r2, r3, r5, fp, sp, lr}^
    5064:	msrcc	SPSR_x, #64, 4
    5068:	rscsmi	pc, sl, #64, 4
    506c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    5070:			; <UNDEFINED> instruction: 0xf1010600
    5074:	ldmdbmi	r2, {r4, r6}^
    5078:			; <UNDEFINED> instruction: 0xe7c44479
    507c:			; <UNDEFINED> instruction: 0x46484c51
    5080:			; <UNDEFINED> instruction: 0x4621447c
    5084:	ldcl	7, cr15, [r4], #-1008	; 0xfffffc10
    5088:	vmla.i8	q10, q0, <illegal reg q7.5>
    508c:	vcgt.s8	<illegal reg q9.5>, q0, q9
    5090:	ldrbtmi	r5, [r9], #-526	; 0xfffffdf2
    5094:			; <UNDEFINED> instruction: 0xf1019000
    5098:	stmdbmi	ip, {r4, r6}^
    509c:			; <UNDEFINED> instruction: 0xe7d14479
    50a0:	ldrmi	r4, [r8], -fp, asr #24
    50a4:			; <UNDEFINED> instruction: 0x4621447c
    50a8:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    50ac:	vmla.i8	q10, q0, <illegal reg q4.5>
    50b0:	vcgt.s8	<illegal reg q9.5>, q0, q9
    50b4:	ldrbtmi	r4, [r9], #-743	; 0xfffffd19
    50b8:			; <UNDEFINED> instruction: 0xf1019000
    50bc:	stmdbmi	r6, {r4, r6}^
    50c0:			; <UNDEFINED> instruction: 0xe7bf4479
    50c4:	strbmi	r4, [r0], -r5, asr #24
    50c8:			; <UNDEFINED> instruction: 0x4621447c
    50cc:	mrrc	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    50d0:	stmdbmi	r3, {r1, r2, r3, r5, fp, sp, lr}^
    50d4:	msrcc	SPSR_x, #64, 4
    50d8:	addsvs	pc, r7, #1325400064	; 0x4f000000
    50dc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    50e0:			; <UNDEFINED> instruction: 0xf1010600
    50e4:	ldmdbmi	pc!, {r4, r6}	; <UNPREDICTABLE>
    50e8:			; <UNDEFINED> instruction: 0xe78c4479
    50ec:			; <UNDEFINED> instruction: 0x46184c3e
    50f0:			; <UNDEFINED> instruction: 0x4621447c
    50f4:	ldc	7, cr15, [ip], #-1008	; 0xfffffc10
    50f8:	vmul.i8	d20, d0, d28
    50fc:	vcgt.s8	<illegal reg q9.5>, q0, q9
    5100:	ldrbtmi	r5, [r9], #-524	; 0xfffffdf4
    5104:			; <UNDEFINED> instruction: 0xf1019000
    5108:	ldmdbmi	r9!, {r4, r6}
    510c:			; <UNDEFINED> instruction: 0xe7994479
    5110:			; <UNDEFINED> instruction: 0x46404c38
    5114:			; <UNDEFINED> instruction: 0x4621447c
    5118:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    511c:	ldmdbmi	r6!, {r1, r2, r3, r5, fp, sp, lr}
    5120:	msrcc	SPSR_x, #64, 4
    5124:	sbcsmi	pc, r1, #64, 4
    5128:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    512c:			; <UNDEFINED> instruction: 0xf1010600
    5130:	ldmdbmi	r2!, {r4, r6}
    5134:			; <UNDEFINED> instruction: 0xe7664479
    5138:	andeq	r3, r0, r4, ror #24
    513c:	andeq	r3, r0, ip, lsr r2
    5140:	andeq	r3, r0, r0, asr r3
    5144:	andeq	r3, r0, r6, ror #21
    5148:	andeq	r3, r0, r4, asr #1
    514c:	andeq	r3, r0, r6, lsl #5
    5150:	andeq	r3, r0, r6, ror r2
    5154:	strheq	r3, [r0], -r6
    5158:	strheq	r3, [r0], -sl
    515c:	andeq	r3, r0, sl, ror sl
    5160:	andeq	r3, r0, r2, asr #32
    5164:	andeq	r3, r0, ip, ror #3
    5168:	andeq	r3, r0, lr, ror #7
    516c:	andeq	r3, r0, r6, lsr #3
    5170:	andeq	r3, r0, ip, ror r1
    5174:	andeq	r3, r0, r6, asr #2
    5178:	andeq	r3, r0, r2, lsr r1
    517c:	andeq	r3, r0, ip, lsl r1
    5180:	andeq	r3, r0, r4, asr #18
    5184:	andeq	r2, r0, ip, lsl pc
    5188:	andeq	r3, r0, r6, lsl r1
    518c:			; <UNDEFINED> instruction: 0x000038b6
    5190:	andeq	r2, r0, lr, lsl #29
    5194:	strheq	r3, [r0], -r8
    5198:	andeq	r3, r0, r8, ror r8
    519c:	andeq	r2, r0, r0, asr lr
    51a0:	andeq	r3, r0, r0, asr #32
    51a4:	andeq	r3, r0, r4, lsr r8
    51a8:	andeq	r2, r0, ip, lsl #28
    51ac:	andeq	r3, r0, lr, rrx
    51b0:	strdeq	r3, [r0], -r4
    51b4:	andeq	r2, r0, lr, asr #27
    51b8:	andeq	r2, r0, r8, ror #31
    51bc:	andeq	r3, r0, r0, asr #15
    51c0:	muleq	r0, r8, sp
    51c4:	andeq	r3, r0, r8, asr #32
    51c8:	muleq	r0, sl, r7
    51cc:	andeq	r2, r0, r4, ror sp
    51d0:	andeq	r2, r0, r4, ror #30
    51d4:	andeq	r3, r0, r6, ror r7
    51d8:	andeq	r2, r0, r0, asr sp
    51dc:	andeq	r2, r0, r8, ror #29
    51e0:	andeq	r3, r0, r0, asr r7
    51e4:	andeq	r2, r0, r8, lsr #26
    51e8:	andeq	r2, r0, r0, asr #31
    51ec:	andeq	r3, r0, sl, lsr #14
    51f0:	andeq	r2, r0, r4, lsl #26
    51f4:	muleq	r0, ip, lr
    51f8:	andeq	r3, r0, r4, lsl #14
    51fc:	ldrdeq	r2, [r0], -ip
    5200:	mvnsmi	lr, sp, lsr #18
    5204:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    5208:			; <UNDEFINED> instruction: 0xe1b8f8df
    520c:			; <UNDEFINED> instruction: 0xf8dfb084
    5210:			; <UNDEFINED> instruction: 0x460ec1b8
    5214:	blmi	1b56614 <__snprintf_chk@plt+0x1b547bc>
    5218:			; <UNDEFINED> instruction: 0xf50d496d
    521c:			; <UNDEFINED> instruction: 0xf85e5700
    5220:	ldrbtmi	ip, [fp], #-12
    5224:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    5228:	subseq	pc, ip, r3, lsl #2
    522c:	vst1.8	{d20-d22}, [pc :64], r5
    5230:	vcge.s8	<illegal reg q11.5>, q0, q0
    5234:			; <UNDEFINED> instruction: 0xf8dc5219
    5238:			; <UNDEFINED> instruction: 0xf8c7c000
    523c:			; <UNDEFINED> instruction: 0xf04fc00c
    5240:			; <UNDEFINED> instruction: 0xf7fc0c00
    5244:	stmdavs	r4!, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5248:	movwlt	r3, #50956	; 0xc70c
    524c:	strmi	r2, [r7], -r0
    5250:	blcc	636e4 <__snprintf_chk@plt+0x6188c>
    5254:	vqdmulh.s<illegal width 8>	d2, d0, d8
    5258:	ldm	pc, {r0, r3, r4, r7, pc}^	; <UNPREDICTABLE>
    525c:	bvs	1cc1270 <__snprintf_chk@plt+0x1cbf418>
    5260:	ldrbmi	r5, [r0], -r2, ror #4
    5264:	andeq	r3, r5, pc, lsr r8
    5268:	stmiavs	r0!, {r0, r4, r5, fp, sp, lr}
    526c:	bl	fe543264 <__snprintf_chk@plt+0xfe54140c>
    5270:			; <UNDEFINED> instruction: 0xf080fab0
    5274:	stmdbvc	r3!, {r6, r8, fp}^
    5278:			; <UNDEFINED> instruction: 0xf080b113
    527c:	sbclt	r0, r0, #1
    5280:	blcs	23914 <__snprintf_chk@plt+0x21abc>
    5284:	movwmi	sp, #20580	; 0x5064
    5288:	stmdavs	r4!, {r0, r2, r3, r5, r6, r7, r9, ip, sp, pc}
    528c:	bicsle	r2, pc, r0, lsl #24
    5290:	vst2.16	{d20-d21}, [pc :64], r0
    5294:	ldmdbmi	r0, {r4, r6, r8, r9, ip, sp, lr}^
    5298:	adcvs	pc, r9, #1325400064	; 0x4f000000
    529c:	strls	r4, [r0, #-1144]	; 0xfffffb88
    52a0:	subscc	r4, ip, r9, ror r4
    52a4:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    52a8:	bmi	11d77e0 <__snprintf_chk@plt+0x11d5988>
    52ac:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    52b0:	movwcc	r4, #50297	; 0xc479
    52b4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    52b8:	subsmi	r6, r1, sl, lsl r8
    52bc:	andeq	pc, r0, #79	; 0x4f
    52c0:	strtmi	sp, [r8], -r2, ror #2
    52c4:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    52c8:	pop	{r2, ip, sp, pc}
    52cc:	ldmibvs	r0!, {r4, r5, r6, r7, r8, pc}
    52d0:	addsmi	r6, r8, #10682368	; 0xa30000
    52d4:	andcs	fp, r0, ip, asr #31
    52d8:	strb	r2, [ip, r1]
    52dc:	stmiavs	r3!, {r4, r5, r7, r8, fp, sp, lr}
    52e0:	svclt	0x00b44298
    52e4:	andcs	r2, r1, r0
    52e8:	ldmvs	r1!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    52ec:	sbcle	r2, r2, r0, lsl #18
    52f0:			; <UNDEFINED> instruction: 0xf7fc68a0
    52f4:	blx	fec40044 <__snprintf_chk@plt+0xfec3e1ec>
    52f8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    52fc:	ldmvs	r1!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5300:			; <UNDEFINED> instruction: 0xf104e7f6
    5304:	movwcs	r0, #2056	; 0x808
    5308:	ldrmi	r9, [sl], -r0, lsl #14
    530c:			; <UNDEFINED> instruction: 0x46406971
    5310:	bl	ff243308 <__snprintf_chk@plt+0xff2414b0>
    5314:	ldmdale	sp, {r0, fp, sp}
    5318:	andeq	pc, r1, r0, lsl #1
    531c:	andeq	pc, r1, r0
    5320:	ldmdavs	r1!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    5324:			; <UNDEFINED> instruction: 0xf7fc68a0
    5328:	blx	fec40010 <__snprintf_chk@plt+0xfec3e1b8>
    532c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5330:	ldmdbvs	r1!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    5334:			; <UNDEFINED> instruction: 0xf7fc68a0
    5338:	blx	fec40000 <__snprintf_chk@plt+0xfec3e1a8>
    533c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5340:			; <UNDEFINED> instruction: 0xf104e799
    5344:	strtmi	r0, [sl], -r8
    5348:			; <UNDEFINED> instruction: 0xf7ff4631
    534c:			; <UNDEFINED> instruction: 0xe792ff59
    5350:	ldr	r4, [sl, r5]
    5354:	strbmi	sl, [r1], -r3, lsl #24
    5358:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    535c:	strtmi	r4, [r2], -r0, lsr #26
    5360:	bl	b43358 <__snprintf_chk@plt+0xb41500>
    5364:	stmdbmi	r0!, {r0, r1, r2, r3, r4, fp, lr}
    5368:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    536c:	msrcc	SPSR_x, #64, 4
    5370:	ldrbtmi	r3, [r9], #-92	; 0xffffffa4
    5374:	eorspl	pc, r5, #64, 4
    5378:	strls	r9, [r0, #-1025]	; 0xfffffbff
    537c:	stc	7, cr15, [r6], {252}	; 0xfc
    5380:	strtmi	r4, [r8], -r1, lsr #12
    5384:	bl	fe9c337c <__snprintf_chk@plt+0xfe9c1524>
    5388:	bl	1ec3380 <__snprintf_chk@plt+0x1ec1528>
    538c:	andcs	r4, r0, r7, lsl sp
    5390:			; <UNDEFINED> instruction: 0x4629447d
    5394:	b	ffb4338c <__snprintf_chk@plt+0xffb41534>
    5398:	ldmdbmi	r5, {r1, r2, r5, r8, fp, ip, sp, lr}
    539c:	msrcc	SPSR_x, #64, 4
    53a0:	adcvs	pc, r8, #1325400064	; 0x4f000000
    53a4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    53a8:			; <UNDEFINED> instruction: 0xf1010600
    53ac:	ldmdbmi	r1, {r2, r3, r4, r6}
    53b0:			; <UNDEFINED> instruction: 0xf7fc4479
    53b4:	strtmi	lr, [r9], -ip, ror #24
    53b8:			; <UNDEFINED> instruction: 0xf7fc2000
    53bc:	stmdbvc	r1!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    53c0:	bl	fe2433b8 <__snprintf_chk@plt+0xfe241560>
    53c4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    53c8:	andeq	r0, r0, r8, asr #3
    53cc:	andeq	r3, r0, sl, lsl #12
    53d0:	andeq	r2, r0, sl, ror #23
    53d4:	muleq	r0, r0, r5
    53d8:	andeq	r2, r0, r0, ror fp
    53dc:	andeq	r4, r1, r8, lsr fp
    53e0:	andeq	r2, r0, ip, lsl #26
    53e4:	andeq	r3, r0, r2, asr #9
    53e8:	muleq	r0, lr, sl
    53ec:	andeq	r2, r0, r0, asr sp
    53f0:	andeq	r3, r0, r8, lsl #9
    53f4:	andeq	r2, r0, r0, ror #20
    53f8:	svcmi	0x00f0e92d
    53fc:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    5400:	strmi	r8, [r0], r6, lsl #22
    5404:	ldrmi	pc, [r0, #-2271]	; 0xfffff721
    5408:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    540c:	strgt	pc, [ip, #-2271]	; 0xfffff721
    5410:	addspl	pc, r3, #64, 4
    5414:	strpl	pc, [r8, #-2271]	; 0xfffff721
    5418:			; <UNDEFINED> instruction: 0xf8df447c
    541c:	ldrbtmi	r7, [ip], #1288	; 0x508
    5420:	cfstr32pl	mvfx15, [r5, #692]	; 0x2b4
    5424:	addlt	r4, r5, sp, ror r4
    5428:			; <UNDEFINED> instruction: 0xf85c3468
    542c:	cdp	0, 0, cr7, cr8, cr7, {0}
    5430:			; <UNDEFINED> instruction: 0xf50d6a10
    5434:	strtmi	r5, [r9], -r5, lsl #13
    5438:	beq	fe440c60 <__snprintf_chk@plt+0xfe43ee08>
    543c:	ldmdavs	pc!, {r5, r9, sl, lr}	; <UNPREDICTABLE>
    5440:			; <UNDEFINED> instruction: 0xf04f60f7
    5444:			; <UNDEFINED> instruction: 0xf7fc0700
    5448:	strbmi	lr, [r0], -r0, ror #21
    544c:			; <UNDEFINED> instruction: 0xf7fc360c
    5450:	pkhtbmi	lr, r2, sl, asr #22
    5454:			; <UNDEFINED> instruction: 0xf0002800
    5458:			; <UNDEFINED> instruction: 0xf10d8230
    545c:	vst2.32	{d16,d18}, [pc :128], ip
    5460:	strbmi	r5, [r1], -r0, lsl #5
    5464:	strbmi	sl, [r8], -ip, lsr #22
    5468:			; <UNDEFINED> instruction: 0xf7fc930c
    546c:			; <UNDEFINED> instruction: 0xf100eb40
    5470:	andls	r0, r7, r1, lsl #22
    5474:	svcpl	0x0080f5bb
    5478:	eorshi	pc, r6, #128	; 0x80
    547c:	movwcs	r9, #2311	; 0x907
    5480:	ldrmi	r2, [lr], -pc, lsr #4
    5484:			; <UNDEFINED> instruction: 0x461f461d
    5488:	andcs	pc, r1, r9, lsl #16
    548c:	andcc	pc, fp, r9, lsl #16
    5490:	movwls	r2, #21249	; 0x5301
    5494:			; <UNDEFINED> instruction: 0xf7fc4650
    5498:			; <UNDEFINED> instruction: 0x4604ec7a
    549c:	stclvc	3, cr11, [r3], #480	; 0x1e0
    54a0:			; <UNDEFINED> instruction: 0xf0002b2e
    54a4:	blls	1657e0 <__snprintf_chk@plt+0x163988>
    54a8:	stfvcd	f3, [r3], #172	; 0xac
    54ac:	andle	r2, r2, r4, lsl #22
    54b0:	mvnle	r2, r0, lsl #22
    54b4:			; <UNDEFINED> instruction: 0xf1079305
    54b8:	strmi	r0, [r8, #2049]!	; 0x801
    54bc:	vstrcs.16	s26, [r0, #-28]	; 0xffffffe4	; <UNPREDICTABLE>
    54c0:			; <UNDEFINED> instruction: 0xf04f4630
    54c4:	svclt	0x00080208
    54c8:	strvc	pc, [r2, #-1103]!	; 0xfffffbb1
    54cc:			; <UNDEFINED> instruction: 0xf7fc4629
    54d0:	strmi	lr, [r6], -lr, lsl #21
    54d4:			; <UNDEFINED> instruction: 0xf0002800
    54d8:	rsbeq	r8, sp, r5, lsr #3
    54dc:	andseq	pc, r3, r4, lsl #2
    54e0:	b	ff0c34d8 <__snprintf_chk@plt+0xff0c1680>
    54e4:			; <UNDEFINED> instruction: 0xf8464604
    54e8:	stmdacs	r0, {r0, r1, r2, r5}
    54ec:	cmnhi	r0, r0	; <UNPREDICTABLE>
    54f0:			; <UNDEFINED> instruction: 0x46474650
    54f4:	mcrr	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    54f8:	stmdacs	r0, {r2, r9, sl, lr}
    54fc:	ldrbmi	sp, [r0], -pc, asr #3
    5500:	stc	7, cr15, [r4], #1008	; 0x3f0
    5504:	rsbsle	r2, r8, r0, lsl #28
    5508:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    550c:	ldrtmi	r2, [r9], -r4, lsl #4
    5510:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    5514:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    5518:	rsble	r2, fp, r0, lsl #30
    551c:	strcs	pc, [ip], #-2271	; 0xfffff721
    5520:	tsteq	fp, r9, lsl #22
    5524:	strcc	pc, [r8], #-2271	; 0xfffff721
    5528:	addpl	pc, r0, fp, asr #11
    552c:			; <UNDEFINED> instruction: 0xf8df447a
    5530:	rsbscc	r5, r8, #4, 8	; 0x4000000
    5534:	cmncc	r8, #2063597568	; 0x7b000000
    5538:	mcr	4, 0, r4, cr9, cr13, {3}
    553c:	bmi	fff8ff84 <__snprintf_chk@plt+0xfff8e12c>
    5540:	cfmadd32	mvax5, mvfx4, mvfx10, mvfx3
    5544:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
    5548:			; <UNDEFINED> instruction: 0x46884634
    554c:	cfsh32	mvfx9, mvfx9, #8
    5550:	smladls	r9, r0, sl, r2
    5554:	andls	r9, r6, fp, lsl #12
    5558:			; <UNDEFINED> instruction: 0x463ae010
    555c:	andcs	r4, r3, r9, asr #12
    5560:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    5564:	ldmdbvs	fp!, {r3, r5, r8, fp, ip, sp, pc}
    5568:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    556c:	svcmi	0x0080f5b3
    5570:	blls	27964c <__snprintf_chk@plt+0x2777f4>
    5574:	bleq	819a8 <__snprintf_chk@plt+0x7fb50>
    5578:	eorsle	r4, sl, fp, asr r5
    557c:	strtmi	r9, [r5], -r8, lsl #16
    5580:	blvc	1436d8 <__snprintf_chk@plt+0x141880>
    5584:	mvnscc	pc, #79	; 0x4f
    5588:	andcs	r9, r1, #98304	; 0x18000
    558c:	strbmi	r9, [r0], -r0
    5590:			; <UNDEFINED> instruction: 0xf7fc9701
    5594:			; <UNDEFINED> instruction: 0xf1b0ec62
    5598:	vmlsl.s8	q8, d0, d0
    559c:	blls	1a5bd4 <__snprintf_chk@plt+0x1a3d7c>
    55a0:	stceq	8, cr15, [r4], {84}	; 0x54
    55a4:			; <UNDEFINED> instruction: 0xf080459a
    55a8:	svcge	0x000e8167
    55ac:	b	9c35a4 <__snprintf_chk@plt+0x9c174c>
    55b0:	andcs	r4, r3, r9, asr #12
    55b4:			; <UNDEFINED> instruction: 0xf7fc463a
    55b8:	strmi	lr, [r5], -r4, asr #24
    55bc:	ldmdbvs	fp!, {r3, r5, r8, fp, ip, sp, pc}
    55c0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    55c4:	svcmi	0x0000f5b3
    55c8:	blls	1f96dc <__snprintf_chk@plt+0x1f7884>
    55cc:	andeq	lr, r3, r9, lsl #22
    55d0:	strmi	r2, [r2], #768	; 0x300
    55d4:	stccc	8, cr15, [r3], {10}
    55d8:	blcs	2c1f4 <__snprintf_chk@plt+0x2a39c>
    55dc:	mrc	0, 0, sp, cr8, cr13, {5}
    55e0:			; <UNDEFINED> instruction: 0x46481a10
    55e4:			; <UNDEFINED> instruction: 0xff08f7ff
    55e8:			; <UNDEFINED> instruction: 0xf10b9b09
    55ec:	ldrbmi	r0, [fp, #-2817]	; 0xfffff4ff
    55f0:	mvfls<illegal precision>m	f5, f4
    55f4:			; <UNDEFINED> instruction: 0xf7fc4630
    55f8:	ldmmi	r0, {r1, r9, fp, sp, lr, pc}^
    55fc:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5600:	vmla.i8	q10, q8, <illegal reg q7.5>
    5604:	ldrbtmi	r5, [r8], #-732	; 0xfffffd24
    5608:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    560c:	strls	r3, [r0], #-104	; 0xffffff98
    5610:	bl	ffcc3608 <__snprintf_chk@plt+0xffcc17b0>
    5614:	bmi	ff0d7d48 <__snprintf_chk@plt+0xff0d5ef0>
    5618:	orrpl	pc, r5, #54525952	; 0x3400000
    561c:	movwcc	r4, #50297	; 0xc479
    5620:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5624:	subsmi	r6, r1, sl, lsl r8
    5628:	andeq	pc, r0, #79	; 0x4f
    562c:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    5630:			; <UNDEFINED> instruction: 0xf50d4620
    5634:	andlt	r5, r5, r5, lsl #27
    5638:	blhi	1c0934 <__snprintf_chk@plt+0x1beadc>
    563c:	svchi	0x00f0e8bd
    5640:	blcs	24ad4 <__snprintf_chk@plt+0x22c7c>
    5644:	svcge	0x0026f43f
    5648:	blcs	ba80dc <__snprintf_chk@plt+0xba6284>
    564c:	svcge	0x002bf47f
    5650:	cdp	7, 1, cr14, cr9, cr0, {1}
    5654:	vst1.8	{d17-d18}, [pc :64], r0
    5658:	mrc	3, 0, r7, cr9, cr0, {2}
    565c:	vpmin.s8	d16, d16, d0
    5660:			; <UNDEFINED> instruction: 0xf7fc5252
    5664:			; <UNDEFINED> instruction: 0x4648e9d2
    5668:	cdp2	0, 14, cr15, cr12, cr0, {0}
    566c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5670:	adchi	pc, fp, r0
    5674:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    5678:	teqlt	r3, r3, lsl #16
    567c:	ldrtmi	r2, [r9], -r1, lsl #4
    5680:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    5684:			; <UNDEFINED> instruction: 0xf0002800
    5688:	blmi	fec25910 <__snprintf_chk@plt+0xfec23ab8>
    568c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5690:	b	ff043688 <__snprintf_chk@plt+0xff041830>
    5694:	andls	r1, sl, #16896	; 0x4200
    5698:	b	fe7c3690 <__snprintf_chk@plt+0xfe7c1838>
    569c:	bl	26becc <__snprintf_chk@plt+0x26a074>
    56a0:			; <UNDEFINED> instruction: 0xf8190a02
    56a4:	stmdavs	r3, {r1, sp}
    56a8:	andsne	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    56ac:	ldrtle	r0, [r7], #-1806	; 0xfffff8f2
    56b0:			; <UNDEFINED> instruction: 0xf7fc4650
    56b4:	movwcs	lr, #2736	; 0xab0
    56b8:			; <UNDEFINED> instruction: 0xf8004450
    56bc:	ldmibvs	r8!, {r2, sl, fp, ip, sp}
    56c0:			; <UNDEFINED> instruction: 0xf0012101
    56c4:			; <UNDEFINED> instruction: 0x4602fd1f
    56c8:	rsbsle	r2, fp, r0, lsl #16
    56cc:			; <UNDEFINED> instruction: 0x200168bb
    56d0:	ldmibmi	pc, {r1, r2, r3, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    56d4:	ldrtmi	r9, [r3], -r2, lsl #6
    56d8:	ldrbtmi	r6, [r9], #-2110	; 0xfffff7c2
    56dc:	ldmdbvs	lr!, {r0, r9, sl, ip, pc}
    56e0:			; <UNDEFINED> instruction: 0xf7fc9600
    56e4:	ldmvs	sl!, {r5, r6, r7, r9, fp, sp, lr, pc}^
    56e8:	ldmibmi	sl, {r1, r5, r8, ip, sp, pc}
    56ec:	ldrbtmi	r2, [r9], #-1
    56f0:	b	ff6436e8 <__snprintf_chk@plt+0xff641890>
    56f4:			; <UNDEFINED> instruction: 0x46524998
    56f8:	andcs	r6, r1, fp, ror r9
    56fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5700:			; <UNDEFINED> instruction: 0x4638ead2
    5704:	ldc2l	0, cr15, [sl], #4
    5708:			; <UNDEFINED> instruction: 0xee1a4994
    570c:	vst1.8	{d16-d17}, [pc :64], r0
    5710:	ldrbtmi	r7, [r9], #-848	; 0xfffffcb0
    5714:	adcvs	pc, pc, #1325400064	; 0x4f000000
    5718:			; <UNDEFINED> instruction: 0xf7fc9500
    571c:	str	lr, [r8, -lr, ror #22]!
    5720:	mulne	r1, sl, r8
    5724:	andseq	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    5728:	strble	r0, [r1, #1792]	; 0x700
    572c:	muleq	r2, sl, r8
    5730:			; <UNDEFINED> instruction: 0xd1bd282f
    5734:	muleq	r3, sl, r8
    5738:	andsgt	pc, r0, r3, lsr r8	; <UNPREDICTABLE>
    573c:	svceq	0x0008f01c
    5740:			; <UNDEFINED> instruction: 0xf89ad0b6
    5744:			; <UNDEFINED> instruction: 0xf833c004
    5748:			; <UNDEFINED> instruction: 0xf01ee01c
    574c:	adcle	r0, pc, r8, lsl #30
    5750:	mul	r5, sl, r8
    5754:	svceq	0x002ff1be
    5758:			; <UNDEFINED> instruction: 0xf89ad1aa
    575c:			; <UNDEFINED> instruction: 0xf8336006
    5760:			; <UNDEFINED> instruction: 0x960ae016
    5764:	svceq	0x0008f01e
    5768:			; <UNDEFINED> instruction: 0xf89ad0a2
    576c:			; <UNDEFINED> instruction: 0xf833e007
    5770:			; <UNDEFINED> instruction: 0x071b301e
    5774:			; <UNDEFINED> instruction: 0xf89ad59c
    5778:	blcs	bd17a0 <__snprintf_chk@plt+0xbcf948>
    577c:			; <UNDEFINED> instruction: 0xf89ad198
    5780:	blcs	1b117ac <__snprintf_chk@plt+0x1b0f954>
    5784:			; <UNDEFINED> instruction: 0xf89ad194
    5788:	blcs	1bd17b8 <__snprintf_chk@plt+0x1bcf960>
    578c:			; <UNDEFINED> instruction: 0xf89ad190
    5790:	blcs	19d17c4 <__snprintf_chk@plt+0x19cf96c>
    5794:			; <UNDEFINED> instruction: 0xf89ad18c
    5798:	strls	r6, [sp], -ip
    579c:	orrle	r2, r7, r0, lsl #28
    57a0:			; <UNDEFINED> instruction: 0xf1a69e0c
    57a4:			; <UNDEFINED> instruction: 0xf806030c
    57a8:			; <UNDEFINED> instruction: 0xf8062c0c
    57ac:	ldrmi	r1, [sl], fp, lsl #24
    57b0:	vmlals.f32	s18, s26, s20
    57b4:			; <UNDEFINED> instruction: 0x711a7098
    57b8:			; <UNDEFINED> instruction: 0xf883719e
    57bc:			; <UNDEFINED> instruction: 0xf883c003
    57c0:	ldrb	lr, [ip, -r5]!
    57c4:	ldrbtmi	r4, [sl], #-2662	; 0xfffff59a
    57c8:			; <UNDEFINED> instruction: 0xf04fe780
    57cc:			; <UNDEFINED> instruction: 0xe79835ff
    57d0:	cdpmi	15, 6, cr4, cr5, cr4, {3}
    57d4:	cfstrdmi	mvd4, [r5, #-508]!	; 0xfffffe04
    57d8:			; <UNDEFINED> instruction: 0x4639447e
    57dc:			; <UNDEFINED> instruction: 0xf7fc447d
    57e0:	ldrtmi	lr, [r1], -r8, asr #17
    57e4:	strmi	r3, [r0], r8, ror #10
    57e8:			; <UNDEFINED> instruction: 0xf7fc4620
    57ec:	stmdbmi	r0!, {r1, r6, r7, fp, sp, lr, pc}^
    57f0:	adcspl	pc, sp, #64, 4
    57f4:	msrcc	SPSR_x, #64, 4
    57f8:			; <UNDEFINED> instruction: 0xf8cd4479
    57fc:	stmib	sp, {pc}^
    5800:	strtmi	r5, [r8], -r1
    5804:	b	10c37fc <__snprintf_chk@plt+0x10c19a4>
    5808:			; <UNDEFINED> instruction: 0x46204639
    580c:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5810:			; <UNDEFINED> instruction: 0x46064631
    5814:			; <UNDEFINED> instruction: 0xf7fc4620
    5818:	strtmi	lr, [r9], -ip, lsr #17
    581c:	ldrtmi	r4, [r0], -r2, lsl #12
    5820:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5824:	ldclmi	15, cr4, [r4, #-332]	; 0xfffffeb4
    5828:	cfldrdmi	mvd4, [r4], {127}	; 0x7f
    582c:			; <UNDEFINED> instruction: 0x4639447d
    5830:			; <UNDEFINED> instruction: 0xf7fc447c
    5834:			; <UNDEFINED> instruction: 0x4629e89e
    5838:	strmi	r3, [r0], r8, ror #8
    583c:			; <UNDEFINED> instruction: 0xf7fc4630
    5840:	stmdbmi	pc, {r3, r4, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5844:	adcspl	pc, r9, #64, 4
    5848:	msrcc	SPSR_x, #64, 4
    584c:			; <UNDEFINED> instruction: 0xf8cd4479
    5850:	stmib	sp, {pc}^
    5854:	strtmi	r4, [r0], -r1
    5858:	b	643850 <__snprintf_chk@plt+0x6419f8>
    585c:			; <UNDEFINED> instruction: 0x46304639
    5860:	stm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5864:	strmi	r4, [r5], -r9, lsr #12
    5868:			; <UNDEFINED> instruction: 0xf7fc4630
    586c:	strtmi	lr, [r1], -r2, lsl #17
    5870:	strtmi	r4, [r8], -r2, lsl #12
    5874:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5878:	movwls	r4, #22019	; 0x5603
    587c:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5880:			; <UNDEFINED> instruction: 0x21244c40
    5884:	bmi	102c4a0 <__snprintf_chk@plt+0x102a648>
    5888:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    588c:			; <UNDEFINED> instruction: 0xf1026001
    5890:	ldmdbmi	lr!, {r3, r5, r6}
    5894:	sbcpl	pc, sl, #64, 4
    5898:	vcgt.s8	d25, d0, d2
    589c:	ldrbtmi	r3, [r9], #-882	; 0xfffffc8e
    58a0:	bhi	80fdc <__snprintf_chk@plt+0x7f184>
    58a4:			; <UNDEFINED> instruction: 0xf7fc9400
    58a8:	stmdavs	sl!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    58ac:	bne	fe441114 <__snprintf_chk@plt+0xfe43f2bc>
    58b0:			; <UNDEFINED> instruction: 0xf7fc4620
    58b4:	stmdavs	fp!, {r5, r6, r7, r8, fp, sp, lr, pc}
    58b8:	mrcmi	7, 1, lr, cr5, cr15, {6}
    58bc:			; <UNDEFINED> instruction: 0x4631447e
    58c0:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58c4:	vmax.s8	d20, d0, d25
    58c8:	vcge.s8	<illegal reg q9.5>, q0, q9
    58cc:			; <UNDEFINED> instruction: 0xf8cd5297
    58d0:	andls	r8, r0, r4
    58d4:			; <UNDEFINED> instruction: 0xf7fc4620
    58d8:			; <UNDEFINED> instruction: 0x4631e9da
    58dc:			; <UNDEFINED> instruction: 0xf7fc4650
    58e0:	strbmi	lr, [r1], -r8, asr #16
    58e4:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58e8:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58ec:	strtmi	r4, [r9], -r9, lsr #28
    58f0:	ldrbtmi	r2, [lr], #-548	; 0xfffffddc
    58f4:	strtmi	r4, [r0], -r3, lsl #12
    58f8:	vqadd.s8	d22, d0, d10
    58fc:	vcge.s8	<illegal reg q9.5>, q0, q9
    5900:			; <UNDEFINED> instruction: 0xf8cd529d
    5904:	strls	r8, [r0], -r4
    5908:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    590c:	ldrtmi	r4, [r0], -r1, asr #12
    5910:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5914:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5918:	andeq	r3, r0, r4, lsl r4
    591c:	andeq	r4, r1, sl, asr #19
    5920:	andeq	r2, r0, ip, ror #19
    5924:	andeq	r0, r0, r8, asr #3
    5928:			; <UNDEFINED> instruction: 0xffffedb3
    592c:	andeq	r3, r0, r0, lsl #6
    5930:	strdeq	r3, [r0], -r8
    5934:	andeq	r2, r0, r8, ror #23
    5938:	andeq	r2, r0, sl, asr #17
    593c:	andeq	r3, r0, r6, lsr #4
    5940:	andeq	r2, r0, r6, lsl #16
    5944:	andeq	r4, r1, ip, asr #15
    5948:	andeq	r4, r1, lr, asr #19
    594c:			; <UNDEFINED> instruction: 0x000149b8
    5950:	andeq	r2, r0, sl, asr sl
    5954:	andeq	r2, r0, lr, ror #20
    5958:	andeq	r2, r0, ip, ror #20
    595c:	strdeq	r2, [r0], -lr
    5960:	andeq	r2, r0, r2, lsr r9
    5964:	andeq	r2, r0, ip, lsl #13
    5968:	muleq	r0, r0, r6
    596c:	andeq	r3, r0, r0, asr r0
    5970:	andeq	r2, r0, r8, lsl r6
    5974:	andeq	r2, r0, r8, lsr r6
    5978:	andeq	r2, r0, ip, lsr r6
    597c:	strdeq	r2, [r0], -ip
    5980:	andeq	r2, r0, r4, asr #11
    5984:	andeq	r2, r0, r0, lsr #17
    5988:	andeq	r2, r0, r2, lsr #31
    598c:	andeq	r2, r0, r2, ror r5
    5990:	andeq	r2, r0, ip, asr #16
    5994:	andeq	r2, r0, sl, lsr #16
    5998:	svcmi	0x00f0e92d
    599c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    59a0:			; <UNDEFINED> instruction: 0x81bcf8df
    59a4:	ldceq	6, cr15, [ip, #-692]	; 0xfffffd4c
    59a8:	vmax.f32	q10, q0, q15
    59ac:	mcrmi	2, 3, r2, cr14, cr9, {7}
    59b0:	cfstrdmi	mvd4, [lr, #-992]!	; 0xfffffc20
    59b4:			; <UNDEFINED> instruction: 0xf8df447f
    59b8:	ldrbtmi	fp, [lr], #-440	; 0xfffffe48
    59bc:	beq	fe241de4 <__snprintf_chk@plt+0xfe23ff8c>
    59c0:	ldmdbpl	sp!, {r2, r9, sl, lr}^
    59c4:			; <UNDEFINED> instruction: 0x465044fb
    59c8:	stmdavs	sp!, {r0, r4, r5, r9, sl, lr}
    59cc:	ldmdapl	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    59d0:	streq	pc, [r0, #-79]	; 0xffffffb1
    59d4:	ldmibeq	ip, {r3, r8, ip, sp, lr, pc}
    59d8:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59dc:	ldrsbpl	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    59e0:			; <UNDEFINED> instruction: 0xf44faf05
    59e4:			; <UNDEFINED> instruction: 0x46487350
    59e8:	vmin.s8	d20, d0, d17
    59ec:			; <UNDEFINED> instruction: 0xf7fc129b
    59f0:	strtmi	lr, [sl], -ip, lsl #16
    59f4:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    59f8:			; <UNDEFINED> instruction: 0xf7fc4638
    59fc:	ldrtmi	lr, [r1], -ip, lsl #16
    5a00:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5a04:	sbcsvc	pc, r1, #1325400064	; 0x4f000000
    5a08:	strbmi	r4, [r8], -r5, lsl #12
    5a0c:			; <UNDEFINED> instruction: 0xf7fb9500
    5a10:	stccs	15, cr14, [r0, #-928]	; 0xfffffc60
    5a14:	ldmdbmi	r7, {r0, r1, r3, r6, ip, lr, pc}^
    5a18:			; <UNDEFINED> instruction: 0xf10d4638
    5a1c:			; <UNDEFINED> instruction: 0xf04f080c
    5a20:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    5a24:	svc	0x00c4f7fb
    5a28:	eoreq	pc, r4, #4, 2
    5a2c:	strmi	r4, [r3], -r1, asr #12
    5a30:			; <UNDEFINED> instruction: 0xf8074638
    5a34:			; <UNDEFINED> instruction: 0xf0019003
    5a38:	strmi	pc, [r5], -sp, ror #20
    5a3c:	rsbsle	r2, r9, r0, lsl #16
    5a40:	strbmi	r6, [r0], -r3, lsr #22
    5a44:			; <UNDEFINED> instruction: 0xf0236aa1
    5a48:	blcs	146658 <__snprintf_chk@plt+0x144800>
    5a4c:	stmib	r4, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    5a50:	blvs	18ebe98 <__snprintf_chk@plt+0x18ea040>
    5a54:	ldmdbcc	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    5a58:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    5a5c:	bleq	c10b0 <__snprintf_chk@plt+0xbf258>
    5a60:			; <UNDEFINED> instruction: 0xf83ef001
    5a64:	ldrdeq	lr, [r0, -r4]
    5a68:	movwcs	r4, #1602	; 0x642
    5a6c:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a70:	suble	r3, r6, r1
    5a74:	strcs	r4, [r0], #-2113	; 0xfffff7bf
    5a78:	vst2.16	{d20,d22}, [pc], r1
    5a7c:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    5a80:	andscc	pc, r7, #64, 4
    5a84:	ldrbtmi	r3, [r9], #-136	; 0xffffff78
    5a88:			; <UNDEFINED> instruction: 0xf7fc9400
    5a8c:	bmi	f8016c <__snprintf_chk@plt+0xf7e314>
    5a90:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    5a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a98:	ldmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5a9c:			; <UNDEFINED> instruction: 0xf04f405a
    5aa0:			; <UNDEFINED> instruction: 0xd12c0300
    5aa4:			; <UNDEFINED> instruction: 0xf60d4620
    5aa8:	pop	{r2, r3, r4, r8, sl, fp}
    5aac:			; <UNDEFINED> instruction: 0xf8db8ff0
    5ab0:			; <UNDEFINED> instruction: 0xf1084050
    5ab4:	ldrtmi	r0, [r1], -r8, lsr #17
    5ab8:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5abc:	addne	pc, sp, #64, 4
    5ac0:			; <UNDEFINED> instruction: 0xf7fb4640
    5ac4:	strtmi	lr, [r0], -r2, lsr #31
    5ac8:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5acc:	vst1.8	{d20-d22}, [pc :256], r1
    5ad0:	vst2.16	{d23-d26}, [pc :64], r0
    5ad4:	strmi	r7, [r4], -sl, asr #5
    5ad8:	strls	r4, [r0], #-1600	; 0xfffff9c0
    5adc:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ae0:	ldrtmi	r2, [r1], -r0, lsl #24
    5ae4:	svclt	0x00144650
    5ae8:			; <UNDEFINED> instruction: 0xf04f2401
    5aec:	vst3.<illegal width 64>	{d19-d21}, [pc :256]
    5af0:	vcge.s8	<illegal reg q11.5>, q0, q0
    5af4:	strls	r2, [r0], #-766	; 0xfffffd02
    5af8:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5afc:			; <UNDEFINED> instruction: 0xf7fbe7c7
    5b00:	stcmi	15, cr14, [r1], #-768	; 0xfffffd00
    5b04:	ldrbtmi	r2, [ip], #-0
    5b08:			; <UNDEFINED> instruction: 0xf7fb4621
    5b0c:	ldmdbmi	pc, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5b10:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    5b14:	andscc	pc, r5, #64, 4
    5b18:	andls	r4, r0, r9, ror r4
    5b1c:	addeq	pc, r8, r1, lsl #2
    5b20:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    5b24:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b28:	andcs	r4, r0, r1, lsr #12
    5b2c:	svc	0x0020f7fb
    5b30:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b34:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    5b38:			; <UNDEFINED> instruction: 0xf7fb4621
    5b3c:	shadd16mi	lr, r1, sl
    5b40:	msrcc	SPSR_x, #64, 4
    5b44:	subvc	pc, r1, #1325400064	; 0x4f000000
    5b48:	andls	r9, r0, r1, lsl #14
    5b4c:			; <UNDEFINED> instruction: 0xf7fc4650
    5b50:			; <UNDEFINED> instruction: 0x4621e89e
    5b54:			; <UNDEFINED> instruction: 0xf7fb4628
    5b58:	ldrtmi	lr, [r9], -ip, lsl #30
    5b5c:	svc	0x00baf7fb
    5b60:	andeq	r2, r0, ip, ror lr
    5b64:	andeq	r4, r1, r4, lsr r4
    5b68:	andeq	r2, r0, r6, asr r4
    5b6c:	andeq	r0, r0, r8, asr #3
    5b70:	andeq	r4, r1, r0, lsl #13
    5b74:	andeq	r2, r0, sl, asr r7
    5b78:	ldrdeq	r4, [r1], -sl
    5b7c:	andeq	r2, r0, lr, lsr #27
    5b80:	andeq	r2, r0, sl, lsl #7
    5b84:	andeq	r4, r1, r6, asr r3
    5b88:	andeq	r2, r0, lr, ror r3
    5b8c:	andeq	r2, r0, r4, lsl sp
    5b90:	andeq	r2, r0, lr, ror #5
    5b94:	andeq	r2, r0, sl, asr #12
    5b98:	svcmi	0x00f0e92d
    5b9c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5ba0:	ldrmi	r4, [r4], -r6, ror #31
    5ba4:	blhi	c1060 <__snprintf_chk@plt+0xbf208>
    5ba8:	addvs	pc, r9, #1325400064	; 0x4f000000
    5bac:	orrsls	pc, r0, #14614528	; 0xdf0000
    5bb0:	mcrmi	4, 7, r4, cr4, cr15, {3}
    5bb4:	stclmi	6, cr4, [r4, #512]!	; 0x200
    5bb8:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    5bbc:			; <UNDEFINED> instruction: 0xf106b08d
    5bc0:			; <UNDEFINED> instruction: 0xf1060ac4
    5bc4:	ldmdbpl	sp!, {r2, r4, r5, r7}^
    5bc8:	stmdavs	sp!, {r0, r3, r6, r9, sl, lr}
    5bcc:			; <UNDEFINED> instruction: 0xf04f950b
    5bd0:			; <UNDEFINED> instruction: 0xf7fb0500
    5bd4:	stcvs	15, cr14, [r5], #-104	; 0xffffff98
    5bd8:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5bdc:			; <UNDEFINED> instruction: 0x46494650
    5be0:	eorscc	pc, lr, #64, 4
    5be4:	blcc	fe043300 <__snprintf_chk@plt+0xfe0414a8>
    5be8:	svc	0x000ef7fb
    5bec:			; <UNDEFINED> instruction: 0xf1046ca3
    5bf0:			; <UNDEFINED> instruction: 0xf1bb0550
    5bf4:	svclt	0x00180f00
    5bf8:			; <UNDEFINED> instruction: 0xf0402b00
    5bfc:	ldmmi	r3, {r3, r4, r7, pc}^
    5c00:	ldmibmi	r3, {r0, r9, sp}^
    5c04:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5c08:	andls	r4, r0, #120, 8	; 0x78000000
    5c0c:	vqshl.s8	q10, <illegal reg q12.5>, q0
    5c10:	sbccc	r3, r4, r6, asr r2
    5c14:	stm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c18:	mlasne	ip, r4, r8, pc	; <UNPREDICTABLE>
    5c1c:	tstcs	r0, #212, 18	; 0x350000
    5c20:	bne	ff496c9c <__snprintf_chk@plt+0xff494e44>
    5c24:	andls	r9, r8, #29360128	; 0x1c00000
    5c28:	blvs	8f2094 <__snprintf_chk@plt+0x8f023c>
    5c2c:	blcs	54838 <__snprintf_chk@plt+0x529e0>
    5c30:	stmdbge	r7, {r0, r4, r5, r8, fp, ip, lr, pc}
    5c34:	andcs	r4, r1, #64, 12	; 0x4000000
    5c38:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c3c:	suble	r1, r7, r3, asr #24
    5c40:			; <UNDEFINED> instruction: 0xf0402800
    5c44:	stclvs	0, cr8, [r0], #-896	; 0xfffffc80
    5c48:	addsmi	r6, r8, #8960	; 0x2300
    5c4c:	movwcs	sp, #100	; 0x64
    5c50:	ldrmi	r6, [sl], -r1, ror #17
    5c54:			; <UNDEFINED> instruction: 0xf7fc4618
    5c58:	andcc	lr, r1, ip, asr #16
    5c5c:	cmphi	r4, r0	; <UNPREDICTABLE>
    5c60:	vst2.32	{d20-d21}, [pc :256], ip
    5c64:	ldmibmi	ip!, {r4, r6, r8, r9, ip, sp, lr}
    5c68:	addsvs	pc, r3, #1325400064	; 0x4f000000
    5c6c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    5c70:			; <UNDEFINED> instruction: 0xf7fb30b4
    5c74:	bmi	fee81a9c <__snprintf_chk@plt+0xfee7fc44>
    5c78:	ldrbtmi	r4, [sl], #-2995	; 0xfffff44d
    5c7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c80:	subsmi	r9, sl, fp, lsl #22
    5c84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c88:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    5c8c:	ldc	0, cr11, [sp], #52	; 0x34
    5c90:	pop	{r1, r8, r9, fp, pc}
    5c94:	strdcs	r8, [sl, -r0]
    5c98:			; <UNDEFINED> instruction: 0xf7fc4628
    5c9c:	strmi	lr, [r3], -r4, lsr #16
    5ca0:	sbcle	r2, r6, r0, lsl #16
    5ca4:			; <UNDEFINED> instruction: 0xf0004285
    5ca8:			; <UNDEFINED> instruction: 0xf8108117
    5cac:	bcs	350cb8 <__snprintf_chk@plt+0x34ee60>
    5cb0:	stmibmi	fp!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
    5cb4:	andcs	r1, r2, #95232	; 0x17400
    5cb8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    5cbc:	smlabtpl	r8, sp, r9, lr
    5cc0:	andls	sl, sl, #114688	; 0x1c000
    5cc4:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cc8:	mcrrne	12, 10, r1, r2, cr11
    5ccc:	addhi	pc, fp, r0, asr #32
    5cd0:	svc	0x00b8f7fb
    5cd4:	blcs	11fce8 <__snprintf_chk@plt+0x11de90>
    5cd8:	blcs	2f5940 <__snprintf_chk@plt+0x2f3ae8>
    5cdc:	stcmi	0, cr13, [r1, #716]!	; 0x2cc
    5ce0:	stcmi	0, cr2, [r1]
    5ce4:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    5ce8:			; <UNDEFINED> instruction: 0xf7fb4629
    5cec:	ldmibmi	pc, {r1, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5cf0:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    5cf4:	rsbmi	pc, pc, #64, 4
    5cf8:	strls	r4, [r1], #-1145	; 0xfffffb87
    5cfc:			; <UNDEFINED> instruction: 0xf1019000
    5d00:	ldmibmi	fp, {r2, r4, r5, r7}
    5d04:			; <UNDEFINED> instruction: 0xf7fb4479
    5d08:	strtmi	lr, [r9], -r2, asr #31
    5d0c:			; <UNDEFINED> instruction: 0xf7fb2000
    5d10:			; <UNDEFINED> instruction: 0x4621ee30
    5d14:	svc	0x00aef7fb
    5d18:			; <UNDEFINED> instruction: 0xf7ff4620
    5d1c:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    5d20:	stmdacs	r1, {r1, r2, r3, r4, r7, ip, lr, pc}
    5d24:	eorsle	r6, r3, r0, lsr #16
    5d28:	svc	0x009ef7fb
    5d2c:	ldrmi	lr, [fp, #1944]	; 0x798
    5d30:			; <UNDEFINED> instruction: 0xf1066c67
    5d34:	vmin.s8	q8, q8, q0
    5d38:	svclt	0x00281279
    5d3c:	strtmi	r4, [pc], #-1691	; 5d44 <__snprintf_chk@plt+0x3eec>
    5d40:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5d44:	ldrtmi	r9, [r0], -r5, lsl #14
    5d48:	strbmi	r6, [r9], -r7, ror #21
    5d4c:	mrc	7, 2, APSR_nzcv, cr12, cr11, {7}
    5d50:	svceq	0x0000f1bb
    5d54:	bvc	44157c <__snprintf_chk@plt+0x43f724>
    5d58:	sbchi	pc, r3, r0, asr #5
    5d5c:	stmdals	r5, {r0, r1, r3, r4, r5, r9, sl, lr}
    5d60:	tstcs	r1, sl, asr r6
    5d64:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5d68:	lsllt	r4, r7, #12
    5d6c:	strbmi	r9, [r9], -r0
    5d70:	vst1.8	{d20-d22}, [pc :256], r0
    5d74:	vst2.16	{d23-d26}, [pc :64], r0
    5d78:			; <UNDEFINED> instruction: 0xf7fb72c3
    5d7c:	svccs	0x0000efd2
    5d80:	stcvs	13, cr13, [r3], #104	; 0x68
    5d84:	blne	ff6e0e0c <__snprintf_chk@plt+0xff6defb4>
    5d88:	ldrtmi	r6, [r8], #-1187	; 0xfffffb5d
    5d8c:	ldr	r6, [r6, -r0, lsr #8]!
    5d90:	svc	0x0052f7fb
    5d94:	cdp	7, 1, cr14, cr8, cr4, {3}
    5d98:			; <UNDEFINED> instruction: 0xf7fb0a10
    5d9c:	stmdacs	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
    5da0:			; <UNDEFINED> instruction: 0xf04fd039
    5da4:			; <UNDEFINED> instruction: 0x464932ff
    5da8:	ldrtmi	r9, [r0], -r0, lsl #4
    5dac:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5db0:	sbcvc	pc, r3, #1325400064	; 0x4f000000
    5db4:	svc	0x00b4f7fb
    5db8:	andcs	r4, ip, lr, ror #28
    5dbc:	vqdmulh.s<illegal width 8>	d22, d0, d17
    5dc0:	ldrbtmi	r3, [lr], #-882	; 0xfffffc8e
    5dc4:	vadd.f32	q10, q0, q14
    5dc8:	blx	126fe <__snprintf_chk@plt+0x108a6>
    5dcc:	stmdami	fp!, {r0, r9, sl, sp, lr}^
    5dd0:	ldrbtmi	r4, [sp], #-2411	; 0xfffff695
    5dd4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    5dd8:	ldmdbvs	r6!, {r2, r6, r7, ip, sp}
    5ddc:	strpl	lr, [r0], -sp, asr #19
    5de0:	svc	0x0054f7fb
    5de4:	stmdacs	r0, {r0, r2, r4, r5, sp, lr, pc}
    5de8:	svcge	0x002df43f
    5dec:	addmi	r3, r5, #4194304	; 0x400000
    5df0:	addmi	sp, r3, #851968	; 0xd0000
    5df4:	movwcs	fp, #44812	; 0xaf0c
    5df8:	strbtvs	r2, [r3], #781	; 0x30d
    5dfc:	stclvs	8, cr3, [r3], #-4
    5e00:	strbtvs	r4, [r0], #-1048	; 0xfffffbe8
    5e04:	blls	1ffa8c <__snprintf_chk@plt+0x1fdc34>
    5e08:	strbtvs	r5, [r3], #3099	; 0xc1b
    5e0c:	blls	1ffdf0 <__snprintf_chk@plt+0x1fdf98>
    5e10:	strbtvs	r5, [r3], #3099	; 0xc1b
    5e14:	vst1.64	{d30}, [pc :256], r2
    5e18:	vst2.16	{d23-d26}, [pc :64], r0
    5e1c:	strbmi	r7, [r9], -r3, asr #5
    5e20:	ldrtmi	r9, [r0], -r0
    5e24:			; <UNDEFINED> instruction: 0xf7fb4e57
    5e28:	blvs	901c20 <__snprintf_chk@plt+0x8ffdc8>
    5e2c:	smlsdxcs	ip, lr, r4, r4
    5e30:	strbmi	r6, [r9], -r2, lsr #25
    5e34:	strvs	pc, [r3], -r7, lsl #22
    5e38:	andls	r4, r2, #5312	; 0x14c0
    5e3c:	ldrbtmi	r4, [sp], #-1616	; 0xfffff9b0
    5e40:	msrcc	SPSR_x, #64, 4
    5e44:	subcc	pc, r7, #64, 4
    5e48:	stmib	sp, {r1, r2, r4, r5, r8, fp, sp, lr}^
    5e4c:			; <UNDEFINED> instruction: 0xf7fb5600
    5e50:			; <UNDEFINED> instruction: 0xf8dfef1e
    5e54:	andcs	r9, r0, r8, lsr r1
    5e58:	teqhi	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    5e5c:	bleq	341fa0 <__snprintf_chk@plt+0x340148>
    5e60:	mcrmi	4, 2, r4, cr12, cr9, {7}
    5e64:	cfstrdmi	mvd4, [ip, #-992]	; 0xfffffc20
    5e68:	ldrbtmi	r4, [lr], #-1609	; 0xfffff9b7
    5e6c:	stc	7, cr15, [r0, #1004]	; 0x3ec
    5e70:	ldrbtmi	r6, [sp], #-2850	; 0xfffff4de
    5e74:	beq	ff142294 <__snprintf_chk@plt+0xff14043c>
    5e78:	msrcc	SPSR_xc, #64, 4
    5e7c:	strhi	pc, [r2, -fp, lsl #22]
    5e80:	vmax.s8	d20, d0, d25
    5e84:	ldmdbvs	pc!, {r1, r2, r3, r6, r9, ip, sp}	; <UNPREDICTABLE>
    5e88:	ldrbmi	r4, [r0], -r4, lsl #13
    5e8c:	strgt	lr, [r0, -sp, asr #19]
    5e90:	mrc	7, 7, APSR_nzcv, cr12, cr11, {7}
    5e94:	andcs	r4, r0, r9, asr #12
    5e98:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    5e9c:	blx	2e0b32 <__snprintf_chk@plt+0x2decda>
    5ea0:			; <UNDEFINED> instruction: 0xf8d88803
    5ea4:			; <UNDEFINED> instruction: 0xf7fb1010
    5ea8:	strtmi	lr, [r9], -lr, asr #27
    5eac:	vst1.16	{d20-d22}, [pc :64], r0
    5eb0:	andcs	r7, r0, #80, 6	; 0x40000001
    5eb4:	vst1.8	{d25-d28}, [pc], r0
    5eb8:			; <UNDEFINED> instruction: 0xf7fb7254
    5ebc:	stmdavs	r0!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    5ec0:	mrc	7, 6, APSR_nzcv, cr2, cr11, {7}
    5ec4:	adcseq	pc, r4, r6, lsl #2
    5ec8:	vst1.8	{d20-d22}, [pc :128], r9
    5ecc:	vcge.s8	<illegal reg q11.5>, q0, q0
    5ed0:			; <UNDEFINED> instruction: 0xf7fb424d
    5ed4:			; <UNDEFINED> instruction: 0xe6ceee58
    5ed8:	bcs	361268 <__snprintf_chk@plt+0x35f410>
    5edc:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    5ee0:			; <UNDEFINED> instruction: 0xf7fbe6a7
    5ee4:	andscs	lr, r6, #176, 28	; 0xb00
    5ee8:	strmi	r4, [r3], -r9, asr #12
    5eec:	andsvs	r4, sl, r0, lsr r6
    5ef0:	rscscc	pc, pc, #79	; 0x4f
    5ef4:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5ef8:	vhsub.s8	d25, d0, d0
    5efc:			; <UNDEFINED> instruction: 0xf7fb127d
    5f00:	smmla	r9, r0, pc, lr	; <UNPREDICTABLE>
    5f04:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
    5f08:	andcs	r4, r0, r4, lsr #24
    5f0c:			; <UNDEFINED> instruction: 0x4621447c
    5f10:	stc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    5f14:	vmla.i8	d20, d0, d18
    5f18:	vcge.s8	<illegal reg q9.5>, q0, q9
    5f1c:	ldrbtmi	r4, [r9], #-662	; 0xfffffd6a
    5f20:			; <UNDEFINED> instruction: 0xf1019000
    5f24:	ldmdbmi	pc, {r2, r4, r5, r7}	; <UNPREDICTABLE>
    5f28:			; <UNDEFINED> instruction: 0xf7fb4479
    5f2c:			; <UNDEFINED> instruction: 0x4621eeb0
    5f30:			; <UNDEFINED> instruction: 0xf7fb2000
    5f34:			; <UNDEFINED> instruction: 0xf7fbed1e
    5f38:	svclt	0x0000ee9e
    5f3c:	andeq	r4, r1, r8, lsr r2
    5f40:	andeq	r2, r0, r8, asr r2
    5f44:	andeq	r2, r0, r2, ror ip
    5f48:	andeq	r0, r0, r8, asr #3
    5f4c:	andeq	r2, r0, r4, lsr #24
    5f50:	andeq	r2, r0, r4, lsl #4
    5f54:	andeq	r2, r0, r0, asr #23
    5f58:	andeq	r2, r0, r2, lsr #3
    5f5c:	andeq	r4, r1, lr, ror #2
    5f60:	andeq	r2, r0, r2, lsr #10
    5f64:	strdeq	r2, [r0], -ip
    5f68:	andeq	r2, r0, r2, lsl r5
    5f6c:	andeq	r2, r0, r4, lsr fp
    5f70:	andeq	r2, r0, ip, lsl #2
    5f74:	andeq	r4, r1, r2, lsl #5
    5f78:	andeq	r2, r0, lr, lsr #8
    5f7c:	andeq	r2, r0, r8, asr sl
    5f80:	andeq	r2, r0, sl, lsr r0
    5f84:	andeq	r4, r1, r8, lsl r2
    5f88:	andeq	r2, r0, r2, ror #6
    5f8c:	andeq	r2, r0, r8, ror #6
    5f90:	andeq	r4, r1, r0, ror #3
    5f94:	andeq	r2, r0, r2, asr #19
    5f98:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    5f9c:	andeq	r1, r0, r8, ror pc
    5fa0:	andeq	r2, r0, lr, lsl #18
    5fa4:	andeq	r1, r0, r8, ror #29
    5fa8:	vst2.16	{d20-d21}, [pc :128], r4
    5fac:	stmdbmi	r4!, {r4, r6, r8, r9, ip, sp, lr}^
    5fb0:	ldrblt	r4, [r0, #1144]!	; 0x478
    5fb4:			; <UNDEFINED> instruction: 0x461430dc
    5fb8:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
    5fbc:	rsbcc	pc, r3, #64, 4
    5fc0:	stc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    5fc4:	blcs	160c58 <__snprintf_chk@plt+0x15ee00>
    5fc8:	ldm	pc, {r0, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5fcc:	cmpvs	r9, r3	; <UNPREDICTABLE>
    5fd0:	cmneq	fp, #-1879048186	; 0x90000006
    5fd4:	vst2.16	{d20-d21}, [pc :64], fp
    5fd8:	ldclmi	3, cr7, [fp, #-320]	; 0xfffffec0
    5fdc:	sbccs	pc, pc, #64, 4
    5fe0:	ldrbtmi	r4, [r8], #-2394	; 0xfffff6a6
    5fe4:	rsccc	r4, r8, sp, ror r4
    5fe8:	ldmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
    5fec:			; <UNDEFINED> instruction: 0xf7fb670d
    5ff0:	blvc	b01428 <__snprintf_chk@plt+0xaff5d0>
    5ff4:	cmnle	sp, r0, lsl #22
    5ff8:	vst2.16	{d20-d21}, [pc :64], r5
    5ffc:	ldmdbmi	r5, {r4, r6, r8, r9, ip, sp, lr}^
    6000:	eorsvc	pc, r6, #1325400064	; 0x4f000000
    6004:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6008:			; <UNDEFINED> instruction: 0xf7fb30e8
    600c:	bvs	ff901704 <__snprintf_chk@plt+0xff8ff8ac>
    6010:	movwcs	fp, #427	; 0x1ab
    6014:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
    6018:			; <UNDEFINED> instruction: 0xf7fb461a
    601c:	andcc	lr, r1, sl, ror #28
    6020:	stmdami	sp, {r1, r4, r5, r6, ip, lr, pc}^
    6024:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6028:	vst2.16	{d20,d22}, [pc], ip
    602c:	ldrbtmi	r7, [r8], #-610	; 0xfffffd9e
    6030:	sbcscc	r4, ip, r9, ror r4
    6034:	pop	{r0, r1, ip, sp, pc}
    6038:			; <UNDEFINED> instruction: 0xf7fb40f0
    603c:	stmdami	r8, {r0, r5, r7, r8, sl, fp, ip, sp, pc}^
    6040:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6044:	vmla.i8	q10, q0, <illegal reg q3.5>
    6048:	ldrbtmi	r3, [r8], #-545	; 0xfffffddf
    604c:	rscscc	r4, r8, r9, ror r4
    6050:	ldcl	7, cr15, [sl], {251}	; 0xfb
    6054:			; <UNDEFINED> instruction: 0xf7ff4620
    6058:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    605c:	stmdacs	r1, {r0, r1, r3, r4, r5, ip, lr, pc}
    6060:	stmdavs	r0!, {r2, r6, ip, lr, pc}
    6064:	mcr	7, 0, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6068:	vst2.8	{d20-d21}, [pc :256]
    606c:	ldmdbmi	pc!, {r4, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    6070:	eorscc	pc, r6, #64, 4
    6074:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6078:			; <UNDEFINED> instruction: 0xf7fb30f8
    607c:	ldrb	lr, [r0, r4, lsl #27]
    6080:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    6084:	bcs	24cf4 <__snprintf_chk@plt+0x22e9c>
    6088:	ldmdbvs	fp, {r0, r6, r7, ip, lr, pc}^
    608c:	ldr	r6, [lr, r3, ror #5]!
    6090:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    6094:	bcs	25904 <__snprintf_chk@plt+0x23aac>
    6098:	bvs	6fa384 <__snprintf_chk@plt+0x6f852c>
    609c:	ldr	r6, [r6, r3, ror #5]!
    60a0:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    60a4:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    60a8:	adcsle	r2, r0, r0, lsl #20
    60ac:	rscvs	r6, r3, #897024	; 0xdb000
    60b0:	blmi	cbff6c <__snprintf_chk@plt+0xcbe114>
    60b4:			; <UNDEFINED> instruction: 0xf893447b
    60b8:	bcs	e180 <__snprintf_chk@plt+0xc328>
    60bc:	blvs	fe6fa360 <__snprintf_chk@plt+0xfe6f8508>
    60c0:	str	r6, [r4, r3, ror #5]!
    60c4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    60c8:	mlascs	ip, r3, r8, pc	; <UNPREDICTABLE>
    60cc:	addsle	r2, lr, r0, lsl #20
    60d0:	rscvs	r6, r3, #23296	; 0x5b00
    60d4:	blvs	8fff48 <__snprintf_chk@plt+0x8fe0f0>
    60d8:	bicle	r2, r5, r7, lsl #22
    60dc:	blcs	4a0e70 <__snprintf_chk@plt+0x49f018>
    60e0:			; <UNDEFINED> instruction: 0xf894d1c2
    60e4:	blcs	121e0 <__snprintf_chk@plt+0x10388>
    60e8:			; <UNDEFINED> instruction: 0xe7bdd0b4
    60ec:			; <UNDEFINED> instruction: 0xf7fb6820
    60f0:	ldr	lr, [r9, r4, lsr #27]!
    60f4:			; <UNDEFINED> instruction: 0x46304639
    60f8:	blx	1ec40f8 <__snprintf_chk@plt+0x1ec22a0>
    60fc:	movwcs	fp, #4368	; 0x1110
    6100:	ldrb	r7, [r9, -fp, lsr #32]!
    6104:	ldrb	r7, [r7, -r8, lsr #6]!
    6108:	andcs	r4, r0, lr, lsl ip
    610c:			; <UNDEFINED> instruction: 0x4621447c
    6110:	stc	7, cr15, [lr], #-1004	; 0xfffffc14
    6114:	vmul.i8	d20, d0, d12
    6118:	vcge.s8	<illegal reg q9.5>, q0, q9
    611c:	ldrbtmi	r3, [r9], #-642	; 0xfffffd7e
    6120:			; <UNDEFINED> instruction: 0xf1019000
    6124:	ldmdbmi	r9, {r2, r3, r4, r6, r7}
    6128:			; <UNDEFINED> instruction: 0xf7fb4479
    612c:			; <UNDEFINED> instruction: 0x4621edb0
    6130:			; <UNDEFINED> instruction: 0xf7fb2000
    6134:			; <UNDEFINED> instruction: 0xf7fbec1e
    6138:	svclt	0x0000ed9e
    613c:	andeq	r2, r0, ip, ror r8
    6140:	andeq	r1, r0, r6, asr lr
    6144:	andeq	r2, r0, sl, asr #16
    6148:	andeq	r4, r1, r0, lsl r2
    614c:	andeq	r1, r0, r8, lsr #28
    6150:	andeq	r2, r0, r8, lsr #16
    6154:	andeq	r1, r0, sl, lsl #28
    6158:	strdeq	r2, [r0], -lr
    615c:	andeq	r1, r0, r0, ror #27
    6160:	andeq	r2, r0, r2, ror #15
    6164:	andeq	r1, r0, r4, asr #27
    6168:			; <UNDEFINED> instruction: 0x000027b8
    616c:	muleq	r0, sl, sp
    6170:	andeq	r3, r1, r2, asr #31
    6174:			; <UNDEFINED> instruction: 0x00013fb2
    6178:	andeq	r3, r1, r2, lsr #31
    617c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    6180:	andeq	r3, r1, lr, ror pc
    6184:	andeq	r1, r0, r8, ror sp
    6188:	andeq	r2, r0, lr, lsl #14
    618c:	andeq	r1, r0, r8, ror #25
    6190:	vst3.<illegal width 64>	{d27,d29,d31}, [pc :256], r0
    6194:	stcmi	3, cr7, [fp], {80}	; 0x50
    6198:			; <UNDEFINED> instruction: 0xf8dfb089
    619c:	strmi	lr, [r5], -ip, lsr #4
    61a0:	ldrbtmi	r4, [ip], #-3722	; 0xfffff176
    61a4:	eorgt	pc, r8, #14614528	; 0xdf0000
    61a8:	ldrbtmi	r4, [lr], #-1278	; 0xfffffb02
    61ac:	strvc	pc, [r6], #1284	; 0x504
    61b0:	vst1.8	{d20-d22}, [pc :64], r7
    61b4:			; <UNDEFINED> instruction: 0xf85e62c0
    61b8:	strtmi	ip, [r0], -ip
    61bc:			; <UNDEFINED> instruction: 0xf8dc4631
    61c0:			; <UNDEFINED> instruction: 0xf8cdc000
    61c4:			; <UNDEFINED> instruction: 0xf04fc01c
    61c8:			; <UNDEFINED> instruction: 0xf7fb0c00
    61cc:	andcs	lr, r1, #7680	; 0x1e00
    61d0:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    61d4:			; <UNDEFINED> instruction: 0xf7fb4628
    61d8:	mcrrne	11, 15, lr, r2, cr8
    61dc:	cmnlt	r0, lr, rrx
    61e0:	ldrbtmi	r4, [sp], #-3452	; 0xfffff284
    61e4:	blcs	24f98 <__snprintf_chk@plt+0x23140>
    61e8:	addhi	pc, pc, r0, asr #32
    61ec:	mulscc	r3, sp, r8
    61f0:			; <UNDEFINED> instruction: 0xf0002b3c
    61f4:	stmdale	sl!, {r0, r1, r3, r4, r7, pc}
    61f8:	rsbsle	r2, pc, r0, lsr #22
    61fc:	ldmdami	r6!, {r3, r4, r8, fp, ip, lr, pc}^
    6200:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6204:	vmul.i8	q10, q0, <illegal reg q10.5>
    6208:	ldrbtmi	r6, [r8], #-580	; 0xfffffdbc
    620c:			; <UNDEFINED> instruction: 0xf5004479
    6210:			; <UNDEFINED> instruction: 0xf7fb7086
    6214:	bmi	1cc14fc <__snprintf_chk@plt+0x1cbf6a4>
    6218:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    621c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6220:	subsmi	r9, sl, r7, lsl #22
    6224:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6228:	sbchi	pc, sl, r0, asr #32
    622c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6230:	andle	r2, r1, sl, lsl #22
    6234:	mvnle	r2, sp, lsl #22
    6238:	ldrdeq	lr, [r0, -r7]
    623c:	stc	7, cr15, [r8, #1004]	; 0x3ec
    6240:	tstcs	r1, sl, lsr r6
    6244:	rscscc	pc, pc, pc, asr #32
    6248:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    624c:	blcs	fc01b0 <__snprintf_chk@plt+0xfbe358>
    6250:	blmi	193a9ac <__snprintf_chk@plt+0x1938b54>
    6254:	ldmdavs	r8!, {r0, r2, r9, fp, sp, pc}^
    6258:			; <UNDEFINED> instruction: 0x4611447b
    625c:	lfm	f1, 1, [r3, #12]
    6260:	vadd.f64	d7, d7, d2
    6264:	vstr	d7, [r3, #28]
    6268:			; <UNDEFINED> instruction: 0xf7fb7b02
    626c:	vstrls	d14, [r5, #-872]	; 0xfffffc98
    6270:			; <UNDEFINED> instruction: 0x9c069a03
    6274:			; <UNDEFINED> instruction: 0xf0402d00
    6278:	stccs	0, cr8, [r0], {154}	; 0x9a
    627c:	movwcs	sp, #191	; 0xbf
    6280:	ldrbvc	lr, [r5, #2821]	; 0xb05
    6284:	ldrbvc	lr, [r4], #2820	; 0xb04
    6288:			; <UNDEFINED> instruction: 0x46186879
    628c:	rsbne	r1, r4, sp, rrx
    6290:	strpl	lr, [r5], #-2509	; 0xfffff633
    6294:	stc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6298:	movsle	r3, r1
    629c:	vtst.8	q10, q0, q1
    62a0:	mrrcmi	3, 6, r3, r2, cr2
    62a4:	eorsvs	pc, r3, #64, 4
    62a8:	ldrbtmi	r4, [r8], #-2385	; 0xfffff6af
    62ac:			; <UNDEFINED> instruction: 0xf500447c
    62b0:	ldrbtmi	r7, [r9], #-134	; 0xffffff7a
    62b4:			; <UNDEFINED> instruction: 0xf7fb9400
    62b8:	str	lr, [r0, sl, ror #25]!
    62bc:	stcl	7, cr15, [r2], {251}	; 0xfb
    62c0:	blcs	1202d4 <__snprintf_chk@plt+0x11e47c>
    62c4:	blcs	2f5f2c <__snprintf_chk@plt+0x2f40d4>
    62c8:	svcmi	0x004ad099
    62cc:	stclmi	0, cr2, [sl, #-0]
    62d0:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    62d4:			; <UNDEFINED> instruction: 0xf7fb4639
    62d8:	ldrtmi	lr, [r1], -ip, asr #22
    62dc:	cmncc	r2, #64, 4	; <UNPREDICTABLE>
    62e0:	andvs	pc, r6, #64, 4
    62e4:	andls	r9, r0, r1, lsl #10
    62e8:			; <UNDEFINED> instruction: 0xf7fb4620
    62ec:			; <UNDEFINED> instruction: 0x4639ecd0
    62f0:			; <UNDEFINED> instruction: 0xf7fb2000
    62f4:			; <UNDEFINED> instruction: 0x4629eb3e
    62f8:	ldc	7, cr15, [ip], #1004	; 0x3ec
    62fc:	movwcs	r6, #6265	; 0x1879
    6300:	cmnvc	fp, #56, 16	; 0x380000
    6304:	stc	7, cr15, [r4, #-1004]!	; 0xfffffc14
    6308:			; <UNDEFINED> instruction: 0x463ae779
    630c:			; <UNDEFINED> instruction: 0xf04f2101
    6310:	movwcs	r3, #255	; 0xff
    6314:			; <UNDEFINED> instruction: 0xf7ff736b
    6318:	ldrtmi	pc, [r1], -r7, asr #28	; <UNPREDICTABLE>
    631c:	vst1.8	{d20-d22}, [pc :128], r0
    6320:	vst2.16	{d23-d26}, [pc :64], r0
    6324:			; <UNDEFINED> instruction: 0xf7fb62c2
    6328:	ldrb	lr, [r4, -lr, lsr #24]!
    632c:	blvs	41e0c <__snprintf_chk@plt+0x3ffb4>
    6330:	bge	159000 <__snprintf_chk@plt+0x1571a8>
    6334:	ldrbtmi	r6, [fp], #-2168	; 0xfffff788
    6338:	ldrmi	r9, [r1], -r3, lsl #4
    633c:	blvc	c1990 <__snprintf_chk@plt+0xbfb38>
    6340:	blvc	1c1be4 <__snprintf_chk@plt+0x1bfd8c>
    6344:	blvc	c1958 <__snprintf_chk@plt+0xbfb00>
    6348:	bl	1ac433c <__snprintf_chk@plt+0x1ac24e4>
    634c:	movwne	lr, #23005	; 0x59dd
    6350:	andeq	lr, r3, #331776	; 0x51000
    6354:	svcge	0x0053f43f
    6358:			; <UNDEFINED> instruction: 0xf64c005b
    635c:			; <UNDEFINED> instruction: 0xf6c310ff
    6360:	umaaleq	r3, r9, sl, r0
    6364:	bls	d6d78 <__snprintf_chk@plt+0xd4f20>
    6368:	tstls	r5, r6, lsl #6
    636c:			; <UNDEFINED> instruction: 0xf44fdd07
    6370:	vshr.s8	<illegal reg q10.5>, q4, #4
    6374:	tstcc	r1, r5, rrx
    6378:	stmib	sp, {r3, r4, sl, lr}^
    637c:	movwcs	r1, #5
    6380:			; <UNDEFINED> instruction: 0x46186879
    6384:	ldc	7, cr15, [r4], #1004	; 0x3ec
    6388:			; <UNDEFINED> instruction: 0xf47f3001
    638c:	ldmdami	ip, {r3, r4, r5, r8, r9, sl, fp, sp, pc}
    6390:	msrcc	SPSR_x, #64, 4
    6394:	vfma.f32	d20, d0, d11
    6398:	ldmdbmi	fp, {r2, r5, r9, sp, lr}
    639c:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    63a0:	addvc	pc, r6, r0, lsl #10
    63a4:	strls	r4, [r0], #-1145	; 0xfffffb87
    63a8:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    63ac:	strbeq	lr, [fp, r7, lsr #14]!
    63b0:			; <UNDEFINED> instruction: 0xf104bf42
    63b4:			; <UNDEFINED> instruction: 0xf50454ee
    63b8:			; <UNDEFINED> instruction: 0xf5042456
    63bc:	ldrb	r6, [lr, -r0, lsr #9]
    63c0:	bl	17c43b4 <__snprintf_chk@plt+0x17c255c>
    63c4:	andeq	r2, r0, sl, lsl #13
    63c8:	andeq	r3, r1, r0, asr #24
    63cc:	andeq	r1, r0, r6, ror #24
    63d0:	andeq	r0, r0, r8, asr #3
    63d4:	andeq	r4, r1, r2, lsl r0
    63d8:	andeq	r2, r0, r2, lsr #12
    63dc:	andeq	r1, r0, r4, lsl #24
    63e0:	andeq	r3, r1, lr, asr #23
    63e4:	ldrdeq	r3, [r1], -ip
    63e8:	andeq	r2, r0, r2, lsl #11
    63ec:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    63f0:	andeq	r1, r0, lr, asr fp
    63f4:	strdeq	r1, [r0], -r8
    63f8:	andeq	r1, r0, lr, lsr pc
    63fc:	strdeq	r3, [r1], -lr
    6400:	muleq	r0, r0, r4
    6404:	andeq	r1, r0, sl, ror lr
    6408:	andeq	r1, r0, ip, ror #20
    640c:	andeq	r0, r0, r0
    6410:			; <UNDEFINED> instruction: 0x4604b510
    6414:			; <UNDEFINED> instruction: 0xf7fb6800
    6418:	stmdavs	r0!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    641c:	b	ffbc4410 <__snprintf_chk@plt+0xffbc25b8>
    6420:			; <UNDEFINED> instruction: 0xf7fb68a0
    6424:	stmiavs	r0!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    6428:	b	ffa4441c <__snprintf_chk@plt+0xffa425c4>
    642c:			; <UNDEFINED> instruction: 0xf7fb6920
    6430:	stmdbvs	r0!, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    6434:	b	ff8c4428 <__snprintf_chk@plt+0xff8c25d0>
    6438:	pop	{r5, r9, sl, lr}
    643c:			; <UNDEFINED> instruction: 0xf7fb4010
    6440:	svclt	0x0000badb
    6444:	svcmi	0x00f0e92d
    6448:			; <UNDEFINED> instruction: 0xf8dfb08d
    644c:	strmi	r4, [r6], -r0, asr #11
    6450:	vst4.8	{d25-d28}, [pc], r4
    6454:			; <UNDEFINED> instruction: 0xf8df7350
    6458:	ldrbtmi	r0, [ip], #-1464	; 0xfffffa48
    645c:	ldrge	pc, [r4, #2271]!	; 0x8df
    6460:			; <UNDEFINED> instruction: 0xf8df2247
    6464:	strcs	r9, [r0, #-1460]	; 0xfffffa4c
    6468:	ldrbtmi	r5, [sl], #2080	; 0x820
    646c:	stmdavs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    6470:			; <UNDEFINED> instruction: 0xf04f900b
    6474:	ldrbmi	r0, [r1], -r0
    6478:	strls	r4, [r6, #-1608]	; 0xfffff9b8
    647c:	strpl	lr, [r8, #-2509]	; 0xfffff633
    6480:			; <UNDEFINED> instruction: 0xf7fb950a
    6484:			; <UNDEFINED> instruction: 0xf8dfeac2
    6488:			; <UNDEFINED> instruction: 0x46301594
    648c:			; <UNDEFINED> instruction: 0xf7fb4479
    6490:			; <UNDEFINED> instruction: 0x4606ec90
    6494:			; <UNDEFINED> instruction: 0xf0002800
    6498:			; <UNDEFINED> instruction: 0x212481a3
    649c:			; <UNDEFINED> instruction: 0xf7fb2001
    64a0:			; <UNDEFINED> instruction: 0x4604ea5c
    64a4:			; <UNDEFINED> instruction: 0xf0002800
    64a8:	stmdbge	r8, {r1, r2, r5, r9, pc}
    64ac:	ldrtmi	sl, [r3], -r6, lsl #16
    64b0:			; <UNDEFINED> instruction: 0xf7fb220a
    64b4:	mulcc	r1, ip, ip
    64b8:	rscshi	pc, r6, r0
    64bc:	ldrtmi	sl, [r3], -r9, lsl #18
    64c0:	strtmi	r2, [r0], -sl, lsl #4
    64c4:	ldc	7, cr15, [r2], {251}	; 0xfb
    64c8:			; <UNDEFINED> instruction: 0xf0003001
    64cc:	stmdbge	sl, {r0, r2, r3, r5, r6, r7, pc}
    64d0:	andseq	pc, r4, r4, lsl #2
    64d4:	andcs	r4, sl, #53477376	; 0x3300000
    64d8:	stc	7, cr15, [r8], {251}	; 0xfb
    64dc:			; <UNDEFINED> instruction: 0xf0003001
    64e0:			; <UNDEFINED> instruction: 0xf8d480e3
    64e4:			; <UNDEFINED> instruction: 0xf8df8000
    64e8:			; <UNDEFINED> instruction: 0x46401538
    64ec:	tstls	r5, r9, ror r4
    64f0:	b	17c44e4 <__snprintf_chk@plt+0x17c268c>
    64f4:			; <UNDEFINED> instruction: 0xf8089905
    64f8:			; <UNDEFINED> instruction: 0xf8d45000
    64fc:			; <UNDEFINED> instruction: 0x46408014
    6500:	b	15c44f4 <__snprintf_chk@plt+0x15c269c>
    6504:			; <UNDEFINED> instruction: 0xf8089905
    6508:			; <UNDEFINED> instruction: 0xf8dd5000
    650c:			; <UNDEFINED> instruction: 0x46408018
    6510:	b	13c4504 <__snprintf_chk@plt+0x13c26ac>
    6514:			; <UNDEFINED> instruction: 0xf808213a
    6518:			; <UNDEFINED> instruction: 0xf8dd5000
    651c:			; <UNDEFINED> instruction: 0x4658b018
    6520:	bl	1fc4514 <__snprintf_chk@plt+0x1fc26bc>
    6524:	stmdacs	r0, {r7, r9, sl, lr}
    6528:	cmnhi	r4, r0	; <UNPREDICTABLE>
    652c:	andvc	sl, r5, r7, lsl #22
    6530:	andmi	pc, r0, #111	; 0x6f
    6534:			; <UNDEFINED> instruction: 0x46194658
    6538:	tstls	r2, pc, lsl r6
    653c:	stmib	sp, {r8, r9, sp}^
    6540:	movwcs	r2, #768	; 0x300
    6544:			; <UNDEFINED> instruction: 0xf7fb2200
    6548:	blls	201318 <__snprintf_chk@plt+0x1ff4c0>
    654c:	blcs	1ebd4 <__snprintf_chk@plt+0x1cd7c>
    6550:	rschi	pc, r6, r0, asr #32
    6554:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6558:			; <UNDEFINED> instruction: 0x4640213a
    655c:	bl	1844550 <__snprintf_chk@plt+0x18426f8>
    6560:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6564:	orrhi	pc, fp, r0
    6568:	smlatbeq	r8, r0, fp, lr
    656c:			; <UNDEFINED> instruction: 0xf7fb4640
    6570:	strmi	lr, [r0], r4, ror #20
    6574:	stmdacs	r0, {r5, r6, sp, lr}
    6578:	mvnhi	pc, r0
    657c:	teqcs	sl, r1, lsl #10
    6580:			; <UNDEFINED> instruction: 0xf7fb4628
    6584:	strmi	lr, [r0], lr, asr #22
    6588:			; <UNDEFINED> instruction: 0xf0002800
    658c:	blne	1066bd4 <__snprintf_chk@plt+0x1064d7c>
    6590:			; <UNDEFINED> instruction: 0xf7fb4628
    6594:			; <UNDEFINED> instruction: 0x4605ea52
    6598:	stmdacs	r0, {r5, r7, sp, lr}
    659c:	mvnshi	pc, r0
    65a0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    65a4:			; <UNDEFINED> instruction: 0x4640213a
    65a8:	bl	ec459c <__snprintf_chk@plt+0xec2744>
    65ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    65b0:	orrhi	pc, lr, r0
    65b4:	andle	r4, r9, r0, lsl #11
    65b8:	smlatbeq	r8, r0, fp, lr
    65bc:			; <UNDEFINED> instruction: 0xf7fb4640
    65c0:			; <UNDEFINED> instruction: 0x4680ea3c
    65c4:	stmdacs	r0, {r5, r6, r7, sp, lr}
    65c8:	teqhi	r2, r0	; <UNPREDICTABLE>
    65cc:	teqcs	sl, r1, lsl #10
    65d0:			; <UNDEFINED> instruction: 0xf7fb4628
    65d4:	strmi	lr, [r0], r6, lsr #22
    65d8:			; <UNDEFINED> instruction: 0xf0002800
    65dc:	blne	1066964 <__snprintf_chk@plt+0x1064b0c>
    65e0:			; <UNDEFINED> instruction: 0xf7fb4628
    65e4:	strmi	lr, [r5], -sl, lsr #20
    65e8:	stmdacs	r0, {r5, r8, sp, lr}
    65ec:	mvnshi	pc, r0
    65f0:	streq	pc, [r1, #-264]	; 0xfffffef8
    65f4:			; <UNDEFINED> instruction: 0x4628213a
    65f8:	bl	4c45ec <__snprintf_chk@plt+0x4c2794>
    65fc:	stmdacs	r0, {r7, r9, sl, lr}
    6600:	adchi	pc, sp, r0
    6604:	andcs	r2, r1, #0, 6
    6608:			; <UNDEFINED> instruction: 0xf06f7003
    660c:			; <UNDEFINED> instruction: 0xf04f4a00
    6610:	strtmi	r0, [r8], -r0, lsl #22
    6614:	strls	r2, [r2, -r0, lsl #6]
    6618:	blge	40d54 <__snprintf_chk@plt+0x3eefc>
    661c:	bl	1c4610 <__snprintf_chk@plt+0x1c27b8>
    6620:	mvnvs	r9, r7, lsl #20
    6624:	stmdals	r4, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
    6628:	msrcc	SPSR_x, #64, 4
    662c:	andls	r4, r3, #4145152	; 0x3f4000
    6630:	ldrbtmi	r2, [r9], #-677	; 0xfffffd5b
    6634:	andne	lr, r0, sp, asr #19
    6638:	ldmmi	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, lr}^
    663c:	strls	r4, [r2, #-1145]	; 0xfffffb87
    6640:			; <UNDEFINED> instruction: 0xf7fb4478
    6644:			; <UNDEFINED> instruction: 0xf108eb24
    6648:			; <UNDEFINED> instruction: 0xf06f0501
    664c:	movwcs	r4, #512	; 0x200
    6650:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    6654:	strtmi	r2, [r8], -r0, lsl #6
    6658:	movwcs	r2, #513	; 0x201
    665c:	b	ff9c4650 <__snprintf_chk@plt+0xff9c27f8>
    6660:	eorvs	r9, r0, #28672	; 0x7000
    6664:	stmdals	r4, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
    6668:	msrcc	SPSR_x, #64, 4
    666c:	andls	r4, r3, #240, 18	; 0x3c0000
    6670:	ldrbtmi	r2, [r9], #-684	; 0xfffffd54
    6674:	andne	lr, r0, sp, asr #19
    6678:	stmiami	pc!, {r1, r2, r3, r5, r6, r7, r8, fp, lr}^	; <UNPREDICTABLE>
    667c:	strls	r4, [r2, #-1145]	; 0xfffffb87
    6680:			; <UNDEFINED> instruction: 0xf7fb4478
    6684:	ldrtmi	lr, [r0], -r4, lsl #22
    6688:	bl	114467c <__snprintf_chk@plt+0x1142824>
    668c:			; <UNDEFINED> instruction: 0xf7fb9806
    6690:	stmibmi	sl!, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    6694:	vst2.<illegal width 64>	{d20-d21}, [pc :128], sl
    6698:	ldrbtmi	r7, [r9], #-848	; 0xfffffcb0
    669c:	ldrbtmi	r2, [r8], #-691	; 0xfffffd4d
    66a0:			; <UNDEFINED> instruction: 0xf7fb9400
    66a4:	eor	lr, ip, r6, asr sl
    66a8:	andcs	r4, r0, r6, ror #27
    66ac:			; <UNDEFINED> instruction: 0x4629447d
    66b0:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66b4:	svcls	0x000449e4
    66b8:	cmncc	r3, #64, 4	; <UNPREDICTABLE>
    66bc:	subscs	r4, sl, #2030043136	; 0x79000000
    66c0:	andls	r9, r0, r1, lsl #14
    66c4:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
    66c8:	b	ff8446bc <__snprintf_chk@plt+0xff842864>
    66cc:	andcs	r4, r0, r9, lsr #12
    66d0:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66d4:			; <UNDEFINED> instruction: 0xf7fb4639
    66d8:	ldrtmi	lr, [r0], -lr, asr #22
    66dc:	bl	6c46d0 <__snprintf_chk@plt+0x6c2878>
    66e0:			; <UNDEFINED> instruction: 0xf7fb9806
    66e4:	strtmi	lr, [r0], -ip, lsl #19
    66e8:	mrc2	7, 4, pc, cr2, cr15, {7}
    66ec:	strcs	r4, [r0], #-2520	; 0xfffff628
    66f0:	vst2.<illegal width 64>	{d20-d21}, [pc :64], r8
    66f4:	ldrbtmi	r7, [r9], #-848	; 0xfffffcb0
    66f8:	ldrbtmi	r2, [r8], #-698	; 0xfffffd46
    66fc:			; <UNDEFINED> instruction: 0xf7fb9400
    6700:	bmi	ff580fa8 <__snprintf_chk@plt+0xff57f150>
    6704:	ldrbtmi	r4, [sl], #-3010	; 0xfffff43e
    6708:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    670c:	subsmi	r9, sl, fp, lsl #22
    6710:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6714:	rschi	pc, sp, r0, asr #32
    6718:	andlt	r4, sp, r0, lsr #12
    671c:	svchi	0x00f0e8bd
    6720:	teqhi	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    6724:	ldrbtmi	r4, [r8], #1576	; 0x628
    6728:			; <UNDEFINED> instruction: 0xf7fb4641
    672c:	bls	140bbc <__snprintf_chk@plt+0x13ed64>
    6730:	ldrbmi	r9, [r1], -r7, lsl #30
    6734:	cmncc	r3, #64, 4	; <UNPREDICTABLE>
    6738:	andlt	pc, r8, sp, asr #17
    673c:	rsbscs	r9, r2, #268435456	; 0x10000000
    6740:	andls	r9, r0, r3, lsl #14
    6744:			; <UNDEFINED> instruction: 0xf7fb4648
    6748:	strbmi	lr, [r1], -r2, lsr #21
    674c:			; <UNDEFINED> instruction: 0xf7fb4628
    6750:	stmdbls	r4, {r4, r8, fp, sp, lr, pc}
    6754:	ldrbmi	r9, [sl], -r7, lsl #22
    6758:	bl	34474c <__snprintf_chk@plt+0x3428f4>
    675c:			; <UNDEFINED> instruction: 0xf06fe7bd
    6760:	movwcs	r4, #512	; 0x200
    6764:	stmib	sp, {r3, r5, r9, sl, lr}^
    6768:	strls	r2, [r2, -r0, lsl #6]
    676c:	movwcs	r2, #513	; 0x201
    6770:	b	1744764 <__snprintf_chk@plt+0x174290c>
    6774:	mvnvs	r9, r7, lsl #20
    6778:	addle	r2, r4, r0, lsl #20
    677c:	vadd.i8	d25, d0, d4
    6780:	ldmibmi	r7!, {r1, r5, r6, r8, r9, ip, sp}
    6784:	adccs	r9, r5, #805306368	; 0x30000000
    6788:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    678c:	ldmibmi	r5!, {ip}
    6790:	ldrbtmi	r4, [r9], #-2229	; 0xfffff74b
    6794:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    6798:	b	1e4478c <__snprintf_chk@plt+0x1e42934>
    679c:			; <UNDEFINED> instruction: 0x4628e773
    67a0:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67a4:			; <UNDEFINED> instruction: 0x61204605
    67a8:			; <UNDEFINED> instruction: 0xf47f2800
    67ac:	svcmi	0x00afaf6c
    67b0:	ldrbtmi	r4, [pc], #-3759	; 67b8 <__snprintf_chk@plt+0x4960>
    67b4:	ldrbtmi	r4, [lr], #-3247	; 0xfffff351
    67b8:	ldrbtmi	r4, [ip], #-1593	; 0xfffff9c7
    67bc:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67c0:			; <UNDEFINED> instruction: 0x46804631
    67c4:			; <UNDEFINED> instruction: 0xf7fb4628
    67c8:	stmibmi	fp!, {r2, r4, r6, r7, fp, sp, lr, pc}
    67cc:	msrcc	SPSR_x, #64, 4
    67d0:	ldrbtmi	r2, [r9], #-664	; 0xfffffd68
    67d4:	andhi	pc, r0, sp, asr #17
    67d8:	andls	r9, r2, r1, lsl #8
    67dc:	rsc	r4, ip, r0, lsr #12
    67e0:	ldrbtmi	r4, [ip], #-3238	; 0xfffff35a
    67e4:			; <UNDEFINED> instruction: 0xf7fb4621
    67e8:	stcls	8, cr14, [r4, #-784]	; 0xfffffcf0
    67ec:	cmncc	r3, #64, 4	; <UNPREDICTABLE>
    67f0:	ldrbmi	r2, [r1], -fp, asr #4
    67f4:	andls	r9, r0, r1, lsl #10
    67f8:			; <UNDEFINED> instruction: 0xf7fb4648
    67fc:	strtmi	lr, [r1], -r8, asr #20
    6800:			; <UNDEFINED> instruction: 0xf7fb4630
    6804:			; <UNDEFINED> instruction: 0x4629e8b6
    6808:	b	fed447fc <__snprintf_chk@plt+0xfed429a4>
    680c:			; <UNDEFINED> instruction: 0xf7fb9806
    6810:			; <UNDEFINED> instruction: 0xe76be8f6
    6814:	ldrbtmi	r4, [sp], #-3482	; 0xfffff266
    6818:			; <UNDEFINED> instruction: 0xf7fb4629
    681c:	svcls	0x0004e8aa
    6820:	vmin.s8	q10, q0, <illegal reg q0.5>
    6824:	rsbcs	r3, ip, #-872415231	; 0xcc000001
    6828:	andls	r9, r0, r1, lsl #14
    682c:	strb	r4, [fp, -r8, asr #12]
    6830:	ldcmi	14, cr4, [r5, #592]	; 0x250
    6834:	cfldrsmi	mvf4, [r5], {126}	; 0x7e
    6838:			; <UNDEFINED> instruction: 0x4631447d
    683c:			; <UNDEFINED> instruction: 0xf7fb447c
    6840:			; <UNDEFINED> instruction: 0x4629e898
    6844:	strbmi	r4, [r0], -r7, lsl #12
    6848:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    684c:	addscs	r4, r0, #144, 18	; 0x240000
    6850:	msrcc	SPSR_x, #64, 4
    6854:	smlsdxls	r0, r9, r4, r4
    6858:	andls	r9, r2, r1, lsl #8
    685c:			; <UNDEFINED> instruction: 0xf7fb4620
    6860:			; <UNDEFINED> instruction: 0x4631ea16
    6864:			; <UNDEFINED> instruction: 0xf7fb4640
    6868:	strtmi	lr, [r9], -r4, lsl #17
    686c:	strbmi	r4, [r0], -r5, lsl #12
    6870:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6874:	strmi	r4, [r2], -r1, lsr #12
    6878:			; <UNDEFINED> instruction: 0xf7fb4628
    687c:			; <UNDEFINED> instruction: 0xf8dfe92c
    6880:	ldrbtmi	r8, [r8], #532	; 0x214
    6884:			; <UNDEFINED> instruction: 0xf7fb4641
    6888:	svcls	0x0004e874
    688c:	vmin.s8	q10, q0, <illegal reg q0.5>
    6890:	rsbscs	r3, r9, #-872415231	; 0xcc000001
    6894:	andls	r9, r0, r1, lsl #14
    6898:			; <UNDEFINED> instruction: 0xf7fb4648
    689c:			; <UNDEFINED> instruction: 0x4641e9f8
    68a0:			; <UNDEFINED> instruction: 0xf7fb4628
    68a4:	ldrtmi	lr, [r9], -r6, ror #16
    68a8:	b	194489c <__snprintf_chk@plt+0x1942a44>
    68ac:	ldclmi	7, cr14, [sl, #-84]!	; 0xffffffac
    68b0:	ldrbtmi	r2, [sp], #-0
    68b4:			; <UNDEFINED> instruction: 0xf7fb4629
    68b8:	svcls	0x0004e85c
    68bc:	vmul.i8	q10, q0, <illegal reg q11.5>
    68c0:	addcs	r3, r2, #-872415231	; 0xcc000001
    68c4:	smlsdxls	r1, r9, r4, r4
    68c8:	ldmdami	r5!, {ip, pc}^
    68cc:	uxtah	r4, fp, r8, ror #8
    68d0:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    68d4:			; <UNDEFINED> instruction: 0x464144f8
    68d8:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68dc:	ldmdbmi	r2!, {r2, r8, r9, sl, fp, ip, pc}^
    68e0:	cmncc	r3, #64, 4	; <UNPREDICTABLE>
    68e4:	ldrbtmi	r2, [r9], #-651	; 0xfffffd75
    68e8:	andls	r9, r0, r1, lsl #14
    68ec:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    68f0:			; <UNDEFINED> instruction: 0xf7fbe7d3
    68f4:	cdpmi	8, 6, cr14, cr14, cr6, {6}
    68f8:	ldrbtmi	r4, [lr], #-3438	; 0xfffff292
    68fc:			; <UNDEFINED> instruction: 0x4631447d
    6900:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6904:	strmi	r4, [r7], -r9, lsr #12
    6908:			; <UNDEFINED> instruction: 0xf7fb4620
    690c:	subscs	lr, r6, #3276800	; 0x320000
    6910:	msrcc	SPSR_x, #64, 4
    6914:	smlsdls	r0, r1, r6, r4
    6918:	andls	pc, r4, sp, asr #17
    691c:	strbmi	r9, [r8], -r2
    6920:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6924:			; <UNDEFINED> instruction: 0x46204631
    6928:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    692c:	strmi	r4, [r5], -r9, lsr #12
    6930:			; <UNDEFINED> instruction: 0xf7fb4620
    6934:			; <UNDEFINED> instruction: 0x4649e81e
    6938:	strtmi	r4, [r8], -r2, lsl #12
    693c:	stmia	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6940:	mrrcmi	13, 5, r4, lr, cr13
    6944:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    6948:			; <UNDEFINED> instruction: 0xf7fb4629
    694c:			; <UNDEFINED> instruction: 0x4621e812
    6950:	strbmi	r4, [r0], -r6, lsl #12
    6954:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6958:	vqsub.s8	q9, q0, <illegal reg q14.5>
    695c:	ldrbmi	r3, [r1], -r2, ror #6
    6960:			; <UNDEFINED> instruction: 0xf8cd9600
    6964:	andls	r9, r2, r4
    6968:			; <UNDEFINED> instruction: 0xf7fb4648
    696c:			; <UNDEFINED> instruction: 0x4629e990
    6970:			; <UNDEFINED> instruction: 0xf7fa4640
    6974:	qsub8mi	lr, r1, lr
    6978:	strbmi	r4, [r0], -r4, lsl #12
    697c:	svc	0x00f8f7fa
    6980:	strmi	r4, [r2], -r9, asr #12
    6984:			; <UNDEFINED> instruction: 0xf7fb4620
    6988:	svcmi	0x004de8a6
    698c:	ldrbtmi	r4, [pc], #-3661	; 6994 <__snprintf_chk@plt+0x4b3c>
    6990:	ldrbtmi	r4, [lr], #-3149	; 0xfffff3b3
    6994:	ldrbtmi	r4, [ip], #-1593	; 0xfffff9c7
    6998:	svc	0x00eaf7fa
    699c:			; <UNDEFINED> instruction: 0x46804631
    69a0:			; <UNDEFINED> instruction: 0xf7fa4628
    69a4:	stmdbmi	r9, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    69a8:	msrcc	SPSR_x, #64, 4
    69ac:	ldrbtmi	r2, [r9], #-646	; 0xfffffd7a
    69b0:	andhi	pc, r0, sp, asr #17
    69b4:	andls	r9, r2, r1, lsl #8
    69b8:			; <UNDEFINED> instruction: 0xf7fb4620
    69bc:	ldrtmi	lr, [r9], -r8, ror #18
    69c0:			; <UNDEFINED> instruction: 0xf7fa4628
    69c4:			; <UNDEFINED> instruction: 0x4631efd6
    69c8:	strtmi	r4, [r8], -r6, lsl #12
    69cc:	svc	0x00d0f7fa
    69d0:	strmi	r4, [r2], -r1, lsr #12
    69d4:			; <UNDEFINED> instruction: 0xf7fb4630
    69d8:	svcmi	0x003de87e
    69dc:	ldrbtmi	r4, [pc], #-3645	; 69e4 <__snprintf_chk@plt+0x4b8c>
    69e0:	ldrbtmi	r4, [lr], #-3133	; 0xfffff3c3
    69e4:	ldrbtmi	r4, [ip], #-1593	; 0xfffff9c7
    69e8:	svc	0x00c2f7fa
    69ec:			; <UNDEFINED> instruction: 0x46804631
    69f0:			; <UNDEFINED> instruction: 0xf7fa4628
    69f4:	ldmdbmi	r9!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    69f8:	msrcc	SPSR_x, #64, 4
    69fc:	ldrbtmi	r2, [r9], #-668	; 0xfffffd64
    6a00:	andhi	pc, r0, sp, asr #17
    6a04:	andls	r9, r2, r1, lsl #8
    6a08:	ldrb	r4, [r6, r0, lsr #12]
    6a0c:	andeq	r3, r1, lr, lsl #19
    6a10:	andeq	r0, r0, r8, asr #3
    6a14:	andeq	r2, r0, r2, asr r5
    6a18:	andeq	r2, r0, r0, lsl #14
    6a1c:	andeq	r1, r0, r0, asr #2
    6a20:	muleq	r0, r0, ip
    6a24:	andeq	r2, r0, r6, ror r4
    6a28:	andeq	r2, r0, r0, lsl #7
    6a2c:	andeq	r2, r0, ip, lsr #10
    6a30:	andeq	r2, r0, r2, lsr #8
    6a34:	andeq	r2, r0, r0, asr #6
    6a38:	andeq	r2, r0, ip, ror #9
    6a3c:	andeq	r2, r0, r2, lsr #6
    6a40:	andeq	r2, r0, lr, asr #9
    6a44:	andeq	r2, r0, r8, lsr r3
    6a48:	andeq	r2, r0, r0, lsl #6
    6a4c:	andeq	r2, r0, r6, lsr #9
    6a50:	andeq	r2, r0, r6, asr #5
    6a54:	andeq	r2, r0, r2, ror r4
    6a58:	andeq	r3, r1, r2, ror #13
    6a5c:	strdeq	r2, [r0], -r6
    6a60:	andeq	r2, r0, r0, lsr #6
    6a64:	andeq	r2, r0, sl, lsr #4
    6a68:	ldrdeq	r2, [r0], -r6
    6a6c:	andeq	r1, r0, lr, lsr #13
    6a70:			; <UNDEFINED> instruction: 0x000016b2
    6a74:			; <UNDEFINED> instruction: 0x000023b2
    6a78:	andeq	r2, r0, sl, ror #3
    6a7c:	andeq	r1, r0, r6, lsr #18
    6a80:	andeq	r2, r0, r6, ror #3
    6a84:	andeq	r1, r0, ip, lsr #12
    6a88:	andeq	r1, r0, r0, lsr r6
    6a8c:	andeq	r2, r0, r0, lsr r3
    6a90:	andeq	r2, r0, r8, ror #2
    6a94:			; <UNDEFINED> instruction: 0x000021b2
    6a98:	muleq	r0, lr, r1
    6a9c:	strdeq	r2, [r0], -r8
    6aa0:	andeq	r2, r0, r0, lsr #5
    6aa4:	muleq	r0, ip, r1
    6aa8:	ldrdeq	r2, [r0], -r6
    6aac:	andeq	r2, r0, lr, ror r2
    6ab0:	andeq	r1, r0, r6, ror #10
    6ab4:	andeq	r1, r0, ip, ror #10
    6ab8:	andeq	r1, r0, ip, lsl r5
    6abc:	andeq	r1, r0, r2, lsr #10
    6ac0:	ldrdeq	r1, [r0], -r2
    6ac4:	ldrdeq	r1, [r0], -r6
    6ac8:	ldrdeq	r2, [r0], -r6
    6acc:	andeq	r2, r0, lr
    6ad0:	andeq	r1, r0, r2, lsl #9
    6ad4:	andeq	r1, r0, r6, lsl #9
    6ad8:	andeq	r2, r0, r6, lsl #3
    6adc:			; <UNDEFINED> instruction: 0x00001fbe
    6ae0:			; <UNDEFINED> instruction: 0x4604b570
    6ae4:			; <UNDEFINED> instruction: 0x460d483a
    6ae8:	vst2.8	{d20,d22}, [pc :256], sl
    6aec:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    6af0:	blhi	c1fac <__snprintf_chk@plt+0xc0154>
    6af4:	ldrbtmi	r3, [r9], #-16
    6af8:	cdp	2, 11, cr2, cr0, cr2, {6}
    6afc:			; <UNDEFINED> instruction: 0xf7fa8b40
    6b00:	cdp	15, 11, cr14, cr7, cr4, {4}
    6b04:	vmov.f64	d7, #64	; 0x3e000000  0.125
    6b08:	vneg.f64	d24, d7
    6b0c:	eorsle	pc, r8, r0, lsl sl	; <UNPREDICTABLE>
    6b10:	bvc	42268 <__snprintf_chk@plt+0x40410>
    6b14:	rscsne	pc, pc, ip, asr #12
    6b18:	addscc	pc, sl, r3, asr #13
    6b1c:	blmi	ac21a0 <__snprintf_chk@plt+0xac0348>
    6b20:	blvc	ffa02608 <__snprintf_chk@plt+0xffa007b0>
    6b24:	blvs	242548 <__snprintf_chk@plt+0x2406f0>
    6b28:	bvc	82280 <__snprintf_chk@plt+0x80428>
    6b2c:	blpl	ffa02614 <__snprintf_chk@plt+0xffa007bc>
    6b30:	blvc	24254c <__snprintf_chk@plt+0x2406f4>
    6b34:	blpl	ff1c2730 <__snprintf_chk@plt+0xff1c08d8>
    6b38:	bne	fe442394 <__snprintf_chk@plt+0xfe44053c>
    6b3c:	blpl	ff982624 <__snprintf_chk@plt+0xff9807cc>
    6b40:	blvs	1182420 <__snprintf_chk@plt+0x11805c8>
    6b44:	blvc	ff202640 <__snprintf_chk@plt+0xff2007e8>
    6b48:	cdp	0, 11, cr6, cr8, cr1, {1}
    6b4c:	vmls.f64	d7, d22, d7
    6b50:	vmov.f64	d23, #212	; 0xbea00000 -0.3125000
    6b54:	vnmla.f64	d7, d23, d7
    6b58:	vstr	s7, [r4, #576]	; 0x240
    6b5c:	addmi	r7, r3, #4096	; 0x1000
    6b60:			; <UNDEFINED> instruction: 0xf44fdd0f
    6b64:	vrshr.s8	<illegal reg q10.5>, q4, #4
    6b68:	ldrmi	r4, [sl], #-613	; 0xfffffd9b
    6b6c:	addmi	r1, r2, #19968	; 0x4e00
    6b70:	stcne	15, cr11, [lr], {193}	; 0xc1
    6b74:	sbcsmi	pc, r8, #1325400064	; 0x4f000000
    6b78:	sbceq	pc, sl, #200, 12	; 0xc800000
    6b7c:	stmib	r4, {r1, r4, r6, r7, fp, ip}^
    6b80:	cmplt	r5, r0, lsl #4
    6b84:	stmdavs	sl!, {r0, r1, r5, fp, sp, lr}
    6b88:	mulsle	r4, r3, r2
    6b8c:	movwcs	fp, #8140	; 0x1fcc
    6b90:	tstlt	r3, r0, lsl #6
    6b94:	stmib	r4, {r0, r1, r3, r5, r6, fp, sp, lr}^
    6b98:	ldc	3, cr2, [sp]
    6b9c:			; <UNDEFINED> instruction: 0xf44f8b02
    6ba0:	stmdami	sp, {r4, r6, r8, r9, ip, sp, lr}
    6ba4:	stmdbmi	sp, {r3, r4, r6, r7, r9, sp}
    6ba8:	pop	{r3, r4, r5, r6, sl, lr}
    6bac:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    6bb0:			; <UNDEFINED> instruction: 0xf7fa3010
    6bb4:	stmdavs	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    6bb8:	addmi	r6, fp, #6881280	; 0x690000
    6bbc:	movwcs	fp, #4052	; 0xfd4
    6bc0:	strb	r2, [r6, r1, lsl #6]!
    6bc4:	andhi	pc, r0, pc, lsr #7
    6bc8:	andeq	r0, r0, r0
    6bcc:	bicmi	ip, sp, r5, ror #26
    6bd0:	andeq	r2, r0, lr, ror r0
    6bd4:	andeq	r1, r0, r6, asr #29
    6bd8:	andeq	r1, r0, r4, asr #31
    6bdc:	andeq	r1, r0, lr, lsl #28
    6be0:	svcmi	0x00f0e92d
    6be4:	ldcmi	6, cr4, [r5, #60]!	; 0x3c
    6be8:	ldcmi	0, cr11, [r5], #572	; 0x23c
    6bec:	ldrbtmi	r4, [sp], #-1665	; 0xfffff97f
    6bf0:	ldmibmi	r5!, {r2, r4, r5, r7, r8, r9, fp, lr}
    6bf4:	stmdbpl	ip!, {r0, r1, r4, r7, r9, sl, lr}
    6bf8:			; <UNDEFINED> instruction: 0xf103447b
    6bfc:	ldrbtmi	r0, [r9], #-32	; 0xffffffe0
    6c00:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6c04:	stmdavs	r4!, {r0, r1, r2, r5, r6, r7, r9, sp}
    6c08:			; <UNDEFINED> instruction: 0xf04f940d
    6c0c:			; <UNDEFINED> instruction: 0xf7fa0400
    6c10:			; <UNDEFINED> instruction: 0xf7faeefc
    6c14:	strbmi	lr, [fp], -r2, ror #31
    6c18:	strmi	r6, [r6], -r1, lsl #16
    6c1c:	movwcc	r4, #5660	; 0x161c
    6c20:			; <UNDEFINED> instruction: 0xf8317822
    6c24:			; <UNDEFINED> instruction: 0xf4155012
    6c28:	mvnsle	r6, r0, lsl #10
    6c2c:	beq	281ac4 <__snprintf_chk@plt+0x27fc6c>
    6c30:	svceq	0x0017f1ba
    6c34:	rschi	pc, r1, r0, lsl #4
    6c38:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6c3c:	tstcs	r8, #76546048	; 0x4900000
    6c40:			; <UNDEFINED> instruction: 0x46404652
    6c44:	stmdbeq	r3, {r0, r2, r3, r8, r9, fp, sp, lr, pc}
    6c48:	svc	0x0038f7fa
    6c4c:	ldrmi	sl, [sl], #2830	; 0xb0e
    6c50:	andmi	pc, r0, #111	; 0x6f
    6c54:			; <UNDEFINED> instruction: 0xf8cd2300
    6c58:	stmib	sp, {r3, ip, pc}^
    6c5c:	strbmi	r2, [r0], -r0, lsl #6
    6c60:	ldcpl	8, cr15, [ip], {10}
    6c64:	movwcs	r2, #512	; 0x200
    6c68:	svc	0x00e0f7fa
    6c6c:			; <UNDEFINED> instruction: 0xa018f8dd
    6c70:			; <UNDEFINED> instruction: 0xf1ba6038
    6c74:			; <UNDEFINED> instruction: 0xf0400f00
    6c78:	stmdavc	r3!, {r0, r1, r3, r4, r6, r7, pc}
    6c7c:	andle	r2, r4, lr, lsr #22
    6c80:	mulcs	r0, fp, r8
    6c84:			; <UNDEFINED> instruction: 0xf040429a
    6c88:	ldmdavs	r2!, {r0, r2, r3, r4, r7, pc}
    6c8c:	beq	830a4 <__snprintf_chk@plt+0x8124c>
    6c90:			; <UNDEFINED> instruction: 0xf8327863
    6c94:			; <UNDEFINED> instruction: 0xf4133013
    6c98:	cmnle	r9, r0, lsl #2
    6c9c:	rscscc	pc, pc, #79	; 0x4f
    6ca0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    6ca4:	stmib	sp, {r6, r9, sl, lr}^
    6ca8:			; <UNDEFINED> instruction: 0xf8cd2300
    6cac:	andcs	r9, r0, #8
    6cb0:			; <UNDEFINED> instruction: 0xf88d2300
    6cb4:			; <UNDEFINED> instruction: 0xf7fa101c
    6cb8:			; <UNDEFINED> instruction: 0xf8ddefba
    6cbc:			; <UNDEFINED> instruction: 0x4654e018
    6cc0:			; <UNDEFINED> instruction: 0xf1be4675
    6cc4:	andsle	r0, ip, r0, lsl #30
    6cc8:	vadd.i8	d20, d16, d0
    6ccc:	stmibmi	r0, {r1, r5, r6, r8, r9, ip, sp}
    6cd0:	addvc	pc, r8, #1325400064	; 0x4f000000
    6cd4:	ldrbtmi	r4, [r8], #-3199	; 0xfffff381
    6cd8:	eorcc	r4, r0, r9, ror r4
    6cdc:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6ce0:	strls	r8, [r0], #-3585	; 0xfffff1ff
    6ce4:	stmib	sp, {sl, sp}^
    6ce8:			; <UNDEFINED> instruction: 0xf7fa1004
    6cec:	ldmib	sp, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    6cf0:	vst4.8	{d17-d20}, [pc], r4
    6cf4:	vst2.16	{d23-d26}, [pc :64], r0
    6cf8:	strls	r7, [r0], #-649	; 0xfffffd77
    6cfc:	svc	0x0028f7fa
    6d00:	stmdane	r3, {r0, r1, r2, r5, sp, lr, pc}
    6d04:	streq	pc, [r1, #-261]	; 0xfffffefb
    6d08:			; <UNDEFINED> instruction: 0x0c01eb41
    6d0c:	bl	130d07c <__snprintf_chk@plt+0x130b224>
    6d10:	ldmdane	r3, {r2, r3, sl, fp}
    6d14:	tsteq	r1, ip, asr #22
    6d18:	ldrdmi	r1, [r9, #-136]	; 0xffffff78
    6d1c:	mvnsle	r2, r9, lsl #26
    6d20:	rsbsvs	r6, r8, r2, lsr r8
    6d24:			; <UNDEFINED> instruction: 0xf8327823
    6d28:	ldreq	r3, [r9], #19
    6d2c:			; <UNDEFINED> instruction: 0xf814d505
    6d30:			; <UNDEFINED> instruction: 0xf8323f01
    6d34:	ldreq	r3, [fp], #19
    6d38:	stmdami	r7!, {r0, r3, r4, r5, r6, r7, sl, ip, lr, pc}^
    6d3c:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6d40:	vmla.i8	q10, q0, q11
    6d44:	ldrbtmi	r1, [r8], #-551	; 0xfffffdd9
    6d48:	eorcc	r9, r0, r0, lsl #8
    6d4c:			; <UNDEFINED> instruction: 0xf7fa4479
    6d50:	bmi	1902678 <__snprintf_chk@plt+0x1900820>
    6d54:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    6d58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d5c:	subsmi	r9, sl, sp, lsl #22
    6d60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d64:	adchi	pc, r7, r0, asr #32
    6d68:	andlt	r4, pc, r0, lsr #12
    6d6c:	svchi	0x00f0e8bd
    6d70:			; <UNDEFINED> instruction: 0xf8144654
    6d74:			; <UNDEFINED> instruction: 0xf8323f01
    6d78:			; <UNDEFINED> instruction: 0xf41bb013
    6d7c:	mvnsle	r6, r0, lsl #22
    6d80:	streq	lr, [sl, #-2980]	; 0xfffff45c
    6d84:	stmdble	lr!, {r0, r1, r2, r4, r8, sl, fp, sp}^
    6d88:	vtst.8	q10, q0, q3
    6d8c:	ldmdbmi	r6, {r1, r5, r6, r8, r9, ip, sp}^
    6d90:	addvc	pc, r4, #1325400064	; 0x4f000000
    6d94:	ldrbtmi	r4, [r8], #-3157	; 0xfffff3ab
    6d98:	eorcc	r4, r0, r9, ror r4
    6d9c:			; <UNDEFINED> instruction: 0xf8cd447c
    6da0:	strls	sl, [r0], #-4
    6da4:	stmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    6da8:			; <UNDEFINED> instruction: 0xf7fa1004
    6dac:	ldmib	sp, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6db0:	vst4.8	{d17-d20}, [pc], r4
    6db4:	vst2.16	{d23-d26}, [pc :64], r0
    6db8:			; <UNDEFINED> instruction: 0xf8cd7285
    6dbc:			; <UNDEFINED> instruction: 0xf7fab000
    6dc0:	strb	lr, [r6, r8, asr #29]
    6dc4:	vadd.i8	q10, q0, q5
    6dc8:	stmdbmi	sl, {r1, r5, r6, r8, r9, ip, sp}^
    6dcc:	sfmmi	f2, 2, [sl, #-1012]	; 0xfffffc0c
    6dd0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6dd4:	strls	r3, [r1], #-32	; 0xffffffe0
    6dd8:	strls	r4, [r0, #-1149]	; 0xfffffb83
    6ddc:	stmib	sp, {r2, r4, r6, r9, sl, lr}^
    6de0:			; <UNDEFINED> instruction: 0xf7fa1004
    6de4:	ldmib	sp, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    6de8:	vst4.8	{d17-d20}, [pc], r4
    6dec:	rscscs	r7, pc, #80, 6	; 0x40000001
    6df0:	andge	pc, r0, sp, asr #17
    6df4:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6df8:	stmdami	r0, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    6dfc:	msrcc	SPSR_x, #64, 4
    6e00:	rsccs	r4, lr, #1032192	; 0xfc000
    6e04:	ldrbtmi	r4, [r8], #-3135	; 0xfffff3c1
    6e08:	eorcc	r4, r0, r9, ror r4
    6e0c:			; <UNDEFINED> instruction: 0xf8cd447c
    6e10:	strls	r9, [r0], #-4
    6e14:	stmib	sp, {r2, r3, r5, r9, sl, lr}^
    6e18:			; <UNDEFINED> instruction: 0xf7fa1004
    6e1c:	ldmib	sp, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    6e20:	vst4.8	{d17-d20}, [pc], r4
    6e24:	rscscs	r7, r0, #80, 6	; 0x40000001
    6e28:			; <UNDEFINED> instruction: 0xf7fa9500
    6e2c:			; <UNDEFINED> instruction: 0xe790ee92
    6e30:	vtst.8	d20, d0, d21
    6e34:	ldmdbmi	r5!, {r1, r5, r6, r8, r9, ip, sp}
    6e38:	lfmmi	f2, 4, [r5], #-984	; 0xfffffc28
    6e3c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6e40:	ldrbtmi	r3, [ip], #-32	; 0xffffffe0
    6e44:	bhi	81580 <__snprintf_chk@plt+0x7f728>
    6e48:	strtmi	r9, [ip], -r0, lsl #8
    6e4c:	andne	lr, r4, sp, asr #19
    6e50:	svc	0x001cf7fa
    6e54:	ldrdne	lr, [r4], -sp
    6e58:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6e5c:	strls	r2, [r0, #-760]	; 0xfffffd08
    6e60:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
    6e64:			; <UNDEFINED> instruction: 0x4651e775
    6e68:			; <UNDEFINED> instruction: 0x462a2318
    6e6c:			; <UNDEFINED> instruction: 0xf7fa4640
    6e70:			; <UNDEFINED> instruction: 0xf04fee26
    6e74:			; <UNDEFINED> instruction: 0xf06f30ff
    6e78:	stmib	sp, {r8, lr}^
    6e7c:	stmdbge	lr, {r8}
    6e80:	andls	pc, r8, sp, asr #17
    6e84:	andcs	r4, r0, #687865856	; 0x29000000
    6e88:	strbmi	r2, [r0], -r0, lsl #6
    6e8c:	ldclt	8, cr15, [ip], {1}
    6e90:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6e94:			; <UNDEFINED> instruction: 0xe018f8dd
    6e98:	svceq	0x0000f1be
    6e9c:	svcge	0x0014f47f
    6ea0:	stmdale	r5, {r3, r8, sl, fp, sp}
    6ea4:	andcs	lr, sl, #11796480	; 0xb40000
    6ea8:	stccc	3, cr2, [r1, #-0]
    6eac:			; <UNDEFINED> instruction: 0xf956f000
    6eb0:	mvnsle	r2, r9, lsl #26
    6eb4:			; <UNDEFINED> instruction: 0xf7fae734
    6eb8:	svclt	0x0000ede4
    6ebc:	strdeq	r3, [r1], -sl
    6ec0:	andeq	r0, r0, r8, asr #3
    6ec4:	andeq	r1, r0, r4, ror pc
    6ec8:			; <UNDEFINED> instruction: 0x00001dbe
    6ecc:	muleq	r0, r6, lr
    6ed0:	andeq	r1, r0, r4, ror #25
    6ed4:	andeq	r1, r0, r0, ror lr
    6ed8:	andeq	r1, r0, r6, lsr #28
    6edc:	andeq	r1, r0, r0, ror ip
    6ee0:	muleq	r1, r2, r0
    6ee4:	ldrdeq	r1, [r0], -r6
    6ee8:	andeq	r1, r0, r4, lsr #24
    6eec:	andeq	r1, r0, r8, lsl #27
    6ef0:	muleq	r0, ip, sp
    6ef4:	andeq	r1, r0, sl, ror #23
    6ef8:	andeq	r1, r0, r4, lsr #26
    6efc:	andeq	r1, r0, r6, ror #26
    6f00:			; <UNDEFINED> instruction: 0x00001bb4
    6f04:			; <UNDEFINED> instruction: 0x00001cb0
    6f08:	andeq	r1, r0, r0, lsr sp
    6f0c:	andeq	r1, r0, lr, ror fp
    6f10:	muleq	r0, lr, ip
    6f14:			; <UNDEFINED> instruction: 0xc1b8f8df
    6f18:	mvnsmi	lr, #737280	; 0xb4000
    6f1c:	cfstrdmi	mvd4, [sp], #-1008	; 0xfffffc10
    6f20:	blmi	1b7313c <__snprintf_chk@plt+0x1b712e4>
    6f24:	stmdbmi	sp!, {r1, r2, r3, r9, sl, lr}^
    6f28:			; <UNDEFINED> instruction: 0xf85caf02
    6f2c:	ldrbtmi	r4, [fp], #-4
    6f30:	ldrbtmi	r4, [r9], #-1664	; 0xfffff980
    6f34:	eoreq	pc, ip, r3, lsl #2
    6f38:	vst1.8	{d20-d22}, [pc :64], r5
    6f3c:	vcge.s8	<illegal reg q11.5>, q0, q0
    6f40:	stmdavs	r4!, {r0, r3, r4, r5, r9, ip}
    6f44:			; <UNDEFINED> instruction: 0xf04f9403
    6f48:			; <UNDEFINED> instruction: 0xf7fa0400
    6f4c:	movwcs	lr, #3422	; 0xd5e
    6f50:	ldrtmi	r4, [r9], -r0, asr #12
    6f54:	adcvs	r2, fp, sl, lsl #4
    6f58:	mrc	7, 2, APSR_nzcv, cr6, cr10, {7}
    6f5c:	ldrdls	pc, [r8], -sp
    6f60:	andsle	r4, r1, r1, asr #11
    6f64:			; <UNDEFINED> instruction: 0xf7fa4604
    6f68:			; <UNDEFINED> instruction: 0xf899ee38
    6f6c:	stmdavs	r2, {ip, sp}
    6f70:			; <UNDEFINED> instruction: 0xf8324680
    6f74:	vst1.8			; <UNDEFINED> instruction: 0xf4833013
    6f78:	vsubw.u8	<illegal reg q10.5>, <illegal reg q1.5>, d0
    6f7c:	stccs	3, cr3, [r7], {64}	; 0x40
    6f80:			; <UNDEFINED> instruction: 0xf043bf88
    6f84:	bicslt	r0, fp, r1, lsl #6
    6f88:	strcs	r4, [r0], #-2133	; 0xfffff7ab
    6f8c:	vst2.16	{d20,d22}, [pc :64], r5
    6f90:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    6f94:	rsbsne	pc, r5, #64, 4
    6f98:	ldrbtmi	r3, [r9], #-44	; 0xffffffd4
    6f9c:			; <UNDEFINED> instruction: 0xf7fa9400
    6fa0:	strtmi	lr, [r0], -r6, asr #29
    6fa4:	blmi	12d98ec <__snprintf_chk@plt+0x12d7a94>
    6fa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6fac:	blls	e101c <__snprintf_chk@plt+0xdf1c4>
    6fb0:			; <UNDEFINED> instruction: 0xf04f405a
    6fb4:			; <UNDEFINED> instruction: 0xf0400300
    6fb8:	andlt	r8, r5, r8, lsl #1
    6fbc:	mvnshi	lr, #12386304	; 0xbd0000
    6fc0:	rsbsle	r2, r5, r6, lsl #24
    6fc4:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    6fc8:	bne	921030 <__snprintf_chk@plt+0x91f1d8>
    6fcc:			; <UNDEFINED> instruction: 0xf89960ec
    6fd0:			; <UNDEFINED> instruction: 0xf1093001
    6fd4:			; <UNDEFINED> instruction: 0xf8320001
    6fd8:	ldreq	r3, [r9], #19
    6fdc:	stmdavs	sl!, {r0, r5, r6, sl, ip, lr, pc}
    6fe0:			; <UNDEFINED> instruction: 0xf7ff4631
    6fe4:			; <UNDEFINED> instruction: 0x4604fdfd
    6fe8:	sbcle	r2, sp, r0, lsl #16
    6fec:	blcs	1613a0 <__snprintf_chk@plt+0x15f548>
    6ff0:	blcs	1fb0b0 <__snprintf_chk@plt+0x1f9258>
    6ff4:			; <UNDEFINED> instruction: 0xf7fad017
    6ff8:	movwcs	lr, #3622	; 0xe26
    6ffc:	andcs	r4, sl, #59768832	; 0x3900000
    7000:	strmi	r6, [r6], -r3
    7004:			; <UNDEFINED> instruction: 0xf7fa4620
    7008:	blls	c2810 <__snprintf_chk@plt+0xc09b8>
    700c:	adcsle	r4, fp, r3, lsr #5
    7010:	blcs	25084 <__snprintf_chk@plt+0x2322c>
    7014:	ldmdavs	r3!, {r3, r4, r5, r7, r8, ip, lr, pc}
    7018:	svclt	0x00082b22
    701c:	svccc	0x00fff1b0
    7020:	strhvs	sp, [r8, -r2]!
    7024:			; <UNDEFINED> instruction: 0xf105e005
    7028:			; <UNDEFINED> instruction: 0xf7fa0110
    702c:			; <UNDEFINED> instruction: 0x3001edb8
    7030:	stmdami	pc!, {r1, r3, r5, r7, ip, lr, pc}	; <UNPREDICTABLE>
    7034:	stmdbmi	pc!, {r0, sl, sp}	; <UNPREDICTABLE>
    7038:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    703c:	vqshl.s8	q10, q12, q0
    7040:	eorcc	r1, ip, r3, ror r2
    7044:	strls	r4, [r0], #-1145	; 0xfffffb87
    7048:	mrc	7, 3, APSR_nzcv, cr0, cr10, {7}
    704c:	str	r4, [r9, r0, lsr #12]!
    7050:	ldrtmi	r2, [r9], -sl, lsl #4
    7054:	ldcl	7, cr15, [r8, #1000]	; 0x3e8
    7058:	adcmi	r9, r3, #2048	; 0x800
    705c:			; <UNDEFINED> instruction: 0xf8d8d094
    7060:	ldmdavc	r9, {sp}
    7064:	andsne	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    7068:	strle	r0, [sp, #1164]	; 0x48c
    706c:	blle	fe2d1074 <__snprintf_chk@plt+0xfe2cf21c>
    7070:			; <UNDEFINED> instruction: 0x61281c5c
    7074:			; <UNDEFINED> instruction: 0xf832785b
    7078:	ldreq	r3, [r9], #19
    707c:			; <UNDEFINED> instruction: 0x4639d41e
    7080:	strtmi	r2, [r0], -sl, lsl #4
    7084:	stcl	7, cr15, [r0, #1000]	; 0x3e8
    7088:	adcmi	r9, r3, #2048	; 0x800
    708c:	svcge	0x007cf43f
    7090:	blcs	25104 <__snprintf_chk@plt+0x232ac>
    7094:	svcge	0x0078f47f
    7098:	svclt	0x00a82800
    709c:	ble	ff21f644 <__snprintf_chk@plt+0xff21d7ec>
    70a0:			; <UNDEFINED> instruction: 0xf810e772
    70a4:			; <UNDEFINED> instruction: 0xf8323f01
    70a8:	ldreq	r3, [fp], #19
    70ac:			; <UNDEFINED> instruction: 0xe796d4f9
    70b0:	tstcs	r2, r1, lsl fp
    70b4:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
    70b8:	usada8	r6, r9, r0, r6
    70bc:	svccc	0x0001f814
    70c0:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    70c4:	ldrbtle	r0, [r9], #1179	; 0x49b
    70c8:			; <UNDEFINED> instruction: 0xf7fae7d9
    70cc:	svclt	0x0000ecda
    70d0:	andeq	r2, r1, ip, asr #29
    70d4:	andeq	r0, r0, r8, asr #3
    70d8:	andeq	r1, r0, lr, lsr ip
    70dc:	andeq	r1, r0, sl, lsl #21
    70e0:	ldrdeq	r1, [r0], -sl
    70e4:	andeq	r1, r0, r2, lsr #20
    70e8:	andeq	r2, r1, r0, asr #28
    70ec:	andeq	r3, r1, lr, lsr r2
    70f0:	andeq	r1, r0, r0, lsr fp
    70f4:	andeq	r1, r0, r8, ror r9
    70f8:	andeq	r3, r1, lr, asr #2
    70fc:			; <UNDEFINED> instruction: 0xf7ffb108
    7100:	ldrbmi	fp, [r0, -r7, lsl #19]!
    7104:	addlt	fp, r2, r0, lsl r5
    7108:	andls	r4, r1, ip, lsl #12
    710c:			; <UNDEFINED> instruction: 0xf7faa801
    7110:			; <UNDEFINED> instruction: 0xb1a8ed40
    7114:	tstcs	r0, sp, lsl #20
    7118:	ldrbtmi	r4, [sl], #-1539	; 0xfffff9fd
    711c:	rsbsne	pc, pc, r2, lsl #17
    7120:	bmi	2f5758 <__snprintf_chk@plt+0x2f3900>
    7124:	cfstrsmi	mvf4, [fp], {122}	; 0x7a
    7128:	ldrbtmi	r2, [ip], #-384	; 0xfffffe80
    712c:			; <UNDEFINED> instruction: 0xf7fa4620
    7130:			; <UNDEFINED> instruction: 0xb128ed22
    7134:			; <UNDEFINED> instruction: 0x307ff894
    7138:			; <UNDEFINED> instruction: 0x4620b913
    713c:	ldclt	0, cr11, [r0, #-8]
    7140:	andlt	r2, r2, r0
    7144:	bmi	13658c <__snprintf_chk@plt+0x134734>
    7148:			; <UNDEFINED> instruction: 0xe7ec447a
    714c:	andeq	r3, r1, lr, ror #1
    7150:	muleq	r0, r0, sl
    7154:	ldrdeq	r3, [r1], -lr
    7158:	andeq	r1, r0, r0, ror #20
    715c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7160:	svclt	0x00be2900
    7164:			; <UNDEFINED> instruction: 0xf04f2000
    7168:	and	r4, r6, r0, lsl #2
    716c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7170:			; <UNDEFINED> instruction: 0xf06fbf1c
    7174:			; <UNDEFINED> instruction: 0xf04f4100
    7178:			; <UNDEFINED> instruction: 0xf00030ff
    717c:			; <UNDEFINED> instruction: 0xf1adb83f
    7180:	stmdb	sp!, {r3, sl, fp}^
    7184:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    7188:	blcs	3ddb4 <__snprintf_chk@plt+0x3bf5c>
    718c:			; <UNDEFINED> instruction: 0xf000db1a
    7190:			; <UNDEFINED> instruction: 0xf8ddf83b
    7194:	ldmib	sp, {r2, sp, lr, pc}^
    7198:	andlt	r2, r4, r2, lsl #6
    719c:	submi	r4, r0, #112, 14	; 0x1c00000
    71a0:	cmpeq	r1, r1, ror #22
    71a4:	blle	6d1dac <__snprintf_chk@plt+0x6cff54>
    71a8:			; <UNDEFINED> instruction: 0xf82ef000
    71ac:	ldrd	pc, [r4], -sp
    71b0:	movwcs	lr, #10717	; 0x29dd
    71b4:	submi	fp, r0, #4
    71b8:	cmpeq	r1, r1, ror #22
    71bc:	bl	18d7b0c <__snprintf_chk@plt+0x18d5cb4>
    71c0:	ldrbmi	r0, [r0, -r3, asr #6]!
    71c4:	bl	18d7b14 <__snprintf_chk@plt+0x18d5cbc>
    71c8:			; <UNDEFINED> instruction: 0xf0000343
    71cc:			; <UNDEFINED> instruction: 0xf8ddf81d
    71d0:	ldmib	sp, {r2, sp, lr, pc}^
    71d4:	andlt	r2, r4, r2, lsl #6
    71d8:	bl	1857ae0 <__snprintf_chk@plt+0x1855c88>
    71dc:	ldrbmi	r0, [r0, -r1, asr #2]!
    71e0:	bl	18d7b30 <__snprintf_chk@plt+0x18d5cd8>
    71e4:			; <UNDEFINED> instruction: 0xf0000343
    71e8:			; <UNDEFINED> instruction: 0xf8ddf80f
    71ec:	ldmib	sp, {r2, sp, lr, pc}^
    71f0:	andlt	r2, r4, r2, lsl #6
    71f4:	bl	18d7b44 <__snprintf_chk@plt+0x18d5cec>
    71f8:	ldrbmi	r0, [r0, -r3, asr #6]!
    71fc:			; <UNDEFINED> instruction: 0xf04fb502
    7200:			; <UNDEFINED> instruction: 0xf7fa0008
    7204:	vstrlt	d14, [r2, #-704]	; 0xfffffd40
    7208:	svclt	0x00084299
    720c:	push	{r4, r7, r9, lr}
    7210:			; <UNDEFINED> instruction: 0x46044ff0
    7214:	andcs	fp, r0, r8, lsr pc
    7218:			; <UNDEFINED> instruction: 0xf8dd460d
    721c:	svclt	0x0038c024
    7220:	cmnle	fp, #1048576	; 0x100000
    7224:			; <UNDEFINED> instruction: 0x46994690
    7228:			; <UNDEFINED> instruction: 0xf283fab3
    722c:	rsbsle	r2, r0, r0, lsl #22
    7230:			; <UNDEFINED> instruction: 0xf385fab5
    7234:	rsble	r2, r8, r0, lsl #26
    7238:			; <UNDEFINED> instruction: 0xf1a21ad2
    723c:	blx	24aac4 <__snprintf_chk@plt+0x248c6c>
    7240:	blx	245e50 <__snprintf_chk@plt+0x243ff8>
    7244:			; <UNDEFINED> instruction: 0xf1c2f30e
    7248:	b	12c8ed0 <__snprintf_chk@plt+0x12c7078>
    724c:	blx	a09e60 <__snprintf_chk@plt+0xa08008>
    7250:	b	1303e74 <__snprintf_chk@plt+0x130201c>
    7254:	blx	209e68 <__snprintf_chk@plt+0x208010>
    7258:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    725c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7260:	andcs	fp, r0, ip, lsr pc
    7264:	movwle	r4, #42497	; 0xa601
    7268:	bl	fed0f274 <__snprintf_chk@plt+0xfed0d41c>
    726c:	blx	829c <__snprintf_chk@plt+0x6444>
    7270:	blx	8436b0 <__snprintf_chk@plt+0x841858>
    7274:	bl	1983e98 <__snprintf_chk@plt+0x1982040>
    7278:	tstmi	r9, #46137344	; 0x2c00000
    727c:	bcs	174c4 <__snprintf_chk@plt+0x1566c>
    7280:	b	13fb378 <__snprintf_chk@plt+0x13f9520>
    7284:	b	13c93f4 <__snprintf_chk@plt+0x13c759c>
    7288:	b	12097fc <__snprintf_chk@plt+0x12079a4>
    728c:	ldrmi	r7, [r6], -fp, asr #17
    7290:	bl	fed3f2c4 <__snprintf_chk@plt+0xfed3d46c>
    7294:	bl	1947ebc <__snprintf_chk@plt+0x1946064>
    7298:	ldmne	fp, {r0, r3, r9, fp}^
    729c:	beq	2c1fcc <__snprintf_chk@plt+0x2c0174>
    72a0:			; <UNDEFINED> instruction: 0xf14a1c5c
    72a4:	cfsh32cc	mvfx0, mvfx1, #0
    72a8:	strbmi	sp, [sp, #-7]
    72ac:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    72b0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    72b4:	adfccsz	f4, f1, #5.0
    72b8:	blx	17ba9c <__snprintf_chk@plt+0x179c44>
    72bc:	blx	944ee0 <__snprintf_chk@plt+0x943088>
    72c0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    72c4:	vseleq.f32	s30, s28, s11
    72c8:	blx	94d6d0 <__snprintf_chk@plt+0x94b878>
    72cc:	b	11052dc <__snprintf_chk@plt+0x1103484>
    72d0:			; <UNDEFINED> instruction: 0xf1a2040e
    72d4:			; <UNDEFINED> instruction: 0xf1c20720
    72d8:	blx	208b60 <__snprintf_chk@plt+0x206d08>
    72dc:	blx	143eec <__snprintf_chk@plt+0x142094>
    72e0:	blx	144f04 <__snprintf_chk@plt+0x1430ac>
    72e4:	b	1103af4 <__snprintf_chk@plt+0x1101c9c>
    72e8:	blx	907f0c <__snprintf_chk@plt+0x9060b4>
    72ec:	bl	1184b0c <__snprintf_chk@plt+0x1182cb4>
    72f0:	teqmi	r3, #1073741824	; 0x40000000
    72f4:	strbmi	r1, [r5], -r0, lsl #21
    72f8:	tsteq	r3, r1, ror #22
    72fc:	svceq	0x0000f1bc
    7300:	stmib	ip, {r0, ip, lr, pc}^
    7304:	pop	{r8, sl, lr}
    7308:	blx	fed2b2d0 <__snprintf_chk@plt+0xfed29478>
    730c:	msrcc	CPSR_, #132, 6	; 0x10000002
    7310:	blx	fee41160 <__snprintf_chk@plt+0xfee3f308>
    7314:	blx	fed83d3c <__snprintf_chk@plt+0xfed81ee4>
    7318:	eorcc	pc, r0, #335544322	; 0x14000002
    731c:	orrle	r2, fp, r0, lsl #26
    7320:	svclt	0x0000e7f3
    7324:	mvnsmi	lr, #737280	; 0xb4000
    7328:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    732c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    7330:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7334:	bl	45324 <__snprintf_chk@plt+0x434cc>
    7338:	blne	1d98534 <__snprintf_chk@plt+0x1d966dc>
    733c:	strhle	r1, [sl], -r6
    7340:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7344:	svccc	0x0004f855
    7348:	strbmi	r3, [sl], -r1, lsl #8
    734c:	ldrtmi	r4, [r8], -r1, asr #12
    7350:	adcmi	r4, r6, #152, 14	; 0x2600000
    7354:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7358:	svclt	0x000083f8
    735c:	andeq	r2, r1, r2, ror r3
    7360:	andeq	r2, r1, r8, ror #6
    7364:	svclt	0x00004770

Disassembly of section .fini:

00007368 <.fini>:
    7368:	push	{r3, lr}
    736c:	pop	{r3, pc}
