/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Fri May  3 15:54:49 KST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkCsrFile.h"


/* Literal declarations */
static unsigned int const UWide_literal_77_haaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									  2863311530u,
									  2730u };
static tUWide const UWide_literal_77_haaaaaaaaaaaaaaaaaaa(77u,
							  UWide_literal_77_haaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("\nCycle %d ----------------------------------------------------",
					 62u);


/* Constructor */
MOD_mkCsrFile::MOD_mkCsrFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_coreId(simHdl, "coreId", this, 32u, 0u, (tUInt8)0u),
    INST_csrFifo_clearReq_ehrReg(simHdl, "csrFifo_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_clearReq_ignored_wires_0(simHdl,
					  "csrFifo_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_csrFifo_clearReq_ignored_wires_1(simHdl,
					  "csrFifo_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_csrFifo_clearReq_virtual_reg_0(simHdl, "csrFifo_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_virtual_reg_1(simHdl, "csrFifo_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_wires_0(simHdl, "csrFifo_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_wires_1(simHdl, "csrFifo_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_data_0(simHdl, "csrFifo_data_0", this, 76u),
    INST_csrFifo_data_1(simHdl, "csrFifo_data_1", this, 76u),
    INST_csrFifo_deqP(simHdl, "csrFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_deqReq_ehrReg(simHdl, "csrFifo_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_0(simHdl, "csrFifo_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_1(simHdl, "csrFifo_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_2(simHdl, "csrFifo_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_0(simHdl, "csrFifo_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_1(simHdl, "csrFifo_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_2(simHdl, "csrFifo_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_0(simHdl, "csrFifo_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_1(simHdl, "csrFifo_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_2(simHdl, "csrFifo_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_empty(simHdl, "csrFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_csrFifo_enqP(simHdl, "csrFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_enqReq_ehrReg(simHdl,
			       "csrFifo_enqReq_ehrReg",
			       this,
			       77u,
			       bs_wide_tmp(77u).set_bits_in_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_bits_in_word32(2u,
															  0u,
															  13u),
								 2u,
								 0u,
								 13u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
										     1u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
													0u),
			       (tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_0(simHdl,
					"csrFifo_enqReq_ignored_wires_0",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_1(simHdl,
					"csrFifo_enqReq_ignored_wires_1",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_2(simHdl,
					"csrFifo_enqReq_ignored_wires_2",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_0(simHdl, "csrFifo_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_1(simHdl, "csrFifo_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_2(simHdl, "csrFifo_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_0(simHdl, "csrFifo_enqReq_wires_0", this, 77u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_1(simHdl, "csrFifo_enqReq_wires_1", this, 77u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_2(simHdl, "csrFifo_enqReq_wires_2", this, 77u, (tUInt8)0u),
    INST_csrFifo_full(simHdl, "csrFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_numInsts(simHdl, "numInsts", this, 32u, 0u, (tUInt8)0u),
    INST_startReg(simHdl, "startReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_clearReq_ehrReg(simHdl,
				    "toHostFifo_clearReq_ehrReg",
				    this,
				    1u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_0(simHdl,
					     "toHostFifo_clearReq_ignored_wires_0",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_1(simHdl,
					     "toHostFifo_clearReq_ignored_wires_1",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_0(simHdl,
					   "toHostFifo_clearReq_virtual_reg_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_1(simHdl,
					   "toHostFifo_clearReq_virtual_reg_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_0(simHdl, "toHostFifo_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_1(simHdl, "toHostFifo_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_data_0(simHdl, "toHostFifo_data_0", this, 50u),
    INST_toHostFifo_data_1(simHdl, "toHostFifo_data_1", this, 50u),
    INST_toHostFifo_deqP(simHdl, "toHostFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ehrReg(simHdl, "toHostFifo_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_0(simHdl,
					   "toHostFifo_deqReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_1(simHdl,
					   "toHostFifo_deqReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_2(simHdl,
					   "toHostFifo_deqReq_ignored_wires_2",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_0(simHdl,
					 "toHostFifo_deqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_1(simHdl,
					 "toHostFifo_deqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_2(simHdl,
					 "toHostFifo_deqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_0(simHdl, "toHostFifo_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_1(simHdl, "toHostFifo_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_2(simHdl, "toHostFifo_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_toHostFifo_empty(simHdl, "toHostFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toHostFifo_enqP(simHdl, "toHostFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_enqReq_ehrReg(simHdl,
				  "toHostFifo_enqReq_ehrReg",
				  this,
				  51u,
				  750599937895082llu,
				  (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_0(simHdl,
					   "toHostFifo_enqReq_ignored_wires_0",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_1(simHdl,
					   "toHostFifo_enqReq_ignored_wires_1",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_2(simHdl,
					   "toHostFifo_enqReq_ignored_wires_2",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_0(simHdl,
					 "toHostFifo_enqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_1(simHdl,
					 "toHostFifo_enqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_2(simHdl,
					 "toHostFifo_enqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_0(simHdl, "toHostFifo_enqReq_wires_0", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_1(simHdl, "toHostFifo_enqReq_wires_1", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_2(simHdl, "toHostFifo_enqReq_wires_2", this, 51u, (tUInt8)0u),
    INST_toHostFifo_full(simHdl, "toHostFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_csrFifo_enqReq_wires_2_wget____d88(77u),
    DEF_csrFifo_enqReq_wires_1_wget____d90(77u),
    DEF_csrFifo_enqReq_wires_0_wget____d92(77u),
    DEF_csrFifo_enqReq_ehrReg___d93(77u),
    DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165(76u),
    DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163(76u),
    DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164(76u),
    DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96(77u),
    DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95(77u),
    DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94(77u),
    DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169(76u),
    DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168(76u),
    DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167(76u),
    DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166(76u),
    DEF__0_CONCAT_DONTCARE___d172(77u)
{
  symbol_count = 81u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCsrFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "coreId", SYM_MODULE, &INST_coreId);
  init_symbol(&symbols[1u], "csrFifo_clearReq_ehrReg", SYM_MODULE, &INST_csrFifo_clearReq_ehrReg);
  init_symbol(&symbols[2u],
	      "csrFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[3u],
	      "csrFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[4u],
	      "csrFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[5u],
	      "csrFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[6u], "csrFifo_clearReq_wires_0", SYM_MODULE, &INST_csrFifo_clearReq_wires_0);
  init_symbol(&symbols[7u], "csrFifo_clearReq_wires_1", SYM_MODULE, &INST_csrFifo_clearReq_wires_1);
  init_symbol(&symbols[8u], "csrFifo_data_0", SYM_MODULE, &INST_csrFifo_data_0);
  init_symbol(&symbols[9u], "csrFifo_data_1", SYM_MODULE, &INST_csrFifo_data_1);
  init_symbol(&symbols[10u], "csrFifo_deqP", SYM_MODULE, &INST_csrFifo_deqP);
  init_symbol(&symbols[11u], "csrFifo_deqReq_ehrReg", SYM_MODULE, &INST_csrFifo_deqReq_ehrReg);
  init_symbol(&symbols[12u],
	      "csrFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[13u],
	      "csrFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[14u],
	      "csrFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[15u],
	      "csrFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[16u],
	      "csrFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[17u],
	      "csrFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[18u], "csrFifo_deqReq_wires_0", SYM_MODULE, &INST_csrFifo_deqReq_wires_0);
  init_symbol(&symbols[19u], "csrFifo_deqReq_wires_1", SYM_MODULE, &INST_csrFifo_deqReq_wires_1);
  init_symbol(&symbols[20u], "csrFifo_deqReq_wires_2", SYM_MODULE, &INST_csrFifo_deqReq_wires_2);
  init_symbol(&symbols[21u], "csrFifo_empty", SYM_MODULE, &INST_csrFifo_empty);
  init_symbol(&symbols[22u], "csrFifo_enqP", SYM_MODULE, &INST_csrFifo_enqP);
  init_symbol(&symbols[23u], "csrFifo_enqReq_ehrReg", SYM_MODULE, &INST_csrFifo_enqReq_ehrReg);
  init_symbol(&symbols[24u],
	      "csrFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[25u],
	      "csrFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[26u],
	      "csrFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[27u],
	      "csrFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[28u],
	      "csrFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[29u],
	      "csrFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[30u], "csrFifo_enqReq_wires_0", SYM_MODULE, &INST_csrFifo_enqReq_wires_0);
  init_symbol(&symbols[31u], "csrFifo_enqReq_wires_1", SYM_MODULE, &INST_csrFifo_enqReq_wires_1);
  init_symbol(&symbols[32u], "csrFifo_enqReq_wires_2", SYM_MODULE, &INST_csrFifo_enqReq_wires_2);
  init_symbol(&symbols[33u], "csrFifo_full", SYM_MODULE, &INST_csrFifo_full);
  init_symbol(&symbols[34u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[35u], "numInsts", SYM_MODULE, &INST_numInsts);
  init_symbol(&symbols[36u], "RL_count", SYM_RULE);
  init_symbol(&symbols[37u], "RL_csrFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[38u], "RL_csrFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[39u], "RL_csrFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[40u], "RL_csrFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[41u], "RL_toHostFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[42u], "RL_toHostFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[43u], "RL_toHostFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[44u], "RL_toHostFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[45u], "startReg", SYM_MODULE, &INST_startReg);
  init_symbol(&symbols[46u],
	      "toHostFifo_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ehrReg);
  init_symbol(&symbols[47u],
	      "toHostFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[48u],
	      "toHostFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[49u],
	      "toHostFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[50u],
	      "toHostFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[51u],
	      "toHostFifo_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_0);
  init_symbol(&symbols[52u],
	      "toHostFifo_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_1);
  init_symbol(&symbols[53u], "toHostFifo_data_0", SYM_MODULE, &INST_toHostFifo_data_0);
  init_symbol(&symbols[54u], "toHostFifo_data_1", SYM_MODULE, &INST_toHostFifo_data_1);
  init_symbol(&symbols[55u], "toHostFifo_deqP", SYM_MODULE, &INST_toHostFifo_deqP);
  init_symbol(&symbols[56u], "toHostFifo_deqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_deqReq_ehrReg);
  init_symbol(&symbols[57u],
	      "toHostFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[58u],
	      "toHostFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[59u],
	      "toHostFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[60u],
	      "toHostFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[61u],
	      "toHostFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[62u],
	      "toHostFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[63u],
	      "toHostFifo_deqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_0);
  init_symbol(&symbols[64u],
	      "toHostFifo_deqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_1);
  init_symbol(&symbols[65u],
	      "toHostFifo_deqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_2);
  init_symbol(&symbols[66u], "toHostFifo_empty", SYM_MODULE, &INST_toHostFifo_empty);
  init_symbol(&symbols[67u], "toHostFifo_empty__h5910", SYM_DEF, &DEF_toHostFifo_empty__h5910, 1u);
  init_symbol(&symbols[68u], "toHostFifo_enqP", SYM_MODULE, &INST_toHostFifo_enqP);
  init_symbol(&symbols[69u], "toHostFifo_enqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_enqReq_ehrReg);
  init_symbol(&symbols[70u],
	      "toHostFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[71u],
	      "toHostFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[72u],
	      "toHostFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[73u],
	      "toHostFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[74u],
	      "toHostFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[75u],
	      "toHostFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[76u],
	      "toHostFifo_enqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_0);
  init_symbol(&symbols[77u],
	      "toHostFifo_enqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_1);
  init_symbol(&symbols[78u],
	      "toHostFifo_enqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_2);
  init_symbol(&symbols[79u], "toHostFifo_full", SYM_MODULE, &INST_toHostFifo_full);
  init_symbol(&symbols[80u], "toHostFifo_full__h5872", SYM_DEF, &DEF_toHostFifo_full__h5872, 1u);
}


/* Rule actions */

void MOD_mkCsrFile::RL_toHostFifo_enqReq_canonicalize()
{
  tUInt64 DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10;
  DEF_toHostFifo_enqReq_wires_1_wget____d4 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d6 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d3 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d5 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? DEF_toHostFifo_enqReq_wires_1_wget____d4 : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? DEF_toHostFifo_enqReq_wires_0_wget____d6 : DEF_toHostFifo_enqReq_ehrReg___d7);
  DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10 = INST_toHostFifo_enqReq_wires_2.METH_whas() ? INST_toHostFifo_enqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
  INST_toHostFifo_enqReq_ehrReg.METH_write(DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d10);
}

void MOD_mkCsrFile::RL_toHostFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20;
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d17);
  DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20 = INST_toHostFifo_deqReq_wires_2.METH_whas() ? INST_toHostFifo_deqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
  INST_toHostFifo_deqReq_ehrReg.METH_write(DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d20);
}

void MOD_mkCsrFile::RL_toHostFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27;
  DEF_toHostFifo_clearReq_wires_0_whas____d23 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_wires_0_wget____d24 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg__h3825 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_toHostFifo_clearReq_wires_0_whas____d23 ? DEF_toHostFifo_clearReq_wires_0_wget____d24 : DEF_toHostFifo_clearReq_ehrReg__h3825;
  DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27 = INST_toHostFifo_clearReq_wires_1.METH_whas() ? INST_toHostFifo_clearReq_wires_1.METH_wget() : DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
  INST_toHostFifo_clearReq_ehrReg.METH_write(DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d27);
}

void MOD_mkCsrFile::RL_toHostFifo_canonicalize()
{
  tUInt64 DEF__0_CONCAT_DONTCARE___d86;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d55;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d46;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d60;
  tUInt8 DEF_toHostFifo_enqP_1_EQ_0_8_AND_toHostFifo_clearR_ETC___d70;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d69;
  tUInt8 DEF_toHostFifo_enqP_1_EQ_1_4_AND_toHostFifo_clearR_ETC___d85;
  tUInt8 DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d67;
  tUInt8 DEF_v__h4820;
  tUInt8 DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40;
  tUInt8 DEF_next_deqP___1__h5789;
  tUInt8 DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_8__ETC___d49;
  tUInt64 DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d83;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read____d28;
  tUInt8 DEF_v__h4444;
  tUInt8 DEF__theResult_____2__h5359;
  tUInt8 DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_ETC___d56;
  tUInt8 DEF_toHostFifo_enqP__h5342;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32;
  DEF_toHostFifo_empty__h5910 = INST_toHostFifo_empty.METH_read();
  DEF_toHostFifo_full__h5872 = INST_toHostFifo_full.METH_read();
  DEF_toHostFifo_enqP__h5342 = INST_toHostFifo_enqP.METH_read();
  DEF_toHostFifo_enqReq_wires_1_wget____d4 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d6 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_wires_0_whas____d23 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 = INST_toHostFifo_clearReq_virtual_reg_1.METH_read();
  DEF_toHostFifo_clearReq_wires_0_wget____d24 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_ehrReg__h3825 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32 = DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 || (DEF_toHostFifo_clearReq_wires_0_whas____d23 ? !DEF_toHostFifo_clearReq_wires_0_wget____d24 : !DEF_toHostFifo_clearReq_ehrReg__h3825);
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_toHostFifo_clearReq_wires_0_whas____d23 ? DEF_toHostFifo_clearReq_wires_0_wget____d24 : DEF_toHostFifo_clearReq_ehrReg__h3825;
  DEF_toHostFifo_enqReq_wires_1_whas____d3 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d5 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_x__h14352 = INST_toHostFifo_deqP.METH_read();
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? DEF_toHostFifo_enqReq_wires_1_wget____d4 : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? DEF_toHostFifo_enqReq_wires_0_wget____d6 : DEF_toHostFifo_enqReq_ehrReg___d7);
  DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d83 = DEF_toHostFifo_enqReq_wires_1_whas____d3 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_1_wget____d4) : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_0_wget____d6) : (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d7));
  DEF_next_deqP___1__h5789 = !DEF_x__h14352 && (tUInt8)1u & (DEF_x__h14352 + (tUInt8)1u);
  DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40 = !INST_toHostFifo_enqReq_virtual_reg_2.METH_read() && (DEF_toHostFifo_enqReq_wires_1_whas____d3 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d4 >> 50u) : (DEF_toHostFifo_enqReq_wires_0_whas____d5 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d6 >> 50u) : (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d7 >> 50u)));
  DEF_v__h4820 = !DEF_toHostFifo_enqP__h5342 && (tUInt8)1u & (DEF_toHostFifo_enqP__h5342 + (tUInt8)1u);
  DEF_v__h4444 = DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40 ? DEF_v__h4820 : DEF_toHostFifo_enqP__h5342;
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d17);
  DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_8__ETC___d49 = !INST_toHostFifo_deqReq_virtual_reg_2.METH_read() && DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
  DEF__theResult_____2__h5359 = DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_8__ETC___d49 ? DEF_next_deqP___1__h5789 : DEF_x__h14352;
  DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_ETC___d56 = DEF__theResult_____2__h5359 == DEF_v__h4444;
  DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d67 = (!DEF_toHostFifo_clearReq_virtual_reg_1_read____d28 && DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26) || (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_ETC___d56 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40 ? DEF_toHostFifo_empty__h5910 : DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_8__ETC___d49 || DEF_toHostFifo_empty__h5910));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d69 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32 && DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40;
  DEF_toHostFifo_enqP_1_EQ_1_4_AND_toHostFifo_clearR_ETC___d85 = DEF_toHostFifo_enqP__h5342 == (tUInt8)1u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d69;
  DEF_toHostFifo_enqP_1_EQ_0_8_AND_toHostFifo_clearR_ETC___d70 = DEF_toHostFifo_enqP__h5342 == (tUInt8)0u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d69;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d60 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32 && (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__7_ETC___d56 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d40 || DEF_toHostFifo_full__h5872));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d46 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32 && DEF_v__h4444;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d55 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d32 && DEF__theResult_____2__h5359;
  DEF__0_CONCAT_DONTCARE___d86 = 750599937895082llu;
  INST_toHostFifo_enqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d46);
  INST_toHostFifo_deqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d55);
  INST_toHostFifo_full.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d60);
  INST_toHostFifo_empty.METH_write(DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d67);
  if (DEF_toHostFifo_enqP_1_EQ_0_8_AND_toHostFifo_clearR_ETC___d70)
    INST_toHostFifo_data_0.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d83);
  if (DEF_toHostFifo_enqP_1_EQ_1_4_AND_toHostFifo_clearR_ETC___d85)
    INST_toHostFifo_data_1.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d83);
  INST_toHostFifo_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_toHostFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_toHostFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26);
  INST_toHostFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d86);
  INST_toHostFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9);
  INST_toHostFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19);
  INST_toHostFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkCsrFile::RL_csrFifo_enqReq_canonicalize()
{
  DEF_csrFifo_enqReq_wires_2_wget____d88 = INST_csrFifo_enqReq_wires_2.METH_wget();
  DEF_csrFifo_enqReq_wires_1_wget____d90 = INST_csrFifo_enqReq_wires_1.METH_wget();
  DEF_csrFifo_enqReq_wires_0_wget____d92 = INST_csrFifo_enqReq_wires_0.METH_wget();
  DEF_csrFifo_enqReq_ehrReg___d93 = INST_csrFifo_enqReq_ehrReg.METH_read();
  DEF_csrFifo_enqReq_wires_1_whas____d89 = INST_csrFifo_enqReq_wires_1.METH_whas();
  DEF_csrFifo_enqReq_wires_0_whas____d91 = INST_csrFifo_enqReq_wires_0.METH_whas();
  DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94 = DEF_csrFifo_enqReq_wires_0_whas____d91 ? DEF_csrFifo_enqReq_wires_0_wget____d92 : DEF_csrFifo_enqReq_ehrReg___d93;
  DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95 = DEF_csrFifo_enqReq_wires_1_whas____d89 ? DEF_csrFifo_enqReq_wires_1_wget____d90 : DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94;
  DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96 = INST_csrFifo_enqReq_wires_2.METH_whas() ? DEF_csrFifo_enqReq_wires_2_wget____d88 : DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95;
  INST_csrFifo_enqReq_ehrReg.METH_write(DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96);
}

void MOD_mkCsrFile::RL_csrFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_csrFifo_deqReq_wires_2_whas__7_THEN_csrFifo_ETC___d106;
  DEF_csrFifo_deqReq_ehrReg__h9579 = INST_csrFifo_deqReq_ehrReg.METH_read();
  DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105 = INST_csrFifo_deqReq_wires_1.METH_whas() ? INST_csrFifo_deqReq_wires_1.METH_wget() : (INST_csrFifo_deqReq_wires_0.METH_whas() ? INST_csrFifo_deqReq_wires_0.METH_wget() : DEF_csrFifo_deqReq_ehrReg__h9579);
  DEF_IF_csrFifo_deqReq_wires_2_whas__7_THEN_csrFifo_ETC___d106 = INST_csrFifo_deqReq_wires_2.METH_whas() ? INST_csrFifo_deqReq_wires_2.METH_wget() : DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105;
  INST_csrFifo_deqReq_ehrReg.METH_write(DEF_IF_csrFifo_deqReq_wires_2_whas__7_THEN_csrFifo_ETC___d106);
}

void MOD_mkCsrFile::RL_csrFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_csrFifo_clearReq_wires_1_whas__07_THEN_csrF_ETC___d113;
  DEF_csrFifo_clearReq_wires_0_whas____d109 = INST_csrFifo_clearReq_wires_0.METH_whas();
  DEF_csrFifo_clearReq_wires_0_wget____d110 = INST_csrFifo_clearReq_wires_0.METH_wget();
  DEF_csrFifo_clearReq_ehrReg__h10572 = INST_csrFifo_clearReq_ehrReg.METH_read();
  DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112 = DEF_csrFifo_clearReq_wires_0_whas____d109 ? DEF_csrFifo_clearReq_wires_0_wget____d110 : DEF_csrFifo_clearReq_ehrReg__h10572;
  DEF_IF_csrFifo_clearReq_wires_1_whas__07_THEN_csrF_ETC___d113 = INST_csrFifo_clearReq_wires_1.METH_whas() ? INST_csrFifo_clearReq_wires_1.METH_wget() : DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112;
  INST_csrFifo_clearReq_ehrReg.METH_write(DEF_IF_csrFifo_clearReq_wires_1_whas__07_THEN_csrF_ETC___d113);
}

void MOD_mkCsrFile::RL_csrFifo_canonicalize()
{
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d141;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d132;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d146;
  tUInt8 DEF_csrFifo_enqP_27_EQ_0_54_AND_csrFifo_clearReq_v_ETC___d156;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d155;
  tUInt8 DEF_csrFifo_enqP_27_EQ_1_70_AND_csrFifo_clearReq_v_ETC___d171;
  tUInt8 DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__14_47_ETC___d153;
  tUInt8 DEF_v__h11564;
  tUInt8 DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126;
  tUInt8 DEF_next_deqP___1__h12609;
  tUInt8 DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_34_A_ETC___d135;
  tUInt8 DEF_csrFifo_deqP__h12612;
  tUInt8 DEF_csrFifo_empty__h12730;
  tUInt8 DEF_csrFifo_full__h12692;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read____d114;
  tUInt8 DEF_v__h11188;
  tUInt8 DEF__theResult_____2__h12179;
  tUInt8 DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_3_ETC___d142;
  tUInt8 DEF_csrFifo_enqP__h12162;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118;
  DEF_csrFifo_enqP__h12162 = INST_csrFifo_enqP.METH_read();
  DEF_csrFifo_enqReq_wires_1_wget____d90 = INST_csrFifo_enqReq_wires_1.METH_wget();
  DEF_csrFifo_enqReq_wires_0_wget____d92 = INST_csrFifo_enqReq_wires_0.METH_wget();
  DEF_csrFifo_enqReq_ehrReg___d93 = INST_csrFifo_enqReq_ehrReg.METH_read();
  DEF_csrFifo_clearReq_virtual_reg_1_read____d114 = INST_csrFifo_clearReq_virtual_reg_1.METH_read();
  DEF_csrFifo_clearReq_wires_0_whas____d109 = INST_csrFifo_clearReq_wires_0.METH_whas();
  DEF_csrFifo_clearReq_wires_0_wget____d110 = INST_csrFifo_clearReq_wires_0.METH_wget();
  DEF_csrFifo_deqReq_ehrReg__h9579 = INST_csrFifo_deqReq_ehrReg.METH_read();
  DEF_csrFifo_clearReq_ehrReg__h10572 = INST_csrFifo_clearReq_ehrReg.METH_read();
  DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118 = DEF_csrFifo_clearReq_virtual_reg_1_read____d114 || (DEF_csrFifo_clearReq_wires_0_whas____d109 ? !DEF_csrFifo_clearReq_wires_0_wget____d110 : !DEF_csrFifo_clearReq_ehrReg__h10572);
  DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112 = DEF_csrFifo_clearReq_wires_0_whas____d109 ? DEF_csrFifo_clearReq_wires_0_wget____d110 : DEF_csrFifo_clearReq_ehrReg__h10572;
  DEF_csrFifo_enqReq_wires_1_whas____d89 = INST_csrFifo_enqReq_wires_1.METH_whas();
  DEF_csrFifo_enqReq_wires_0_whas____d91 = INST_csrFifo_enqReq_wires_0.METH_whas();
  DEF_csrFifo_full__h12692 = INST_csrFifo_full.METH_read();
  DEF_csrFifo_empty__h12730 = INST_csrFifo_empty.METH_read();
  DEF_csrFifo_deqP__h12612 = INST_csrFifo_deqP.METH_read();
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_ehrReg___d93,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_1_wget____d90,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_0_wget____d92,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164);
  DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94 = DEF_csrFifo_enqReq_wires_0_whas____d91 ? DEF_csrFifo_enqReq_wires_0_wget____d92 : DEF_csrFifo_enqReq_ehrReg___d93;
  DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95 = DEF_csrFifo_enqReq_wires_1_whas____d89 ? DEF_csrFifo_enqReq_wires_1_wget____d90 : DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94;
  DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166 = DEF_csrFifo_enqReq_wires_0_whas____d91 ? DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164 : DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165;
  DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167 = DEF_csrFifo_enqReq_wires_1_whas____d89 ? DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163 : DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166;
  DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168 = DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167;
  DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169 = DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168;
  DEF_next_deqP___1__h12609 = !DEF_csrFifo_deqP__h12612 && (tUInt8)1u & (DEF_csrFifo_deqP__h12612 + (tUInt8)1u);
  DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105 = INST_csrFifo_deqReq_wires_1.METH_whas() ? INST_csrFifo_deqReq_wires_1.METH_wget() : (INST_csrFifo_deqReq_wires_0.METH_whas() ? INST_csrFifo_deqReq_wires_0.METH_wget() : DEF_csrFifo_deqReq_ehrReg__h9579);
  DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_34_A_ETC___d135 = !INST_csrFifo_deqReq_virtual_reg_2.METH_read() && DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105;
  DEF__theResult_____2__h12179 = DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_34_A_ETC___d135 ? DEF_next_deqP___1__h12609 : DEF_csrFifo_deqP__h12612;
  DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126 = !INST_csrFifo_enqReq_virtual_reg_2.METH_read() && (DEF_csrFifo_enqReq_wires_1_whas____d89 ? DEF_csrFifo_enqReq_wires_1_wget____d90.get_bits_in_word8(2u,
																										       12u,
																										       1u) : (DEF_csrFifo_enqReq_wires_0_whas____d91 ? DEF_csrFifo_enqReq_wires_0_wget____d92.get_bits_in_word8(2u,
																																								12u,
																																								1u) : DEF_csrFifo_enqReq_ehrReg___d93.get_bits_in_word8(2u,
																																															12u,
																																															1u)));
  DEF_v__h11564 = !DEF_csrFifo_enqP__h12162 && (tUInt8)1u & (DEF_csrFifo_enqP__h12162 + (tUInt8)1u);
  DEF_v__h11188 = DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126 ? DEF_v__h11564 : DEF_csrFifo_enqP__h12162;
  DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_3_ETC___d142 = DEF__theResult_____2__h12179 == DEF_v__h11188;
  DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__14_47_ETC___d153 = (!DEF_csrFifo_clearReq_virtual_reg_1_read____d114 && DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112) || (DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_3_ETC___d142 && (DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126 ? DEF_csrFifo_empty__h12730 : DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_34_A_ETC___d135 || DEF_csrFifo_empty__h12730));
  DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d155 = DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118 && DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126;
  DEF_csrFifo_enqP_27_EQ_1_70_AND_csrFifo_clearReq_v_ETC___d171 = DEF_csrFifo_enqP__h12162 == (tUInt8)1u && DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d155;
  DEF_csrFifo_enqP_27_EQ_0_54_AND_csrFifo_clearReq_v_ETC___d156 = DEF_csrFifo_enqP__h12162 == (tUInt8)0u && DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d155;
  DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d146 = DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118 && (DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__33_3_ETC___d142 && (DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__19_20_A_ETC___d126 || DEF_csrFifo_full__h12692));
  DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d132 = DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118 && DEF_v__h11188;
  DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d141 = DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d118 && DEF__theResult_____2__h12179;
  DEF__0_CONCAT_DONTCARE___d172.set_bits_in_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_bits_in_word32(2u,
													  0u,
													  13u),
						 2u,
						 0u,
						 13u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
								     1u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
											0u);
  INST_csrFifo_enqP.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d132);
  INST_csrFifo_deqP.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d141);
  INST_csrFifo_full.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__14_OR_IF__ETC___d146);
  INST_csrFifo_empty.METH_write(DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__14_47_ETC___d153);
  if (DEF_csrFifo_enqP_27_EQ_0_54_AND_csrFifo_clearReq_v_ETC___d156)
    INST_csrFifo_data_0.METH_write(DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169);
  if (DEF_csrFifo_enqP_27_EQ_1_70_AND_csrFifo_clearReq_v_ETC___d171)
    INST_csrFifo_data_1.METH_write(DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169);
  INST_csrFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112);
  INST_csrFifo_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_csrFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_csrFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d172);
  INST_csrFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95);
  INST_csrFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_csrFifo_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_csrFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_csrFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105);
}

void MOD_mkCsrFile::RL_count()
{
  tUInt32 DEF_x__h13733;
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x__h13733 = DEF__read__h110 + 1u;
  INST_cycles.METH_write(DEF_x__h13733);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h110);
}


/* Methods */

void MOD_mkCsrFile::METH_start(tUInt32 ARG_start_id)
{
  INST_startReg.METH_write((tUInt8)1u);
  INST_cycles.METH_write(0u);
  INST_coreId.METH_write(ARG_start_id);
}

tUInt8 MOD_mkCsrFile::METH_RDY_start()
{
  tUInt8 PORT_RDY_start;
  tUInt8 DEF_CAN_FIRE_start;
  DEF_startReg_read____d173 = INST_startReg.METH_read();
  DEF_CAN_FIRE_start = !DEF_startReg_read____d173;
  PORT_RDY_start = DEF_CAN_FIRE_start;
  return PORT_RDY_start;
}

tUInt8 MOD_mkCsrFile::METH_started()
{
  tUInt8 PORT_started;
  DEF_startReg_read____d173 = INST_startReg.METH_read();
  PORT_started = DEF_startReg_read____d173;
  return PORT_started;
}

tUInt8 MOD_mkCsrFile::METH_RDY_started()
{
  tUInt8 PORT_RDY_started;
  tUInt8 DEF_CAN_FIRE_started;
  DEF_CAN_FIRE_started = (tUInt8)1u;
  PORT_RDY_started = DEF_CAN_FIRE_started;
  return PORT_RDY_started;
}

tUInt32 MOD_mkCsrFile::METH_rd(tUInt32 ARG_rd_idx)
{
  tUInt32 DEF_IF_rd_idx_EQ_0xF10_79_THEN_coreId_read__80_ELS_ETC___d181;
  tUInt32 DEF__read__h139;
  tUInt32 PORT_rd;
  DEF__read__h139 = INST_coreId.METH_read();
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x_data2__h14024 = INST_numInsts.METH_read();
  DEF_IF_rd_idx_EQ_0xF10_79_THEN_coreId_read__80_ELS_ETC___d181 = DEF__read__h139;
  switch (ARG_rd_idx) {
  case 3072u:
    PORT_rd = DEF__read__h110;
    break;
  case 3074u:
    PORT_rd = DEF_x_data2__h14024;
    break;
  default:
    PORT_rd = DEF_IF_rd_idx_EQ_0xF10_79_THEN_coreId_read__80_ELS_ETC___d181;
  }
  return PORT_rd;
}

tUInt8 MOD_mkCsrFile::METH_RDY_rd()
{
  tUInt8 PORT_RDY_rd;
  tUInt8 DEF_CAN_FIRE_rd;
  DEF_CAN_FIRE_rd = (tUInt8)1u;
  PORT_RDY_rd = DEF_CAN_FIRE_rd;
  return PORT_RDY_rd;
}

void MOD_mkCsrFile::METH_wr(tUInt32 ARG_wr_idx, tUInt32 ARG_wr_val)
{
  tUInt64 DEF__1_CONCAT_wr_val_BITS_17_TO_0_87_CONCAT_numInst_ETC___d188;
  tUInt32 DEF_x__h14177;
  tUInt8 DEF_wr_idx_BIT_12_83_AND_wr_idx_BITS_11_TO_0_84_EQ_ETC___d186;
  tUInt32 DEF_x__h13955;
  DEF_toHostFifo_enqReq_ehrReg___d7 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_x_data2__h14024 = INST_numInsts.METH_read();
  DEF_x__h13955 = (tUInt32)(4095u & ARG_wr_idx);
  DEF_wr_idx_BIT_12_83_AND_wr_idx_BITS_11_TO_0_84_EQ_ETC___d186 = (tUInt8)(ARG_wr_idx >> 12u) && DEF_x__h13955 == 1920u;
  DEF_x__h14177 = DEF_x_data2__h14024 + 1u;
  DEF__1_CONCAT_wr_val_BITS_17_TO_0_87_CONCAT_numInst_ETC___d188 = 2251799813685247llu & (((((tUInt64)((tUInt8)1u)) << 50u) | (((tUInt64)((tUInt32)(262143u & ARG_wr_val))) << 32u)) | (tUInt64)(DEF_x_data2__h14024));
  if (DEF_wr_idx_BIT_12_83_AND_wr_idx_BITS_11_TO_0_84_EQ_ETC___d186)
    INST_toHostFifo_enqReq_wires_0.METH_wset(DEF__1_CONCAT_wr_val_BITS_17_TO_0_87_CONCAT_numInst_ETC___d188);
  if (DEF_wr_idx_BIT_12_83_AND_wr_idx_BITS_11_TO_0_84_EQ_ETC___d186)
    INST_toHostFifo_enqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_enqReq_ehrReg___d7);
  if (DEF_wr_idx_BIT_12_83_AND_wr_idx_BITS_11_TO_0_84_EQ_ETC___d186)
    INST_toHostFifo_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_numInsts.METH_write(DEF_x__h14177);
}

tUInt8 MOD_mkCsrFile::METH_RDY_wr()
{
  tUInt8 PORT_RDY_wr;
  tUInt8 DEF_CAN_FIRE_wr;
  DEF_toHostFifo_full__h5872 = INST_toHostFifo_full.METH_read();
  DEF_CAN_FIRE_wr = !DEF_toHostFifo_full__h5872;
  PORT_RDY_wr = DEF_CAN_FIRE_wr;
  return PORT_RDY_wr;
}

tUInt64 MOD_mkCsrFile::METH_cpuToHost()
{
  tUInt8 DEF_SEL_ARR_toHostFifo_data_0_90_BITS_49_TO_48_91__ETC___d195;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_90_BITS_47_TO_32_96__ETC___d199;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_90_BITS_31_TO_0_00_t_ETC___d203;
  tUInt32 DEF__read_data__h14373;
  tUInt32 DEF__read_data__h14367;
  tUInt32 DEF__read_data2__h14374;
  tUInt32 DEF__read_data2__h14368;
  tUInt64 DEF_toHostFifo_data_0___d190;
  tUInt64 DEF_toHostFifo_data_1___d192;
  tUInt64 PORT_cpuToHost;
  DEF_toHostFifo_data_1___d192 = INST_toHostFifo_data_1.METH_read();
  DEF_toHostFifo_data_0___d190 = INST_toHostFifo_data_0.METH_read();
  DEF_toHostFifo_deqReq_ehrReg___d17 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_x__h14352 = INST_toHostFifo_deqP.METH_read();
  DEF__read_data2__h14368 = (tUInt32)(DEF_toHostFifo_data_0___d190);
  DEF__read_data2__h14374 = (tUInt32)(DEF_toHostFifo_data_1___d192);
  DEF__read_data__h14367 = (tUInt32)(65535u & (DEF_toHostFifo_data_0___d190 >> 32u));
  DEF__read_data__h14373 = (tUInt32)(65535u & (DEF_toHostFifo_data_1___d192 >> 32u));
  switch (DEF_x__h14352) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_31_TO_0_00_t_ETC___d203 = DEF__read_data2__h14368;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_31_TO_0_00_t_ETC___d203 = DEF__read_data2__h14374;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_31_TO_0_00_t_ETC___d203 = 2863311530u;
  }
  switch (DEF_x__h14352) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_47_TO_32_96__ETC___d199 = DEF__read_data__h14367;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_47_TO_32_96__ETC___d199 = DEF__read_data__h14373;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_47_TO_32_96__ETC___d199 = 43690u;
  }
  switch (DEF_x__h14352) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_49_TO_48_91__ETC___d195 = (tUInt8)(DEF_toHostFifo_data_0___d190 >> 48u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_49_TO_48_91__ETC___d195 = (tUInt8)(DEF_toHostFifo_data_1___d192 >> 48u);
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_90_BITS_49_TO_48_91__ETC___d195 = (tUInt8)2u;
  }
  PORT_cpuToHost = 1125899906842623llu & (((((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_90_BITS_49_TO_48_91__ETC___d195)) << 48u) | (((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_90_BITS_47_TO_32_96__ETC___d199)) << 32u)) | (tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_90_BITS_31_TO_0_00_t_ETC___d203));
  INST_toHostFifo_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_toHostFifo_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_deqReq_ehrReg___d17);
  return PORT_cpuToHost;
}

tUInt8 MOD_mkCsrFile::METH_RDY_cpuToHost()
{
  tUInt8 PORT_RDY_cpuToHost;
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  DEF_toHostFifo_empty__h5910 = INST_toHostFifo_empty.METH_read();
  DEF_CAN_FIRE_cpuToHost = !DEF_toHostFifo_empty__h5910;
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}


/* Reset routines */

void MOD_mkCsrFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toHostFifo_full.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_empty.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_startReg.reset_RST(ARG_rst_in);
  INST_numInsts.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
  INST_csrFifo_full.reset_RST(ARG_rst_in);
  INST_csrFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_csrFifo_enqP.reset_RST(ARG_rst_in);
  INST_csrFifo_empty.reset_RST(ARG_rst_in);
  INST_csrFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_csrFifo_deqP.reset_RST(ARG_rst_in);
  INST_csrFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_coreId.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCsrFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCsrFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_coreId.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_data_0.dump_state(indent + 2u);
  INST_csrFifo_data_1.dump_state(indent + 2u);
  INST_csrFifo_deqP.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_csrFifo_empty.dump_state(indent + 2u);
  INST_csrFifo_enqP.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_csrFifo_full.dump_state(indent + 2u);
  INST_cycles.dump_state(indent + 2u);
  INST_numInsts.dump_state(indent + 2u);
  INST_startReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_data_0.dump_state(indent + 2u);
  INST_toHostFifo_data_1.dump_state(indent + 2u);
  INST_toHostFifo_deqP.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_empty.dump_state(indent + 2u);
  INST_toHostFifo_enqP.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCsrFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 112u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9", 51u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d172", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h110", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_ehrReg__h10572", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_wires_0_wget____d110", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_wires_0_whas____d109", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_deqReq_ehrReg__h9579", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_ehrReg___d93", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_wget____d92", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_whas____d91", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_wget____d90", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_whas____d89", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_2_wget____d88", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "startReg_read____d173", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_ehrReg__h3825", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_wget____d24", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_whas____d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_ehrReg___d17", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_empty__h5910", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg___d7", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_wget____d6", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_whas____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_wget____d4", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_whas____d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_full__h5872", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14352", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_data2__h14024", 32u);
  num = INST_coreId.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_data_0.dump_VCD_defs(num);
  num = INST_csrFifo_data_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqP.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_empty.dump_VCD_defs(num);
  num = INST_csrFifo_enqP.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_full.dump_VCD_defs(num);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_numInsts.dump_VCD_defs(num);
  num = INST_startReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_data_0.dump_VCD_defs(num);
  num = INST_toHostFifo_data_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqP.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_empty.dump_VCD_defs(num);
  num = INST_toHostFifo_enqP.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCsrFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCsrFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCsrFile::vcd_defs(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168) != DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168, 76u);
	backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168 = DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112) != DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112, 1u);
	backing.DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112 = DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105) != DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105, 1u);
	backing.DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105 = DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169) != DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169, 76u);
	backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169 = DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166) != DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166, 76u);
	backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166 = DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94) != DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94, 77u);
	backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94 = DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167) != DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167, 76u);
	backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167 = DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95) != DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95, 77u);
	backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95 = DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96) != DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96, 77u);
	backing.DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96 = DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26) != DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26, 1u);
	backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19) != DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19, 1u);
	backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9, 51u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d172) != DEF__0_CONCAT_DONTCARE___d172)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d172, 77u);
	backing.DEF__0_CONCAT_DONTCARE___d172 = DEF__0_CONCAT_DONTCARE___d172;
      }
      ++num;
      if ((backing.DEF__read__h110) != DEF__read__h110)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h110, 32u);
	backing.DEF__read__h110 = DEF__read__h110;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_ehrReg__h10572) != DEF_csrFifo_clearReq_ehrReg__h10572)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_ehrReg__h10572, 1u);
	backing.DEF_csrFifo_clearReq_ehrReg__h10572 = DEF_csrFifo_clearReq_ehrReg__h10572;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_wires_0_wget____d110) != DEF_csrFifo_clearReq_wires_0_wget____d110)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_wires_0_wget____d110, 1u);
	backing.DEF_csrFifo_clearReq_wires_0_wget____d110 = DEF_csrFifo_clearReq_wires_0_wget____d110;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_wires_0_whas____d109) != DEF_csrFifo_clearReq_wires_0_whas____d109)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_wires_0_whas____d109, 1u);
	backing.DEF_csrFifo_clearReq_wires_0_whas____d109 = DEF_csrFifo_clearReq_wires_0_whas____d109;
      }
      ++num;
      if ((backing.DEF_csrFifo_deqReq_ehrReg__h9579) != DEF_csrFifo_deqReq_ehrReg__h9579)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_deqReq_ehrReg__h9579, 1u);
	backing.DEF_csrFifo_deqReq_ehrReg__h9579 = DEF_csrFifo_deqReq_ehrReg__h9579;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165) != DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165, 76u);
	backing.DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165 = DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_ehrReg___d93) != DEF_csrFifo_enqReq_ehrReg___d93)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_ehrReg___d93, 77u);
	backing.DEF_csrFifo_enqReq_ehrReg___d93 = DEF_csrFifo_enqReq_ehrReg___d93;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164) != DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164, 76u);
	backing.DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164 = DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_wget____d92) != DEF_csrFifo_enqReq_wires_0_wget____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_wget____d92, 77u);
	backing.DEF_csrFifo_enqReq_wires_0_wget____d92 = DEF_csrFifo_enqReq_wires_0_wget____d92;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_whas____d91) != DEF_csrFifo_enqReq_wires_0_whas____d91)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_whas____d91, 1u);
	backing.DEF_csrFifo_enqReq_wires_0_whas____d91 = DEF_csrFifo_enqReq_wires_0_whas____d91;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163) != DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163, 76u);
	backing.DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163 = DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_wget____d90) != DEF_csrFifo_enqReq_wires_1_wget____d90)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_wget____d90, 77u);
	backing.DEF_csrFifo_enqReq_wires_1_wget____d90 = DEF_csrFifo_enqReq_wires_1_wget____d90;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_whas____d89) != DEF_csrFifo_enqReq_wires_1_whas____d89)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_whas____d89, 1u);
	backing.DEF_csrFifo_enqReq_wires_1_whas____d89 = DEF_csrFifo_enqReq_wires_1_whas____d89;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_2_wget____d88) != DEF_csrFifo_enqReq_wires_2_wget____d88)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_2_wget____d88, 77u);
	backing.DEF_csrFifo_enqReq_wires_2_wget____d88 = DEF_csrFifo_enqReq_wires_2_wget____d88;
      }
      ++num;
      if ((backing.DEF_startReg_read____d173) != DEF_startReg_read____d173)
      {
	vcd_write_val(sim_hdl, num, DEF_startReg_read____d173, 1u);
	backing.DEF_startReg_read____d173 = DEF_startReg_read____d173;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_ehrReg__h3825) != DEF_toHostFifo_clearReq_ehrReg__h3825)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_ehrReg__h3825, 1u);
	backing.DEF_toHostFifo_clearReq_ehrReg__h3825 = DEF_toHostFifo_clearReq_ehrReg__h3825;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_wget____d24) != DEF_toHostFifo_clearReq_wires_0_wget____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_wget____d24, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_wget____d24 = DEF_toHostFifo_clearReq_wires_0_wget____d24;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_whas____d23) != DEF_toHostFifo_clearReq_wires_0_whas____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_whas____d23, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_whas____d23 = DEF_toHostFifo_clearReq_wires_0_whas____d23;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_ehrReg___d17) != DEF_toHostFifo_deqReq_ehrReg___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_ehrReg___d17, 1u);
	backing.DEF_toHostFifo_deqReq_ehrReg___d17 = DEF_toHostFifo_deqReq_ehrReg___d17;
      }
      ++num;
      if ((backing.DEF_toHostFifo_empty__h5910) != DEF_toHostFifo_empty__h5910)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_empty__h5910, 1u);
	backing.DEF_toHostFifo_empty__h5910 = DEF_toHostFifo_empty__h5910;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg___d7) != DEF_toHostFifo_enqReq_ehrReg___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg___d7, 51u);
	backing.DEF_toHostFifo_enqReq_ehrReg___d7 = DEF_toHostFifo_enqReq_ehrReg___d7;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_wget____d6) != DEF_toHostFifo_enqReq_wires_0_wget____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_wget____d6, 51u);
	backing.DEF_toHostFifo_enqReq_wires_0_wget____d6 = DEF_toHostFifo_enqReq_wires_0_wget____d6;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_whas____d5) != DEF_toHostFifo_enqReq_wires_0_whas____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_whas____d5, 1u);
	backing.DEF_toHostFifo_enqReq_wires_0_whas____d5 = DEF_toHostFifo_enqReq_wires_0_whas____d5;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_wget____d4) != DEF_toHostFifo_enqReq_wires_1_wget____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_wget____d4, 51u);
	backing.DEF_toHostFifo_enqReq_wires_1_wget____d4 = DEF_toHostFifo_enqReq_wires_1_wget____d4;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_whas____d3) != DEF_toHostFifo_enqReq_wires_1_whas____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_whas____d3, 1u);
	backing.DEF_toHostFifo_enqReq_wires_1_whas____d3 = DEF_toHostFifo_enqReq_wires_1_whas____d3;
      }
      ++num;
      if ((backing.DEF_toHostFifo_full__h5872) != DEF_toHostFifo_full__h5872)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_full__h5872, 1u);
	backing.DEF_toHostFifo_full__h5872 = DEF_toHostFifo_full__h5872;
      }
      ++num;
      if ((backing.DEF_x__h14352) != DEF_x__h14352)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14352, 1u);
	backing.DEF_x__h14352 = DEF_x__h14352;
      }
      ++num;
      if ((backing.DEF_x_data2__h14024) != DEF_x_data2__h14024)
      {
	vcd_write_val(sim_hdl, num, DEF_x_data2__h14024, 32u);
	backing.DEF_x_data2__h14024 = DEF_x_data2__h14024;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168, 76u);
      backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168 = DEF_IF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrF_ETC___d168;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112, 1u);
      backing.DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112 = DEF_IF_csrFifo_clearReq_wires_0_whas__09_THEN_csrF_ETC___d112;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105, 1u);
      backing.DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105 = DEF_IF_csrFifo_deqReq_wires_1_whas__9_THEN_csrFifo_ETC___d105;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169, 76u);
      backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169 = DEF_IF_csrFifo_enqReq_virtual_reg_2_read__19_OR_IF_ETC___d169;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166, 76u);
      backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166 = DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d166;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94, 77u);
      backing.DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94 = DEF_IF_csrFifo_enqReq_wires_0_whas__1_THEN_csrFifo_ETC___d94;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167, 76u);
      backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167 = DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d167;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95, 77u);
      backing.DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95 = DEF_IF_csrFifo_enqReq_wires_1_whas__9_THEN_csrFifo_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96, 77u);
      backing.DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96 = DEF_IF_csrFifo_enqReq_wires_2_whas__7_THEN_csrFifo_ETC___d96;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26, 1u);
      backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d26;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19, 1u);
      backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9, 51u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d9;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d172, 77u);
      backing.DEF__0_CONCAT_DONTCARE___d172 = DEF__0_CONCAT_DONTCARE___d172;
      vcd_write_val(sim_hdl, num++, DEF__read__h110, 32u);
      backing.DEF__read__h110 = DEF__read__h110;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_ehrReg__h10572, 1u);
      backing.DEF_csrFifo_clearReq_ehrReg__h10572 = DEF_csrFifo_clearReq_ehrReg__h10572;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_wires_0_wget____d110, 1u);
      backing.DEF_csrFifo_clearReq_wires_0_wget____d110 = DEF_csrFifo_clearReq_wires_0_wget____d110;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_wires_0_whas____d109, 1u);
      backing.DEF_csrFifo_clearReq_wires_0_whas____d109 = DEF_csrFifo_clearReq_wires_0_whas____d109;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_deqReq_ehrReg__h9579, 1u);
      backing.DEF_csrFifo_deqReq_ehrReg__h9579 = DEF_csrFifo_deqReq_ehrReg__h9579;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165, 76u);
      backing.DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165 = DEF_csrFifo_enqReq_ehrReg_3_BITS_75_TO_0___d165;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_ehrReg___d93, 77u);
      backing.DEF_csrFifo_enqReq_ehrReg___d93 = DEF_csrFifo_enqReq_ehrReg___d93;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164, 76u);
      backing.DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164 = DEF_csrFifo_enqReq_wires_0_wget__2_BITS_75_TO_0___d164;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_wget____d92, 77u);
      backing.DEF_csrFifo_enqReq_wires_0_wget____d92 = DEF_csrFifo_enqReq_wires_0_wget____d92;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_whas____d91, 1u);
      backing.DEF_csrFifo_enqReq_wires_0_whas____d91 = DEF_csrFifo_enqReq_wires_0_whas____d91;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163, 76u);
      backing.DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163 = DEF_csrFifo_enqReq_wires_1_wget__0_BITS_75_TO_0___d163;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_wget____d90, 77u);
      backing.DEF_csrFifo_enqReq_wires_1_wget____d90 = DEF_csrFifo_enqReq_wires_1_wget____d90;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_whas____d89, 1u);
      backing.DEF_csrFifo_enqReq_wires_1_whas____d89 = DEF_csrFifo_enqReq_wires_1_whas____d89;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_2_wget____d88, 77u);
      backing.DEF_csrFifo_enqReq_wires_2_wget____d88 = DEF_csrFifo_enqReq_wires_2_wget____d88;
      vcd_write_val(sim_hdl, num++, DEF_startReg_read____d173, 1u);
      backing.DEF_startReg_read____d173 = DEF_startReg_read____d173;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_ehrReg__h3825, 1u);
      backing.DEF_toHostFifo_clearReq_ehrReg__h3825 = DEF_toHostFifo_clearReq_ehrReg__h3825;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_wget____d24, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_wget____d24 = DEF_toHostFifo_clearReq_wires_0_wget____d24;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_whas____d23, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_whas____d23 = DEF_toHostFifo_clearReq_wires_0_whas____d23;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_ehrReg___d17, 1u);
      backing.DEF_toHostFifo_deqReq_ehrReg___d17 = DEF_toHostFifo_deqReq_ehrReg___d17;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_empty__h5910, 1u);
      backing.DEF_toHostFifo_empty__h5910 = DEF_toHostFifo_empty__h5910;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg___d7, 51u);
      backing.DEF_toHostFifo_enqReq_ehrReg___d7 = DEF_toHostFifo_enqReq_ehrReg___d7;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_wget____d6, 51u);
      backing.DEF_toHostFifo_enqReq_wires_0_wget____d6 = DEF_toHostFifo_enqReq_wires_0_wget____d6;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_whas____d5, 1u);
      backing.DEF_toHostFifo_enqReq_wires_0_whas____d5 = DEF_toHostFifo_enqReq_wires_0_whas____d5;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_wget____d4, 51u);
      backing.DEF_toHostFifo_enqReq_wires_1_wget____d4 = DEF_toHostFifo_enqReq_wires_1_wget____d4;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_whas____d3, 1u);
      backing.DEF_toHostFifo_enqReq_wires_1_whas____d3 = DEF_toHostFifo_enqReq_wires_1_whas____d3;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_full__h5872, 1u);
      backing.DEF_toHostFifo_full__h5872 = DEF_toHostFifo_full__h5872;
      vcd_write_val(sim_hdl, num++, DEF_x__h14352, 1u);
      backing.DEF_x__h14352 = DEF_x__h14352;
      vcd_write_val(sim_hdl, num++, DEF_x_data2__h14024, 32u);
      backing.DEF_x_data2__h14024 = DEF_x_data2__h14024;
    }
}

void MOD_mkCsrFile::vcd_prims(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  INST_coreId.dump_VCD(dt, backing.INST_coreId);
  INST_csrFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_clearReq_ehrReg);
  INST_csrFifo_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_ignored_wires_0);
  INST_csrFifo_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_ignored_wires_1);
  INST_csrFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_virtual_reg_0);
  INST_csrFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_virtual_reg_1);
  INST_csrFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_wires_0);
  INST_csrFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_wires_1);
  INST_csrFifo_data_0.dump_VCD(dt, backing.INST_csrFifo_data_0);
  INST_csrFifo_data_1.dump_VCD(dt, backing.INST_csrFifo_data_1);
  INST_csrFifo_deqP.dump_VCD(dt, backing.INST_csrFifo_deqP);
  INST_csrFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_deqReq_ehrReg);
  INST_csrFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_0);
  INST_csrFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_1);
  INST_csrFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_2);
  INST_csrFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_0);
  INST_csrFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_1);
  INST_csrFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_2);
  INST_csrFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_0);
  INST_csrFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_1);
  INST_csrFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_2);
  INST_csrFifo_empty.dump_VCD(dt, backing.INST_csrFifo_empty);
  INST_csrFifo_enqP.dump_VCD(dt, backing.INST_csrFifo_enqP);
  INST_csrFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_enqReq_ehrReg);
  INST_csrFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_0);
  INST_csrFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_1);
  INST_csrFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_2);
  INST_csrFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_0);
  INST_csrFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_1);
  INST_csrFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_2);
  INST_csrFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_0);
  INST_csrFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_1);
  INST_csrFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_2);
  INST_csrFifo_full.dump_VCD(dt, backing.INST_csrFifo_full);
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_numInsts.dump_VCD(dt, backing.INST_numInsts);
  INST_startReg.dump_VCD(dt, backing.INST_startReg);
  INST_toHostFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_clearReq_ehrReg);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_0);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_1);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_0);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_1);
  INST_toHostFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_0);
  INST_toHostFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_1);
  INST_toHostFifo_data_0.dump_VCD(dt, backing.INST_toHostFifo_data_0);
  INST_toHostFifo_data_1.dump_VCD(dt, backing.INST_toHostFifo_data_1);
  INST_toHostFifo_deqP.dump_VCD(dt, backing.INST_toHostFifo_deqP);
  INST_toHostFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ehrReg);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_0);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_1);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_2);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_0);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_1);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_2);
  INST_toHostFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_0);
  INST_toHostFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_1);
  INST_toHostFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_2);
  INST_toHostFifo_empty.dump_VCD(dt, backing.INST_toHostFifo_empty);
  INST_toHostFifo_enqP.dump_VCD(dt, backing.INST_toHostFifo_enqP);
  INST_toHostFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ehrReg);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_0);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_1);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_2);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_0);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_1);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_2);
  INST_toHostFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_0);
  INST_toHostFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_1);
  INST_toHostFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_2);
  INST_toHostFifo_full.dump_VCD(dt, backing.INST_toHostFifo_full);
}
