# 1-BIT FULL ADDER
The keyword assign declares a continuous assignment and associates the right-hand side (RHS) of the statement's Boolean expression with the left-hand side (LHS) variable to declare how the value of the LHS variable is dependent on the value of the RHS expression.

## Behavioral system Verilog code

![img](/pix/F1.png)

## Testbench for a 1-bit full adder

![img](/pix/F2.png)

## GTKwave 

![img](/pix/F3.png)
