<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>transMatrix</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1051</Best-caseLatency>
<Average-caseLatency>1051</Average-caseLatency>
<Worst-caseLatency>1051</Worst-caseLatency>
<Best-caseRealTimeLatency>10.510 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.510 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.510 us</Worst-caseRealTimeLatency>
<Interval-min>1051</Interval-min>
<Interval-max>1051</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<transMatrix_label1>
<TripCount>31</TripCount>
<Latency>62</Latency>
<AbsoluteTimeLatency>620</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>30</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>600</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>29</TripCount>
<Latency>58</Latency>
<AbsoluteTimeLatency>580</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>28</TripCount>
<Latency>56</Latency>
<AbsoluteTimeLatency>560</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>27</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>540</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>26</TripCount>
<Latency>52</Latency>
<AbsoluteTimeLatency>520</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>25</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>500</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>24</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>480</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>23</TripCount>
<Latency>46</Latency>
<AbsoluteTimeLatency>460</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>22</TripCount>
<Latency>44</Latency>
<AbsoluteTimeLatency>440</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>21</TripCount>
<Latency>42</Latency>
<AbsoluteTimeLatency>420</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>20</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>400</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>19</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>380</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>18</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>360</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>17</TripCount>
<Latency>34</Latency>
<AbsoluteTimeLatency>340</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>15</TripCount>
<Latency>30</Latency>
<AbsoluteTimeLatency>300</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>14</TripCount>
<Latency>28</Latency>
<AbsoluteTimeLatency>280</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>13</TripCount>
<Latency>26</Latency>
<AbsoluteTimeLatency>260</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>12</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>240</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>11</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>220</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>10</TripCount>
<Latency>20</Latency>
<AbsoluteTimeLatency>200</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>9</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>180</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>160</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>7</TripCount>
<Latency>14</Latency>
<AbsoluteTimeLatency>140</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>6</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>120</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>5</TripCount>
<Latency>10</Latency>
<AbsoluteTimeLatency>100</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>4</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>80</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>3</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>40</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>713</FF>
<LUT>2493</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_address0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_ce0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_we0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_d0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_q0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_address1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_ce1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_we1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_d1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_q1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
