
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
ð
Running: %s
333*	simulator2Ä
¯/opt/Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/projects/EE178/alarmclock/alarmclock.sim/sim_1/behav/testbench_v.prj xil_defaultlib.testbench_v xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Ñ
+Analyzing Verilog file "%s" into library %s165*xsimverific2b
N/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/display.v2default:default2"
xil_defaultlib2default:defaultZ10-165
N
analyzing module %s311*xsimverific2
display2default:defaultZ10-311
ë
,identifier %s is used before its declaration756*xsimverific2
counter2default:default2d
N/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/display.v2default:default2
532default:default8@Z10-756
Ô
+Analyzing Verilog file "%s" into library %s165*xsimverific2e
Q/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/controller.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

controller2default:defaultZ10-311
ö
,identifier %s is used before its declaration756*xsimverific2#
seconds_counter2default:default2g
Q/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/controller.v2default:default2
502default:default8@Z10-756
Ï
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
L/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/clock.v2default:default2"
xil_defaultlib2default:defaultZ10-165
L
analyzing module %s311*xsimverific2
clock2default:defaultZ10-311
Õ
+Analyzing Verilog file "%s" into library %s165*xsimverific2f
R/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sources_1/new/main_source.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
main_source2default:defaultZ10-311
Ï
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
L/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sim_1/new/testbench.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
testbench_v2default:defaultZ10-311
´
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
®
Bactual bit length %s differs from formal bit length %s for port %s278*xsimverific2
22default:default2
12default:default2
alarm_sw2default:default2b
L/home/andrew/projects/EE178/alarmclock/alarmclock.srcs/sim_1/new/testbench.v2default:default2
772default:default8@Z10-278
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
`
Compiling module %s405*	simulator2.
xil_defaultlib.controller
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
xil_defaultlib.display
2default:defaultZ43-3953
[
Compiling module %s405*	simulator2)
xil_defaultlib.clock
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.main_source
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.testbench_v
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
a
Built simulation snapshot %s
278*	simulator2%
testbench_v_behav2default:defaultZ43-3394


End Record