Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Jan 26 11:52:00 2024
| Host         : PXFNB78001111 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 13         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 36         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_delay_cy_cs_5/signal_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_delay_cy_cs_5/prev_data_reg[0]/CLR, u_ifc_top/u_delay_cy_cs_5/prev_data_reg[1]/CLR, u_ifc_top/u_delay_cy_cs_5/prev_data_reg[2]/CLR, u_ifc_top/u_delay_cy_cs_5/prev_data_reg[3]/CLR, u_ifc_top/u_delay_cy_cs_5/prev_data_reg[4]/CLR, u_ifc_top/u_delay_cy_cs_5/prev_data_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_get_signal_edge_clk_sencond/FPGA_SYS_STA_TIMESINCESTART_UIH[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_get_signal_edge_avd/sig_reg_reg[0]/CLR, u_ifc_top/u_get_signal_edge_avd/sig_reg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_get_signal_edge_oe/neg_edge_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_get_signal_edge_cs/sig_reg_reg[0]/CLR, u_ifc_top/u_get_signal_edge_cs/sig_reg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_get_signal_edge_read_st/FPGA_COMM_CHECKSUM[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_get_signal_edge_oe/sig_reg_reg[0]/CLR, u_ifc_top/u_get_signal_edge_oe/sig_reg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_get_signal_edge_write_st/FPGA_HANDSHAKE_CHANNEL0[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_get_signal_edge_we/sig_reg_reg[0]/CLR, u_ifc_top/u_get_signal_edge_we/sig_reg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_ifc_checksum/checksum[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_ifc_checksum/checksum_reg[0]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[10]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[11]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[12]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[13]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[14]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[15]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[1]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[2]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[3]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[4]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[5]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[6]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[7]/CLR, u_ifc_top/u_ifc_checksum/checksum_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_sample_timer1/clk_o1_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/u_sample_timer1/clk_o1_reg/CLR, u_ifc_top/u_sample_timer1/i1_reg[0]/CLR, u_ifc_top/u_sample_timer1/i1_reg[10]/CLR, u_ifc_top/u_sample_timer1/i1_reg[11]/CLR, u_ifc_top/u_sample_timer1/i1_reg[1]/CLR, u_ifc_top/u_sample_timer1/i1_reg[2]/CLR, u_ifc_top/u_sample_timer1/i1_reg[3]/CLR, u_ifc_top/u_sample_timer1/i1_reg[4]/CLR, u_ifc_top/u_sample_timer1/i1_reg[5]/CLR, u_ifc_top/u_sample_timer1/i1_reg[6]/CLR, u_ifc_top/u_sample_timer1/i1_reg[7]/CLR, u_ifc_top/u_sample_timer1/i1_reg[8]/CLR, u_ifc_top/u_sample_timer1/i1_reg[9]/CLR, u_ifc_top/u_sample_timer1/ms_cnt_reg[0]/CLR, u_ifc_top/u_sample_timer1/ms_cnt_reg[10]/CLR (the first 15 of 61 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_ifc_top/u_sample_timer2/us_cnt[15]_i_31, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[0]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[12]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[13]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[14]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[15]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[2]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[3]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[7]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[8]/CLR, u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[9]/CLR, u_ifc_top/FPGA_COMM_CHECKSUM_reg[0]/CLR, u_ifc_top/FPGA_COMM_CHECKSUM_reg[10]/CLR (the first 15 of 320 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X44Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X43Y289 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X45Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X44Y289 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X42Y286 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X42Y284 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X41Y284 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X40Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X36Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X37Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[0] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[10] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[11] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[12] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[13] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[14] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[15] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[1] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[2] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[3] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[4] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[5] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[6] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[7] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[8] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ifc_ad_bus[9] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[0] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[10] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[11] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[12] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[13] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[14] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[15] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[1] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[2] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[3] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[4] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[5] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[6] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[7] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[8] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ifc_addr_lat[9] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ifc_avd relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ifc_cs relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ifc_oe_b relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ifc_we_b relative to clock(s) sys_clk_p
Related violations: <none>


