time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
6,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
6,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
8,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
8,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
10,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
10,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
12,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]","['1', None]"
12,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
13,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
13,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
14,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
14,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '3']","['1', None]"
15,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['2', None]","['1', None]"
15,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
16,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
16,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
16,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
16,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
18,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
18,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"[None, None]","['1', None]"
18,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],[],"['2', None]","['1', None]"
18,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
19,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '3']","['1', None]"
19,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"[None, '3']","['1', '2']"
20,4 added to ready queue,enqueue,4,,['4'],[],"[None, '3']","['1', '2']"
20,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"[None, None]","['1', '2']"
20,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['1', '2']"
20,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['1', '2']"
21,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],['3'],"['4', None]","['1', '2']"
22,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]","['1', '2']"
22,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]","['1', '2']"
23,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],['3'],"[None, None]","['1', '2']"
23,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]","['1', '2']"
24,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],['3'],"['4', None]","[None, '2']"
24,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],['3'],"['4', '1']","[None, '2']"
24,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['4', '1']","['3', '2']"
25,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '1']","['3', '2']"
25,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '1']","['3', '2']"
26,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],['4'],"[None, '1']","['3', '2']"
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['4'],"[None, None]","['3', '2']"
26,2 finished I/O → ready queue,io_to_ready,2,IO1,"['1', '2']",['4'],"[None, None]","['3', None]"
26,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],['4'],"['1', None]","['3', None]"
26,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['4'],"['1', '2']","['3', None]"
26,4 dispatched to IO1,dispatch_io,4,IO1,[],[],"['1', '2']","['3', '4']"
28,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","['3', '4']"
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None]","['3', '4']"
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","['3', '4']"
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","['3', '4']"
30,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '2']","['3', '4']"
30,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['1', '2']","[None, None]","['3', '4']"
31,5 added to ready queue,enqueue,5,,['5'],"['1', '2']","[None, None]","['3', '4']"
31,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['1', '2']","['5', None]","['3', '4']"
33,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['1', '2']","[None, None]","['3', '4']"
33,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['1', '2']","['5', None]","['3', '4']"
35,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['1', '2', '5']","[None, None]","['3', '4']"
40,4 finished I/O → ready queue,io_to_ready,4,IO1,['4'],"['1', '2', '5']","[None, None]","['3', None]"
40,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['1', '2', '5']","['4', None]","['3', None]"
40,1 dispatched to IO1,dispatch_io,1,IO1,[],"['2', '5']","['4', None]","['3', '1']"
42,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['2', '5']","[None, None]","['3', '1']"
42,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '5']","['4', None]","['3', '1']"
44,6 added to ready queue,enqueue,6,,['6'],"['2', '5']","['4', None]","['3', '1']"
44,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']","['2', '5']","[None, None]","['3', '1']"
44,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],"['2', '5']","['6', None]","['3', '1']"
44,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['2', '5']","['6', '4']","['3', '1']"
45,7 added to ready queue,enqueue,7,,['7'],"['2', '5']","['6', '4']","['3', '1']"
46,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['7'],"['2', '5', '6']","[None, '4']","['3', '1']"
46,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '4']","['2', '5', '6']","[None, None]","['3', '1']"
46,3 finished I/O → ready queue,io_to_ready,3,IO0,"['7', '4', '3']","['2', '5', '6']","[None, None]","[None, '1']"
46,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '3']","['2', '5', '6']","['7', None]","[None, '1']"
46,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],"['2', '5', '6']","['7', '4']","[None, '1']"
46,2 dispatched to IO0,dispatch_io,2,IO0,['3'],"['5', '6']","['7', '4']","['2', '1']"
48,8 added to ready queue,enqueue,8,,"['3', '8']","['5', '6']","['7', '4']","['2', '1']"
48,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '8', '7']","['5', '6']","[None, '4']","['2', '1']"
48,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '8', '7', '4']","['5', '6']","[None, None]","['2', '1']"
48,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '7', '4']","['5', '6']","['3', None]","['2', '1']"
48,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '4']","['5', '6']","['3', '8']","['2', '1']"
50,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '4', '3']","['5', '6']","[None, '8']","['2', '1']"
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '4', '3', '8']","['5', '6']","[None, None]","['2', '1']"
50,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '3', '8']","['5', '6']","['7', None]","['2', '1']"
50,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '8']","['5', '6']","['7', '4']","['2', '1']"
51,1 finished I/O → ready queue,io_to_ready,1,IO1,"['3', '8', '1']","['5', '6']","['7', '4']","['2', None]"
51,5 dispatched to IO1,dispatch_io,5,IO1,"['3', '8', '1']",['6'],"['7', '4']","['2', '5']"
52,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['3', '8', '1']","['6', '7']","[None, '4']","['2', '5']"
52,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '8', '1', '4']","['6', '7']","[None, None]","['2', '5']"
52,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '1', '4']","['6', '7']","['3', None]","['2', '5']"
52,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '4']","['6', '7']","['3', '8']","['2', '5']"
54,9 added to ready queue,enqueue,9,,"['1', '4', '9']","['6', '7']","['3', '8']","['2', '5']"
54,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '4', '9', '3']","['6', '7']","[None, '8']","['2', '5']"
54,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '4', '9', '3', '8']","['6', '7']","[None, None]","['2', '5']"
54,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '9', '3', '8']","['6', '7']","['1', None]","['2', '5']"
54,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '3', '8']","['6', '7']","['1', '4']","['2', '5']"
56,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['9', '3', '8', '1']","['6', '7']","[None, '4']","['2', '5']"
56,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['9', '3', '8', '1']","['6', '7', '4']","[None, None]","['2', '5']"
56,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '8', '1']","['6', '7', '4']","['9', None]","['2', '5']"
56,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '1']","['6', '7', '4']","['9', '3']","['2', '5']"
58,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '1', '9']","['6', '7', '4']","[None, '3']","['2', '5']"
58,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '1', '9', '3']","['6', '7', '4']","[None, None]","['2', '5']"
58,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '9', '3']","['6', '7', '4']","['8', None]","['2', '5']"
58,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '3']","['6', '7', '4']","['8', '1']","['2', '5']"
60,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '3', '8']","['6', '7', '4']","[None, '1']","['2', '5']"
60,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '3', '8', '1']","['6', '7', '4']","[None, None]","['2', '5']"
60,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '8', '1']","['6', '7', '4']","['9', None]","['2', '5']"
60,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '1']","['6', '7', '4']","['9', '3']","['2', '5']"
61,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['8', '1', '9']","['6', '7', '4']","[None, '3']","['2', '5']"
61,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '9']","['6', '7', '4']","['8', '3']","['2', '5']"
62,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['1', '9']","['6', '7', '4', '8']","[None, '3']","['2', '5']"
62,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '9', '3']","['6', '7', '4', '8']","[None, None]","['2', '5']"
62,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '3']","['6', '7', '4', '8']","['1', None]","['2', '5']"
62,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['3'],"['6', '7', '4', '8']","['1', '9']","['2', '5']"
63,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],"['6', '7', '4', '8', '1']","[None, '9']","['2', '5']"
63,5 finished I/O → ready queue,io_to_ready,5,IO1,"['3', '5']","['6', '7', '4', '8', '1']","[None, '9']","['2', None]"
63,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['5'],"['6', '7', '4', '8', '1']","['3', '9']","['2', None]"
63,6 dispatched to IO1,dispatch_io,6,IO1,['5'],"['7', '4', '8', '1']","['3', '9']","['2', '6']"
64,9 finished CPU → wait queue,cpu_to_io,9,CPU1,['5'],"['7', '4', '8', '1', '9']","['3', None]","['2', '6']"
64,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '4', '8', '1', '9']","['3', '5']","['2', '6']"
65,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '8', '1', '9']","[None, '5']","['2', '6']"
65,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '8', '1', '9']","['3', '5']","['2', '6']"
66,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['7', '4', '8', '1', '9']","['3', None]","['2', '6']"
66,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '4', '8', '1', '9']","['3', '5']","['2', '6']"
67,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['7', '4', '8', '1', '9', '3']","[None, '5']","['2', '6']"
68,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['7', '4', '8', '1', '9', '3']","[None, None]","['2', '6']"
68,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '4', '8', '1', '9', '3']","['5', None]","['2', '6']"
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '4', '8', '1', '9', '3']","[None, None]","['2', '6']"
70,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '4', '8', '1', '9', '3']","['5', None]","['2', '6']"
72,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '4', '8', '1', '9', '3']","[None, None]","['2', '6']"
72,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '4', '8', '1', '9', '3']","['5', None]","['2', '6']"
73,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['7', '4', '8', '1', '9', '3']","['5', None]","[None, '6']"
73,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['7', '4', '8', '1', '9', '3']","['5', '2']","[None, '6']"
73,7 dispatched to IO0,dispatch_io,7,IO0,[],"['4', '8', '1', '9', '3']","['5', '2']","['7', '6']"
74,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '8', '1', '9', '3']","[None, '2']","['7', '6']"
74,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '8', '1', '9', '3']","['5', '2']","['7', '6']"
75,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['4', '8', '1', '9', '3']","['5', None]","['7', '6']"
75,6 finished I/O → ready queue,io_to_ready,6,IO1,"['2', '6']","['4', '8', '1', '9', '3']","['5', None]","['7', None]"
75,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],"['4', '8', '1', '9', '3']","['5', '2']","['7', None]"
75,4 dispatched to IO1,dispatch_io,4,IO1,['6'],"['8', '1', '9', '3']","['5', '2']","['7', '4']"
76,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '5']","['8', '1', '9', '3']","[None, '2']","['7', '4']"
76,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],"['8', '1', '9', '3']","['6', '2']","['7', '4']"
77,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '2']","['8', '1', '9', '3']","['6', None]","['7', '4']"
77,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],"['8', '1', '9', '3']","['6', '5']","['7', '4']"
78,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']","['8', '1', '9', '3']","[None, '5']","['7', '4']"
78,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['2', '6']","['8', '1', '9', '3', '5']","[None, None]","['7', '4']"
78,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['6'],"['8', '1', '9', '3', '5']","['2', None]","['7', '4']"
78,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['8', '1', '9', '3', '5']","['2', '6']","['7', '4']"
80,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['8', '1', '9', '3', '5']","[None, '6']","['7', '4']"
80,6 finished CPU → wait queue,cpu_to_io,6,CPU1,['2'],"['8', '1', '9', '3', '5', '6']","[None, None]","['7', '4']"
80,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['8', '1', '9', '3', '5', '6']","['2', None]","['7', '4']"
82,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['8', '1', '9', '3', '5', '6']","[None, None]","['7', '4']"
82,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['8', '1', '9', '3', '5', '6']","['2', None]","['7', '4']"
84,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['8', '1', '9', '3', '5', '6']","[None, None]","['7', '4']"
84,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['8', '1', '9', '3', '5', '6']","['2', None]","['7', '4']"
85,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['8', '1', '9', '3', '5', '6', '2']","[None, None]","['7', '4']"
95,4 finished I/O → ready queue,io_to_ready,4,IO1,['4'],"['8', '1', '9', '3', '5', '6', '2']","[None, None]","['7', None]"
95,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['8', '1', '9', '3', '5', '6', '2']","['4', None]","['7', None]"
95,8 dispatched to IO1,dispatch_io,8,IO1,[],"['1', '9', '3', '5', '6', '2']","['4', None]","['7', '8']"
97,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['1', '9', '3', '5', '6', '2']","[None, None]","['7', '8']"
97,7 finished I/O → ready queue,io_to_ready,7,IO0,"['4', '7']","['1', '9', '3', '5', '6', '2']","[None, None]","[None, '8']"
97,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['7'],"['1', '9', '3', '5', '6', '2']","['4', None]","[None, '8']"
97,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['1', '9', '3', '5', '6', '2']","['4', '7']","[None, '8']"
97,1 dispatched to IO0,dispatch_io,1,IO0,[],"['9', '3', '5', '6', '2']","['4', '7']","['1', '8']"
99,10 added to ready queue,enqueue,10,,['10'],"['9', '3', '5', '6', '2']","['4', '7']","['1', '8']"
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '4']","['9', '3', '5', '6', '2']","[None, '7']","['1', '8']"
99,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '4', '7']","['9', '3', '5', '6', '2']","[None, None]","['1', '8']"
99,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '7']","['9', '3', '5', '6', '2']","['10', None]","['1', '8']"
99,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['7'],"['9', '3', '5', '6', '2']","['10', '4']","['1', '8']"
101,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '10']","['9', '3', '5', '6', '2']","[None, '4']","['1', '8']"
101,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '10', '4']","['9', '3', '5', '6', '2']","[None, None]","['1', '8']"
101,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['10', '4']","['9', '3', '5', '6', '2']","['7', None]","['1', '8']"
101,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['4'],"['9', '3', '5', '6', '2']","['7', '10']","['1', '8']"
102,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['4', '10']","['9', '3', '5', '6', '2']","['7', None]","['1', '8']"
102,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['10'],"['9', '3', '5', '6', '2']","['7', '4']","['1', '8']"
103,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '7']","['9', '3', '5', '6', '2']","[None, '4']","['1', '8']"
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['7'],"['9', '3', '5', '6', '2']","['10', '4']","['1', '8']"
104,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '4']","['9', '3', '5', '6', '2']","['10', None]","['1', '8']"
104,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['4'],"['9', '3', '5', '6', '2']","['10', '7']","['1', '8']"
105,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '10']","['9', '3', '5', '6', '2']","[None, '7']","['1', '8']"
105,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],"['9', '3', '5', '6', '2']","['4', '7']","['1', '8']"
106,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['10'],"['9', '3', '5', '6', '2', '7']","['4', None]","['1', '8']"
106,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['9', '3', '5', '6', '2', '7']","['4', '10']","['1', '8']"
107,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['9', '3', '5', '6', '2', '7']","[None, '10']","['1', '8']"
107,10 finished CPU → wait queue,cpu_to_io,10,CPU1,['4'],"['9', '3', '5', '6', '2', '7', '10']","[None, None]","['1', '8']"
107,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['9', '3', '5', '6', '2', '7', '10']","['4', None]","['1', '8']"
109,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['9', '3', '5', '6', '2', '7', '10']","[None, None]","['1', '8']"
109,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['9', '3', '5', '6', '2', '7', '10']","['4', None]","['1', '8']"
111,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['9', '3', '5', '6', '2', '7', '10']","[None, None]","['1', '8']"
111,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']","['9', '3', '5', '6', '2', '7', '10']","[None, None]","[None, '8']"
111,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],"['9', '3', '5', '6', '2', '7', '10']","['4', None]","[None, '8']"
111,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['9', '3', '5', '6', '2', '7', '10']","['4', '1']","[None, '8']"
111,9 dispatched to IO0,dispatch_io,9,IO0,[],"['3', '5', '6', '2', '7', '10']","['4', '1']","['9', '8']"
112,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['3', '5', '6', '2', '7', '10']","[None, '1']","['9', '8']"
112,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['3', '5', '6', '2', '7', '10']","['4', '1']","['9', '8']"
113,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['3', '5', '6', '2', '7', '10']","['4', None]","['9', '8']"
113,8 finished I/O → ready queue,io_to_ready,8,IO1,"['1', '8']","['3', '5', '6', '2', '7', '10']","['4', None]","['9', None]"
113,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['8'],"['3', '5', '6', '2', '7', '10']","['4', '1']","['9', None]"
113,3 dispatched to IO1,dispatch_io,3,IO1,['8'],"['5', '6', '2', '7', '10']","['4', '1']","['9', '3']"
114,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['5', '6', '2', '7', '10']","[None, '1']","['9', '3']"
114,9 finished I/O → ready queue,io_to_ready,9,IO0,"['8', '4', '9']","['5', '6', '2', '7', '10']","[None, '1']","[None, '3']"
114,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9']","['5', '6', '2', '7', '10']","['8', '1']","[None, '3']"
114,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '9']","['6', '2', '7', '10']","['8', '1']","['5', '3']"
115,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '9', '1']","['6', '2', '7', '10']","['8', None]","['5', '3']"
115,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '1']","['6', '2', '7', '10']","['8', '4']","['5', '3']"
116,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '1', '8']","['6', '2', '7', '10']","[None, '4']","['5', '3']"
116,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '8']","['6', '2', '7', '10']","['9', '4']","['5', '3']"
117,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '8', '4']","['6', '2', '7', '10']","['9', None]","['5', '3']"
117,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '4']","['6', '2', '7', '10']","['9', '1']","['5', '3']"
118,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '4', '9']","['6', '2', '7', '10']","[None, '1']","['5', '3']"
118,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['8', '4', '9']","['6', '2', '7', '10', '1']","[None, None]","['5', '3']"
118,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9']","['6', '2', '7', '10', '1']","['8', None]","['5', '3']"
118,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['9'],"['6', '2', '7', '10', '1']","['8', '4']","['5', '3']"
120,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '8']","['6', '2', '7', '10', '1']","[None, '4']","['5', '3']"
120,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '8', '4']","['6', '2', '7', '10', '1']","[None, None]","['5', '3']"
120,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '4']","['6', '2', '7', '10', '1']","['9', None]","['5', '3']"
120,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['6', '2', '7', '10', '1']","['9', '8']","['5', '3']"
122,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['4'],"['6', '2', '7', '10', '1', '9']","[None, '8']","['5', '3']"
122,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '8']","['6', '2', '7', '10', '1', '9']","[None, None]","['5', '3']"
122,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['8'],"['6', '2', '7', '10', '1', '9']","['4', None]","['5', '3']"
122,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '2', '7', '10', '1', '9']","['4', '8']","['5', '3']"
124,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '2', '7', '10', '1', '9']","[None, '8']","['5', '3']"
124,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '8']","['6', '2', '7', '10', '1', '9']","[None, None]","['5', '3']"
124,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['8'],"['6', '2', '7', '10', '1', '9']","['4', None]","['5', '3']"
124,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '2', '7', '10', '1', '9']","['4', '8']","['5', '3']"
126,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['6', '2', '7', '10', '1', '9']","[None, '8']","['5', '3']"
126,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '8']","['6', '2', '7', '10', '1', '9']","[None, None]","['5', '3']"
126,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['8'],"['6', '2', '7', '10', '1', '9']","['4', None]","['5', '3']"
126,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '2', '7', '10', '1', '9']","['4', '8']","['5', '3']"
127,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['6', '2', '7', '10', '1', '9']","['4', '8']","[None, '3']"
127,6 dispatched to IO0,dispatch_io,6,IO0,['5'],"['2', '7', '10', '1', '9']","['4', '8']","['6', '3']"
128,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '4']","['2', '7', '10', '1', '9']","[None, '8']","['6', '3']"
128,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['5', '4']","['2', '7', '10', '1', '9', '8']","[None, None]","['6', '3']"
128,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],"['2', '7', '10', '1', '9', '8']","['5', None]","['6', '3']"
128,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['2', '7', '10', '1', '9', '8']","['5', '4']","['6', '3']"
130,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['2', '7', '10', '1', '9', '8']","[None, '4']","['6', '3']"
130,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']","['2', '7', '10', '1', '9', '8']","[None, None]","['6', '3']"
130,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],"['2', '7', '10', '1', '9', '8']","['5', None]","['6', '3']"
130,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['2', '7', '10', '1', '9', '8']","['5', '4']","['6', '3']"
132,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['2', '7', '10', '1', '9', '8']","[None, '4']","['6', '3']"
132,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']","['2', '7', '10', '1', '9', '8']","[None, None]","['6', '3']"
132,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['4'],"['2', '7', '10', '1', '9', '8']","['5', None]","['6', '3']"
132,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['2', '7', '10', '1', '9', '8']","['5', '4']","['6', '3']"
134,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['2', '7', '10', '1', '9', '8', '5']","[None, '4']","['6', '3']"
134,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['2', '7', '10', '1', '9', '8', '5']","[None, None]","['6', '3']"
134,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '7', '10', '1', '9', '8', '5']","['4', None]","['6', '3']"
136,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['2', '7', '10', '1', '9', '8', '5']","[None, None]","['6', '3']"
136,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '7', '10', '1', '9', '8', '5']","['4', None]","['6', '3']"
138,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['2', '7', '10', '1', '9', '8', '5']","[None, None]","['6', '3']"
138,3 finished I/O → ready queue,io_to_ready,3,IO1,"['4', '3']","['2', '7', '10', '1', '9', '8', '5']","[None, None]","['6', None]"
138,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],"['2', '7', '10', '1', '9', '8', '5']","['4', None]","['6', None]"
138,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '7', '10', '1', '9', '8', '5']","['4', '3']","['6', None]"
138,2 dispatched to IO1,dispatch_io,2,IO1,[],"['7', '10', '1', '9', '8', '5']","['4', '3']","['6', '2']"
139,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['7', '10', '1', '9', '8', '5']","[None, '3']","['6', '2']"
139,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '10', '1', '9', '8', '5']","['4', '3']","['6', '2']"
140,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '10', '1', '9', '8', '5']","['4', None]","['6', '2']"
140,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '10', '1', '9', '8', '5']","['4', '3']","['6', '2']"
141,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '10', '1', '9', '8', '5']","[None, '3']","['6', '2']"
141,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '10', '1', '9', '8', '5']","['4', '3']","['6', '2']"
142,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '10', '1', '9', '8', '5']","['4', None]","['6', '2']"
142,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '10', '1', '9', '8', '5']","['4', '3']","['6', '2']"
143,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['7', '10', '1', '9', '8', '5']","[None, '3']","['6', '2']"
143,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['4'],"['7', '10', '1', '9', '8', '5', '3']","[None, None]","['6', '2']"
143,6 finished I/O → ready queue,io_to_ready,6,IO0,"['4', '6']","['7', '10', '1', '9', '8', '5', '3']","[None, None]","[None, '2']"
143,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['7', '10', '1', '9', '8', '5', '3']","['4', None]","[None, '2']"
143,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['7', '10', '1', '9', '8', '5', '3']","['4', '6']","[None, '2']"
143,7 dispatched to IO0,dispatch_io,7,IO0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
144,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
144,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
145,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
145,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
146,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
146,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
147,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
147,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
148,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
148,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
149,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
149,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
150,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
150,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
151,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
151,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
152,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
152,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
153,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
153,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
154,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
154,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
155,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
155,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
156,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
156,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
157,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
157,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
158,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
158,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
159,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']","['10', '1', '9', '8', '5', '3']","[None, None]","['7', '2']"
159,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['6'],"['10', '1', '9', '8', '5', '3']","['4', None]","['7', '2']"
159,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', '2']"
161,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '1', '9', '8', '5', '3']","[None, '6']","['7', '2']"
161,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '6']","['10', '1', '9', '8', '5', '3']","[None, None]","['7', '2']"
161,2 finished I/O → ready queue,io_to_ready,2,IO1,"['4', '6', '2']","['10', '1', '9', '8', '5', '3']","[None, None]","['7', None]"
161,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '2']","['10', '1', '9', '8', '5', '3']","['4', None]","['7', None]"
161,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['2'],"['10', '1', '9', '8', '5', '3']","['4', '6']","['7', None]"
161,10 dispatched to IO1,dispatch_io,10,IO1,['2'],"['1', '9', '8', '5', '3']","['4', '6']","['7', '10']"
163,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '4']","['1', '9', '8', '5', '3']","[None, '6']","['7', '10']"
163,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '4', '6']","['1', '9', '8', '5', '3']","[None, None]","['7', '10']"
163,10 finished I/O → ready queue,io_to_ready,10,IO1,"['2', '4', '6', '10']","['1', '9', '8', '5', '3']","[None, None]","['7', None]"
163,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '6', '10']","['1', '9', '8', '5', '3']","['2', None]","['7', None]"
163,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '10']","['1', '9', '8', '5', '3']","['2', '4']","['7', None]"
163,1 dispatched to IO1,dispatch_io,1,IO1,"['6', '10']","['9', '8', '5', '3']","['2', '4']","['7', '1']"
165,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '10', '2']","['9', '8', '5', '3']","[None, '4']","['7', '1']"
165,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '10', '2', '4']","['9', '8', '5', '3']","[None, None]","['7', '1']"
165,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '10', '2', '4', '7']","['9', '8', '5', '3']","[None, None]","[None, '1']"
165,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '2', '4', '7']","['9', '8', '5', '3']","['6', None]","[None, '1']"
165,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '4', '7']","['9', '8', '5', '3']","['6', '10']","[None, '1']"
165,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '4', '7']","['8', '5', '3']","['6', '10']","['9', '1']"
166,9 finished I/O → ready queue,io_to_ready,9,IO0,"['2', '4', '7', '9']","['8', '5', '3']","['6', '10']","[None, '1']"
166,8 dispatched to IO0,dispatch_io,8,IO0,"['2', '4', '7', '9']","['5', '3']","['6', '10']","['8', '1']"
167,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '4', '7', '9', '6']","['5', '3']","[None, '10']","['8', '1']"
167,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '4', '7', '9', '6', '10']","['5', '3']","[None, None]","['8', '1']"
167,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '7', '9', '6', '10']","['5', '3']","['2', None]","['8', '1']"
167,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '9', '6', '10']","['5', '3']","['2', '4']","['8', '1']"
169,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '9', '6', '10', '2']","['5', '3']","[None, '4']","['8', '1']"
169,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '9', '6', '10', '2', '4']","['5', '3']","[None, None]","['8', '1']"
169,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '6', '10', '2', '4']","['5', '3']","['7', None]","['8', '1']"
169,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '10', '2', '4']","['5', '3']","['7', '9']","['8', '1']"
171,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '10', '2', '4', '7']","['5', '3']","[None, '9']","['8', '1']"
171,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '10', '2', '4', '7', '9']","['5', '3']","[None, None]","['8', '1']"
171,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '2', '4', '7', '9']","['5', '3']","['6', None]","['8', '1']"
171,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '4', '7', '9']","['5', '3']","['6', '10']","['8', '1']"
172,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '4', '7', '9']","['5', '3', '10']","['6', None]","['8', '1']"
172,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '7', '9']","['5', '3', '10']","['6', '2']","['8', '1']"
173,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['4', '7', '9']","['5', '3', '10', '6']","[None, '2']","['8', '1']"
173,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '9']","['5', '3', '10', '6']","['4', '2']","['8', '1']"
174,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '9', '2']","['5', '3', '10', '6']","['4', None]","['8', '1']"
174,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '2']","['5', '3', '10', '6']","['4', '7']","['8', '1']"
175,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '2', '4']","['5', '3', '10', '6']","[None, '7']","['8', '1']"
175,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '4']","['5', '3', '10', '6']","['9', '7']","['8', '1']"
176,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['2', '4']","['5', '3', '10', '6', '9']","[None, '7']","['8', '1']"
176,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '4', '7']","['5', '3', '10', '6', '9']","[None, None]","['8', '1']"
176,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '7']","['5', '3', '10', '6', '9']","['2', None]","['8', '1']"
176,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['7'],"['5', '3', '10', '6', '9']","['2', '4']","['8', '1']"
178,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '2']","['5', '3', '10', '6', '9']","[None, '4']","['8', '1']"
178,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['7', '2']","['5', '3', '10', '6', '9', '4']","[None, None]","['8', '1']"
178,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['2'],"['5', '3', '10', '6', '9', '4']","['7', None]","['8', '1']"
178,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '3', '10', '6', '9', '4']","['7', '2']","['8', '1']"
179,1 finished I/O → ready queue,io_to_ready,1,IO1,['1'],"['5', '3', '10', '6', '9', '4']","['7', '2']","['8', None]"
179,5 dispatched to IO1,dispatch_io,5,IO1,['1'],"['3', '10', '6', '9', '4']","['7', '2']","['8', '5']"
180,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['1', '7']","['3', '10', '6', '9', '4']","[None, '2']","['8', '5']"
180,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '7', '2']","['3', '10', '6', '9', '4']","[None, None]","['8', '5']"
180,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '2']","['3', '10', '6', '9', '4']","['1', None]","['8', '5']"
180,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['2'],"['3', '10', '6', '9', '4']","['1', '7']","['8', '5']"
182,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']","['3', '10', '6', '9', '4']","[None, '7']","['8', '5']"
182,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '1', '7']","['3', '10', '6', '9', '4']","[None, None]","['8', '5']"
182,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '7']","['3', '10', '6', '9', '4']","['2', None]","['8', '5']"
182,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['7'],"['3', '10', '6', '9', '4']","['2', '1']","['8', '5']"
184,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '2']","['3', '10', '6', '9', '4']","[None, '1']","['8', '5']"
184,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['7', '2']","['3', '10', '6', '9', '4', '1']","[None, None]","['8', '5']"
184,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['2'],"['3', '10', '6', '9', '4', '1']","['7', None]","['8', '5']"
184,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['3', '10', '6', '9', '4', '1']","['7', '2']","['8', '5']"
185,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['3', '10', '6', '9', '4', '1']","['7', '2']","[None, '5']"
185,3 dispatched to IO0,dispatch_io,3,IO0,['8'],"['10', '6', '9', '4', '1']","['7', '2']","['3', '5']"
186,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['8', '7']","['10', '6', '9', '4', '1']","[None, '2']","['3', '5']"
186,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['8', '7']","['10', '6', '9', '4', '1', '2']","[None, None]","['3', '5']"
186,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['7'],"['10', '6', '9', '4', '1', '2']","['8', None]","['3', '5']"
186,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '6', '9', '4', '1', '2']","['8', '7']","['3', '5']"
188,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '6', '9', '4', '1', '2']","[None, '7']","['3', '5']"
188,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '7']","['10', '6', '9', '4', '1', '2']","[None, None]","['3', '5']"
188,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['7'],"['10', '6', '9', '4', '1', '2']","['8', None]","['3', '5']"
188,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '6', '9', '4', '1', '2']","['8', '7']","['3', '5']"
190,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '6', '9', '4', '1', '2']","[None, '7']","['3', '5']"
190,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '7']","['10', '6', '9', '4', '1', '2']","[None, None]","['3', '5']"
190,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['7'],"['10', '6', '9', '4', '1', '2']","['8', None]","['3', '5']"
190,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '6', '9', '4', '1', '2']","['8', '7']","['3', '5']"
192,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['10', '6', '9', '4', '1', '2']","[None, '7']","['3', '5']"
192,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '7']","['10', '6', '9', '4', '1', '2']","[None, None]","['3', '5']"
192,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['7'],"['10', '6', '9', '4', '1', '2']","['8', None]","['3', '5']"
192,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '6', '9', '4', '1', '2']","['8', '7']","['3', '5']"
193,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['10', '6', '9', '4', '1', '2', '8']","[None, '7']","['3', '5']"
194,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['10', '6', '9', '4', '1', '2', '8']","[None, None]","['3', '5']"
194,5 finished I/O → ready queue,io_to_ready,5,IO1,"['7', '5']","['10', '6', '9', '4', '1', '2', '8']","[None, None]","['3', None]"
194,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],"['10', '6', '9', '4', '1', '2', '8']","['7', None]","['3', None]"
194,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['10', '6', '9', '4', '1', '2', '8']","['7', '5']","['3', None]"
194,10 dispatched to IO1,dispatch_io,10,IO1,[],"['6', '9', '4', '1', '2', '8']","['7', '5']","['3', '10']"
196,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['6', '9', '4', '1', '2', '8']","[None, '5']","['3', '10']"
196,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '5']","['6', '9', '4', '1', '2', '8']","[None, None]","['3', '10']"
196,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],"['6', '9', '4', '1', '2', '8']","['7', None]","['3', '10']"
196,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['6', '9', '4', '1', '2', '8']","['7', '5']","['3', '10']"
197,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['6', '9', '4', '1', '2', '8']","['7', '5']","['3', None]"
197,6 dispatched to IO1,dispatch_io,6,IO1,['10'],"['9', '4', '1', '2', '8']","['7', '5']","['3', '6']"
198,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '7']","['9', '4', '1', '2', '8']","[None, '5']","['3', '6']"
198,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '7', '5']","['9', '4', '1', '2', '8']","[None, None]","['3', '6']"
198,3 finished I/O → ready queue,io_to_ready,3,IO0,"['10', '7', '5', '3']","['9', '4', '1', '2', '8']","[None, None]","[None, '6']"
198,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '5', '3']","['9', '4', '1', '2', '8']","['10', None]","[None, '6']"
198,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '3']","['9', '4', '1', '2', '8']","['10', '7']","[None, '6']"
198,9 dispatched to IO0,dispatch_io,9,IO0,"['5', '3']","['4', '1', '2', '8']","['10', '7']","['9', '6']"
200,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '3', '10']","['4', '1', '2', '8']","[None, '7']","['9', '6']"
200,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '3', '10', '7']","['4', '1', '2', '8']","[None, None]","['9', '6']"
200,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '10', '7']","['4', '1', '2', '8']","['5', None]","['9', '6']"
200,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '7']","['4', '1', '2', '8']","['5', '3']","['9', '6']"
202,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['10', '7', '5']","['4', '1', '2', '8']","[None, '3']","['9', '6']"
202,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '7', '5', '3']","['4', '1', '2', '8']","[None, None]","['9', '6']"
202,9 finished I/O → ready queue,io_to_ready,9,IO0,"['10', '7', '5', '3', '9']","['4', '1', '2', '8']","[None, None]","[None, '6']"
202,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '5', '3', '9']","['4', '1', '2', '8']","['10', None]","[None, '6']"
202,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '3', '9']","['4', '1', '2', '8']","['10', '7']","[None, '6']"
202,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '3', '9']","['1', '2', '8']","['10', '7']","['4', '6']"
203,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['5', '3', '9']","['1', '2', '8', '10']","[None, '7']","['4', '6']"
203,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '9']","['1', '2', '8', '10']","['5', '7']","['4', '6']"
204,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '9', '7']","['1', '2', '8', '10']","['5', None]","['4', '6']"
204,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '7']","['1', '2', '8', '10']","['5', '3']","['4', '6']"
205,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '7', '5']","['1', '2', '8', '10']","[None, '3']","['4', '6']"
205,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '5']","['1', '2', '8', '10']","['9', '3']","['4', '6']"
206,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '5', '3']","['1', '2', '8', '10']","['9', None]","['4', '6']"
206,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '3']","['1', '2', '8', '10']","['9', '7']","['4', '6']"
207,9 finished all bursts,finished,9,CPU0,"['5', '3']","['1', '2', '8', '10']","[None, '7']","['4', '6']"
207,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['3'],"['1', '2', '8', '10']","['5', '7']","['4', '6']"
208,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '7']","['1', '2', '8', '10']","['5', None]","['4', '6']"
208,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['7'],"['1', '2', '8', '10']","['5', '3']","['4', '6']"
209,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '5']","['1', '2', '8', '10']","[None, '3']","['4', '6']"
209,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],"['1', '2', '8', '10']","['7', '3']","['4', '6']"
210,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '3']","['1', '2', '8', '10']","['7', None]","['4', '6']"
210,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],"['1', '2', '8', '10']","['7', '5']","['4', '6']"
211,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '7']","['1', '2', '8', '10']","[None, '5']","['4', '6']"
211,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['3', '7', '5']","['1', '2', '8', '10']","[None, None]","['4', '6']"
211,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '5']","['1', '2', '8', '10']","['3', None]","['4', '6']"
211,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['5'],"['1', '2', '8', '10']","['3', '7']","['4', '6']"
213,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']","['1', '2', '8', '10']","[None, '7']","['4', '6']"
213,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '3', '7']","['1', '2', '8', '10']","[None, None]","['4', '6']"
213,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '7']","['1', '2', '8', '10']","['5', None]","['4', '6']"
213,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['7'],"['1', '2', '8', '10']","['5', '3']","['4', '6']"
214,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['7', '3']","['1', '2', '8', '10']","['5', None]","['4', '6']"
214,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['3'],"['1', '2', '8', '10']","['5', '7']","['4', '6']"
215,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '5']","['1', '2', '8', '10']","[None, '7']","['4', '6']"
215,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['3', '5']","['1', '2', '8', '10', '7']","[None, None]","['4', '6']"
215,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '5', '4']","['1', '2', '8', '10', '7']","[None, None]","[None, '6']"
215,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '4']","['1', '2', '8', '10', '7']","['3', None]","[None, '6']"
215,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],"['1', '2', '8', '10', '7']","['3', '5']","[None, '6']"
215,1 dispatched to IO0,dispatch_io,1,IO0,['4'],"['2', '8', '10', '7']","['3', '5']","['1', '6']"
217,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']","['2', '8', '10', '7']","[None, '5']","['1', '6']"
217,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '3', '5']","['2', '8', '10', '7']","[None, None]","['1', '6']"
217,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '5']","['2', '8', '10', '7']","['4', None]","['1', '6']"
217,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['5'],"['2', '8', '10', '7']","['4', '3']","['1', '6']"
219,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '4']","['2', '8', '10', '7']","[None, '3']","['1', '6']"
219,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '4', '3']","['2', '8', '10', '7']","[None, None]","['1', '6']"
219,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '3']","['2', '8', '10', '7']","['5', None]","['1', '6']"
219,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],"['2', '8', '10', '7']","['5', '4']","['1', '6']"
221,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '5']","['2', '8', '10', '7']","[None, '4']","['1', '6']"
221,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '5', '4']","['2', '8', '10', '7']","[None, None]","['1', '6']"
221,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '4']","['2', '8', '10', '7']","['3', None]","['1', '6']"
221,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],"['2', '8', '10', '7']","['3', '5']","['1', '6']"
223,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']","['2', '8', '10', '7']","[None, '5']","['1', '6']"
223,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '3', '5']","['2', '8', '10', '7']","[None, None]","['1', '6']"
223,6 finished I/O → ready queue,io_to_ready,6,IO1,"['4', '3', '5', '6']","['2', '8', '10', '7']","[None, None]","['1', None]"
223,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '5', '6']","['2', '8', '10', '7']","['4', None]","['1', None]"
223,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '6']","['2', '8', '10', '7']","['4', '3']","['1', None]"
223,2 dispatched to IO1,dispatch_io,2,IO1,"['5', '6']","['8', '10', '7']","['4', '3']","['1', '2']"
224,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['5', '6']","['8', '10', '7', '3']","['4', None]","['1', '2']"
224,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['8', '10', '7', '3']","['4', '5']","['1', '2']"
225,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']","['8', '10', '7', '3']","[None, '5']","['1', '2']"
225,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],"['8', '10', '7', '3']","['6', '5']","['1', '2']"
226,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '5']","['8', '10', '7', '3']","['6', None]","['1', '2']"
226,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],"['8', '10', '7', '3']","['6', '4']","['1', '2']"
227,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '6']","['8', '10', '7', '3']","[None, '4']","['1', '2']"
227,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['8', '10', '7', '3']","['5', '4']","['1', '2']"
228,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '4']","['8', '10', '7', '3']","['5', None]","['1', '2']"
228,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '4', '1']","['8', '10', '7', '3']","['5', None]","[None, '2']"
228,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '1']","['8', '10', '7', '3']","['5', '6']","[None, '2']"
228,8 dispatched to IO0,dispatch_io,8,IO0,"['4', '1']","['10', '7', '3']","['5', '6']","['8', '2']"
229,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['4', '1']","['10', '7', '3', '5']","[None, '6']","['8', '2']"
229,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],"['10', '7', '3', '5']","['4', '6']","['8', '2']"
230,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '6']","['10', '7', '3', '5']","['4', None]","['8', '2']"
230,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['6'],"['10', '7', '3', '5']","['4', '1']","['8', '2']"
231,4 finished all bursts,finished,4,CPU0,['6'],"['10', '7', '3', '5']","[None, '1']","['8', '2']"
231,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['10', '7', '3', '5']","['6', '1']","['8', '2']"
232,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['10', '7', '3', '5']","['6', None]","['8', '2']"
232,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['10', '7', '3', '5']","['6', '1']","['8', '2']"
233,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['10', '7', '3', '5']","[None, '1']","['8', '2']"
233,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['10', '7', '3', '5']","['6', '1']","['8', '2']"
234,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['10', '7', '3', '5', '6']","[None, '1']","['8', '2']"
234,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['10', '7', '3', '5', '6']","[None, None]","['8', '2']"
234,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['10', '7', '3', '5', '6']","['1', None]","['8', '2']"
236,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['10', '7', '3', '5', '6']","[None, None]","['8', '2']"
236,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['10', '7', '3', '5', '6']","['1', None]","['8', '2']"
237,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['10', '7', '3', '5', '6']","['1', None]","['8', None]"
237,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['10', '7', '3', '5', '6']","['1', '2']","['8', None]"
237,10 dispatched to IO1,dispatch_io,10,IO1,[],"['7', '3', '5', '6']","['1', '2']","['8', '10']"
238,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['7', '3', '5', '6']","[None, '2']","['8', '10']"
238,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['7', '3', '5', '6']","['1', '2']","['8', '10']"
239,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['7', '3', '5', '6']","['1', None]","['8', '10']"
239,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['7', '3', '5', '6']","['1', '2']","['8', '10']"
240,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['7', '3', '5', '6', '1']","[None, '2']","['8', '10']"
240,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['7', '3', '5', '6', '1']","[None, '2']","['8', None]"
240,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '3', '5', '6', '1']","['10', '2']","['8', None]"
240,7 dispatched to IO1,dispatch_io,7,IO1,[],"['3', '5', '6', '1']","['10', '2']","['8', '7']"
241,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['3', '5', '6', '1']","['10', None]","['8', '7']"
241,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['3', '5', '6', '1']","['10', '2']","['8', '7']"
242,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['3', '5', '6', '1']","[None, '2']","['8', '7']"
242,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['3', '5', '6', '1']","['10', '2']","['8', '7']"
243,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['3', '5', '6', '1']","['10', None]","['8', '7']"
243,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['3', '5', '6', '1']","['10', '2']","['8', '7']"
244,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['3', '5', '6', '1', '10']","[None, '2']","['8', '7']"
245,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],"['3', '5', '6', '1', '10']","[None, None]","['8', '7']"
245,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5', '6', '1', '10']","['2', None]","['8', '7']"
247,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['3', '5', '6', '1', '10']","[None, None]","['8', '7']"
247,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5', '6', '1', '10']","['2', None]","['8', '7']"
249,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['3', '5', '6', '1', '10']","[None, None]","['8', '7']"
249,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5', '6', '1', '10']","['2', None]","['8', '7']"
251,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['3', '5', '6', '1', '10']","[None, None]","['8', '7']"
251,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5', '6', '1', '10']","['2', None]","['8', '7']"
252,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['3', '5', '6', '1', '10']","['2', None]","[None, '7']"
252,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['3', '5', '6', '1', '10']","['2', '8']","[None, '7']"
252,3 dispatched to IO0,dispatch_io,3,IO0,[],"['5', '6', '1', '10']","['2', '8']","['3', '7']"
253,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['5', '6', '1', '10']","[None, '8']","['3', '7']"
253,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6', '1', '10']","['2', '8']","['3', '7']"
254,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['5', '6', '1', '10']","['2', None]","['3', '7']"
254,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['5', '6', '1', '10']","['2', '8']","['3', '7']"
255,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['5', '6', '1', '10']","[None, '8']","['3', '7']"
255,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6', '1', '10']","['2', '8']","['3', '7']"
256,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['5', '6', '1', '10', '2']","[None, '8']","['3', '7']"
256,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['5', '6', '1', '10', '2']","[None, None]","['3', '7']"
256,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '1', '10', '2']","['8', None]","['3', '7']"
258,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['5', '6', '1', '10', '2']","[None, None]","['3', '7']"
258,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '1', '10', '2']","['8', None]","['3', '7']"
260,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['5', '6', '1', '10', '2']","[None, None]","['3', '7']"
260,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '1', '10', '2']","['8', None]","['3', '7']"
262,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['5', '6', '1', '10', '2']","[None, None]","['3', '7']"
262,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['5', '6', '1', '10', '2']","['8', None]","['3', '7']"
263,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['5', '6', '1', '10', '2']","['8', None]","['3', None]"
263,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['5', '6', '1', '10', '2']","['8', '7']","['3', None]"
263,5 dispatched to IO1,dispatch_io,5,IO1,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
264,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['6', '1', '10', '2']","[None, '7']","['3', '5']"
264,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
265,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['6', '1', '10', '2']","['8', None]","['3', '5']"
265,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
266,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['6', '1', '10', '2']","[None, '7']","['3', '5']"
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
267,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['6', '1', '10', '2']","['8', None]","['3', '5']"
267,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
268,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['6', '1', '10', '2']","[None, '7']","['3', '5']"
268,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['6', '1', '10', '2']","['8', '7']","['3', '5']"
269,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['6', '1', '10', '2']","['8', None]","['3', '5']"
269,3 finished I/O → ready queue,io_to_ready,3,IO0,"['7', '3']","['6', '1', '10', '2']","['8', None]","[None, '5']"
269,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['3'],"['6', '1', '10', '2']","['8', '7']","[None, '5']"
269,6 dispatched to IO0,dispatch_io,6,IO0,['3'],"['1', '10', '2']","['8', '7']","['6', '5']"
270,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '8']","['1', '10', '2']","[None, '7']","['6', '5']"
270,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['8'],"['1', '10', '2']","['3', '7']","['6', '5']"
271,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['8', '7']","['1', '10', '2']","['3', None]","['6', '5']"
271,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['7'],"['1', '10', '2']","['3', '8']","['6', '5']"
272,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '3']","['1', '10', '2']","[None, '8']","['6', '5']"
272,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['3'],"['1', '10', '2']","['7', '8']","['6', '5']"
273,8 finished all bursts,finished,8,CPU1,['3'],"['1', '10', '2']","['7', None]","['6', '5']"
273,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['1', '10', '2']","['7', '3']","['6', '5']"
274,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['1', '10', '2']","[None, '3']","['6', '5']"
274,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['1', '10', '2']","['7', '3']","['6', '5']"
275,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['1', '10', '2', '7']","[None, '3']","['6', '5']"
275,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
275,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
277,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
277,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
279,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
279,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
281,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
281,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
283,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
283,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
285,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
285,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '10', '2', '7']","['3', None]","['6', '5']"
287,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['1', '10', '2', '7']","[None, None]","['6', '5']"
287,6 finished I/O → ready queue,io_to_ready,6,IO0,"['3', '6']","['1', '10', '2', '7']","[None, None]","[None, '5']"
287,5 finished I/O → ready queue,io_to_ready,5,IO1,"['3', '6', '5']","['1', '10', '2', '7']","[None, None]","[None, None]"
287,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5']","['1', '10', '2', '7']","['3', None]","[None, None]"
287,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['1', '10', '2', '7']","['3', '6']","[None, None]"
287,1 dispatched to IO0,dispatch_io,1,IO0,['5'],"['10', '2', '7']","['3', '6']","['1', None]"
287,10 dispatched to IO1,dispatch_io,10,IO1,['5'],"['2', '7']","['3', '6']","['1', '10']"
289,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']","['2', '7']","[None, '6']","['1', '10']"
289,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '3', '6']","['2', '7']","[None, None]","['1', '10']"
289,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6']","['2', '7']","['5', None]","['1', '10']"
289,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['2', '7']","['5', '3']","['1', '10']"
291,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['2', '7']","[None, '3']","['1', '10']"
291,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '5', '3']","['2', '7']","[None, None]","['1', '10']"
291,10 finished I/O → ready queue,io_to_ready,10,IO1,"['6', '5', '3', '10']","['2', '7']","[None, None]","['1', None]"
291,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '3', '10']","['2', '7']","['6', None]","['1', None]"
291,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '10']","['2', '7']","['6', '5']","['1', None]"
291,2 dispatched to IO1,dispatch_io,2,IO1,"['3', '10']",['7'],"['6', '5']","['1', '2']"
293,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '10', '6']",['7'],"[None, '5']","['1', '2']"
293,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '10', '6', '5']",['7'],"[None, None]","['1', '2']"
293,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '6', '5']",['7'],"['3', None]","['1', '2']"
293,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '5']",['7'],"['3', '10']","['1', '2']"
295,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '5', '3']",['7'],"[None, '10']","['1', '2']"
295,10 finished all bursts,finished,10,CPU1,"['6', '5', '3']",['7'],"[None, None]","['1', '2']"
295,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '3']",['7'],"['6', None]","['1', '2']"
295,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],['7'],"['6', '5']","['1', '2']"
297,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '6']",['7'],"[None, '5']","['1', '2']"
297,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '6', '5']",['7'],"[None, None]","['1', '2']"
297,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5']",['7'],"['3', None]","['1', '2']"
297,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],['7'],"['3', '6']","['1', '2']"
299,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']",['7'],"[None, '6']","['1', '2']"
299,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '3', '6']",['7'],"[None, None]","['1', '2']"
299,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6']",['7'],"['5', None]","['1', '2']"
299,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],['7'],"['5', '3']","['1', '2']"
300,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '1']",['7'],"['5', '3']","[None, '2']"
300,7 dispatched to IO0,dispatch_io,7,IO0,"['6', '1']",[],"['5', '3']","['7', '2']"
301,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '1', '5']",[],"[None, '3']","['7', '2']"
301,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['6', '1', '5', '3']",[],"[None, None]","['7', '2']"
301,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '5', '3']",[],"['6', None]","['7', '2']"
301,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '3']",[],"['6', '1']","['7', '2']"
302,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['5', '3']",['6'],"[None, '1']","['7', '2']"
302,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['3'],['6'],"['5', '1']","['7', '2']"
303,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '1']",['6'],"['5', None]","['7', '2']"
303,2 finished I/O → ready queue,io_to_ready,2,IO1,"['3', '1', '2']",['6'],"['5', None]","['7', None]"
303,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '2']",['6'],"['5', '3']","['7', None]"
303,6 dispatched to IO1,dispatch_io,6,IO1,"['1', '2']",[],"['5', '3']","['7', '6']"
304,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '2', '5']",[],"[None, '3']","['7', '6']"
304,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '5']",[],"['1', '3']","['7', '6']"
305,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '5', '3']",[],"['1', None]","['7', '6']"
305,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '3']",[],"['1', '2']","['7', '6']"
306,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '3', '1']",[],"[None, '2']","['7', '6']"
306,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '1']",[],"['5', '2']","['7', '6']"
307,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '2']",[],"['5', None]","['7', '6']"
307,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '2']",[],"['5', '3']","['7', '6']"
308,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '2', '5']",[],"[None, '3']","['7', '6']"
308,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '5']",[],"['1', '3']","['7', '6']"
309,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '5', '3']",[],"['1', None]","['7', '6']"
309,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '3']",[],"['1', '2']","['7', '6']"
310,1 finished all bursts,finished,1,CPU0,"['5', '3']",[],"[None, '2']","['7', '6']"
310,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['3'],[],"['5', '2']","['7', '6']"
311,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['5', None]","['7', '6']"
311,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '2', '7']",[],"['5', None]","[None, '6']"
311,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '7']",[],"['5', '3']","[None, '6']"
312,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['2', '7', '5']",[],"[None, '3']","[None, '6']"
312,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '5']",[],"['2', '3']","[None, '6']"
313,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '5', '3']",[],"['2', None]","[None, '6']"
313,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '3']",[],"['2', '7']","[None, '6']"
314,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['5', '3']",['2'],"[None, '7']","[None, '6']"
314,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['3'],['2'],"['5', '7']","[None, '6']"
314,2 dispatched to IO0,dispatch_io,2,IO0,['3'],[],"['5', '7']","['2', '6']"
315,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '7']",[],"['5', None]","['2', '6']"
315,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['7'],[],"['5', '3']","['2', '6']"
316,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '5']",[],"[None, '3']","['2', '6']"
316,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['7', '5']",['3'],"[None, None]","['2', '6']"
316,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],['3'],"['7', None]","['2', '6']"
316,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['7', '5']","['2', '6']"
318,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['3'],"[None, '5']","['2', '6']"
318,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '5']",['3'],"[None, None]","['2', '6']"
318,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],['3'],"['7', None]","['2', '6']"
318,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['7', '5']","['2', '6']"
319,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['3', '7']","[None, '5']","['2', '6']"
320,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['3', '7']","[None, None]","['2', '6']"
320,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['3', '7']","['5', None]","['2', '6']"
322,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['3', '7']","[None, None]","['2', '6']"
322,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['3', '7']","['5', None]","['2', '6']"
324,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['3', '7', '5']","[None, None]","['2', '6']"
330,6 finished I/O → ready queue,io_to_ready,6,IO1,['6'],"['3', '7', '5']","[None, None]","['2', None]"
330,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['3', '7', '5']","['6', None]","['2', None]"
330,3 dispatched to IO1,dispatch_io,3,IO1,[],"['7', '5']","['6', None]","['2', '3']"
332,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5']","[None, None]","['2', '3']"
332,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5']","['6', None]","['2', '3']"
333,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '5', '6']","[None, None]","['2', '3']"
340,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['7', '5', '6']","[None, None]","[None, '3']"
340,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['7', '5', '6']","['2', None]","[None, '3']"
340,7 dispatched to IO0,dispatch_io,7,IO0,[],"['5', '6']","['2', None]","['7', '3']"
342,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['5', '6']","[None, None]","['7', '3']"
342,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6']","['2', None]","['7', '3']"
344,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['5', '6']","[None, None]","['7', '3']"
344,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6']","['2', None]","['7', '3']"
346,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['5', '6']","[None, None]","['7', '3']"
346,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['5', '6']","['2', None]","['7', '3']"
347,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['5', '6', '2']","[None, None]","['7', '3']"
354,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],"['5', '6', '2']","[None, None]","['7', None]"
354,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '6', '2']","['3', None]","['7', None]"
354,5 dispatched to IO1,dispatch_io,5,IO1,[],"['6', '2']","['3', None]","['7', '5']"
356,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['6', '2']","[None, None]","['7', '5']"
356,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['6', '2']","['3', None]","['7', '5']"
358,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['6', '2']","[None, None]","['7', '5']"
358,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '7']","['6', '2']","[None, None]","[None, '5']"
358,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['7'],"['6', '2']","['3', None]","[None, '5']"
358,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['6', '2']","['3', '7']","[None, '5']"
358,6 dispatched to IO0,dispatch_io,6,IO0,[],['2'],"['3', '7']","['6', '5']"
360,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],['2'],"[None, '7']","['6', '5']"
360,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '7']",['2'],"[None, None]","['6', '5']"
360,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['7'],['2'],"['3', None]","['6', '5']"
360,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],['2'],"['3', '7']","['6', '5']"
362,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],['2'],"[None, '7']","['6', '5']"
362,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '7']",['2'],"[None, None]","['6', '5']"
362,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['7'],['2'],"['3', None]","['6', '5']"
362,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],['2'],"['3', '7']","['6', '5']"
364,3 finished all bursts,finished,3,CPU0,[],['2'],"[None, '7']","['6', '5']"
364,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],['2'],"[None, None]","['6', '5']"
364,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['2'],"['7', None]","['6', '5']"
366,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],['2'],"[None, None]","['6', '5']"
366,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['2'],"['7', None]","['6', '5']"
368,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['2'],"[None, None]","['6', '5']"
368,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['2'],"['7', None]","['6', '5']"
370,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['2'],"[None, None]","['6', '5']"
370,5 finished I/O → ready queue,io_to_ready,5,IO1,"['7', '5']",['2'],"[None, None]","['6', None]"
370,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['5'],['2'],"['7', None]","['6', None]"
370,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['2'],"['7', '5']","['6', None]"
370,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['7', '5']","['6', '2']"
371,5 finished all bursts,finished,5,CPU1,[],[],"['7', None]","['6', '2']"
372,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['6', '2']"
372,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['6', '2']"
373,7 finished all bursts,finished,7,CPU0,[],[],"[None, None]","['6', '2']"
386,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],[],"[None, None]","[None, '2']"
386,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]","[None, '2']"
387,6 finished all bursts,finished,6,CPU0,[],[],"[None, None]","[None, '2']"
390,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],[],"[None, None]","[None, None]"
390,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
392,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
392,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
394,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
394,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
396,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
396,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
398,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","[None, None]"
398,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
399,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, None]","[None, None]"
399,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"[None, None]","['2', None]"
413,2 finished all bursts,finished,2,IO0,[],[],"[None, None]","[None, None]"
