// Seed: 1093390244
module module_0 ();
  time id_2 = "";
endmodule
program module_1 (
    id_1
);
  input wire id_1;
  tri1 id_2, id_3 = id_1 && -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = "";
  wire id_4;
endmodule
module module_2 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output logic id_4,
    input  uwire id_5
);
  bit id_7, id_8, id_9;
  always id_4 <= 1'b0 - id_9 / -1;
  always id_8 <= 1;
  module_0 modCall_1 ();
endmodule
