Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto b7bc99eee01d443e8e9af3480e63465e --debug typical --relax --include ../../../../verilog/src/fe2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fe_tobytes_tb_behav xil_defaultlib.fe_tobytes_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/immesys/w/FPGA/edxcel/partproject/partproject.sim/fe_tobytes_tbset/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/immesys/w/FPGA/edxcel/partproject/partproject.sim/fe_tobytes_tbset/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fe_tobytes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fe_tobytes_tb_behav
