{"Source Block": ["serv/rtl/serv_ctrl.v@75:91@HdlStmProcess", "\n   reg        en_r  = 1'b1;\n   reg        en_2r = 1'b0;\n   reg        en_3r = 1'b0;\n\n   always @(posedge clk) begin\n      en_r <= i_en;\n      en_2r <= en_r;\n      en_3r <= en_2r;\n\n      if (en_r & !i_en)\n        o_ibus_cyc <= 1'b1;\n      else if (o_ibus_cyc & i_ibus_ack)\n        o_ibus_cyc <= 1'b0;\n   end\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[85, "      if (en_r & !i_en)\n"]], "Add": [[83, "      en_pc_r <= i_pc_en;\n"], [83, "      en_pc_2r <= en_pc_r;\n"], [83, "      en_pc_3r <= en_pc_2r;\n"], [85, "      if (en_r & !en_2r)\n"], [85, "\to_misalign <= pc_plus_offset;\n"], [85, "      if (en_pc_r & !i_pc_en)\n"]]}}