Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Mon Jan 19 00:25:28 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.293
  Slack (ns):              0.056
  Arrival (ns):            3.223
  Required (ns):           3.167
  Operating Conditions: slow_lv_lt

Path 2
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[6]:D
  Delay (ns):              0.145
  Slack (ns):              0.068
  Arrival (ns):            2.123
  Required (ns):           2.055
  Operating Conditions: fast_hv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            2.115
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 4
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            2.099
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 5
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.080
  Arrival (ns):            2.104
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            2.108
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 7
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.156
  Slack (ns):              0.082
  Arrival (ns):            2.132
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 8
  From: sram_test_module_0/exp_d2[15]:CLK
  To:   sram_test_module_0/exp_d3[15]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.113
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 9
  From: sram_test_module_0/exp_d1[8]:CLK
  To:   sram_test_module_0/exp_d2[8]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            2.118
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[2]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.133
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 11
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.084
  Arrival (ns):            3.378
  Required (ns):           3.294
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.131
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.123
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.111
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 15
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.085
  Arrival (ns):            2.114
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.115
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 17
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.155
  Slack (ns):              0.087
  Arrival (ns):            2.131
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.126
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.126
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 20
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.138
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.127
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 22
  From: sram_test_module_0/st0:CLK
  To:   sram_test_module_0/st1:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.132
  Required (ns):           2.043
  Operating Conditions: fast_hv_lt

Path 23
  From: sram_test_module_0/exp_d2[3]:CLK
  To:   sram_test_module_0/exp_d3[3]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.115
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.129
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.129
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 26
  From: sram_test_module_0/expected[13]:CLK
  To:   sram_test_module_0/exp_d1[13]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.132
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 27
  From: sram_test_module_0/expected[12]:CLK
  To:   sram_test_module_0/exp_d1[12]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.132
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 28
  From: sram_test_module_0/exp_d2[10]:CLK
  To:   sram_test_module_0/exp_d3[10]:D
  Delay (ns):              0.166
  Slack (ns):              0.092
  Arrival (ns):            2.116
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 29
  From: CoreTimer_C0_0/CoreTimer_C0_0/Count[4]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[4]:D
  Delay (ns):              0.238
  Slack (ns):              0.094
  Arrival (ns):            2.203
  Required (ns):           2.109
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_Z[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_int[0]:D
  Delay (ns):              0.169
  Slack (ns):              0.097
  Arrival (ns):            2.111
  Required (ns):           2.014
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.215
  Slack (ns):              0.101
  Arrival (ns):            3.651
  Required (ns):           3.550
  Operating Conditions: fast_hv_lt

Path 32
  From: sram_test_module_0/expected[12]:CLK
  To:   sram_test_module_0/data_write_portA[12]:D
  Delay (ns):              0.193
  Slack (ns):              0.107
  Arrival (ns):            2.160
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[4]:D
  Delay (ns):              0.194
  Slack (ns):              0.108
  Arrival (ns):            2.170
  Required (ns):           2.062
  Operating Conditions: fast_hv_lt

Path 34
  From: sram_test_module_0/rd_d1[10]:CLK
  To:   sram_test_module_0/rd_d2[10]:D
  Delay (ns):              0.201
  Slack (ns):              0.109
  Arrival (ns):            2.161
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 35
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:D
  Delay (ns):              0.215
  Slack (ns):              0.109
  Arrival (ns):            2.169
  Required (ns):           2.060
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:D
  Delay (ns):              0.187
  Slack (ns):              0.110
  Arrival (ns):            2.165
  Required (ns):           2.055
  Operating Conditions: fast_hv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.184
  Slack (ns):              0.110
  Arrival (ns):            2.149
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 38
  From: sram_test_module_0/expected[4]:CLK
  To:   sram_test_module_0/exp_d1[4]:D
  Delay (ns):              0.204
  Slack (ns):              0.111
  Arrival (ns):            2.171
  Required (ns):           2.060
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.186
  Slack (ns):              0.112
  Arrival (ns):            2.159
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 40
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.113
  Arrival (ns):            2.141
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin3[3]:D
  Delay (ns):              0.203
  Slack (ns):              0.114
  Arrival (ns):            2.176
  Required (ns):           2.062
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.205
  Slack (ns):              0.115
  Arrival (ns):            3.652
  Required (ns):           3.537
  Operating Conditions: fast_hv_lt

Path 43
  From: sram_test_module_0/exp_d2[4]:CLK
  To:   sram_test_module_0/exp_d3[4]:D
  Delay (ns):              0.192
  Slack (ns):              0.118
  Arrival (ns):            2.143
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.118
  Arrival (ns):            2.180
  Required (ns):           2.062
  Operating Conditions: fast_hv_lt

Path 45
  From: sram_test_module_0/rd_d1[0]:CLK
  To:   sram_test_module_0/rd_d2[0]:D
  Delay (ns):              0.211
  Slack (ns):              0.119
  Arrival (ns):            2.171
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 46
  From: sram_test_module_0/rd_d1[18]:CLK
  To:   sram_test_module_0/rd_d2[18]:D
  Delay (ns):              0.206
  Slack (ns):              0.120
  Arrival (ns):            2.154
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 47
  From: sram_test_module_0/rd_d1[11]:CLK
  To:   sram_test_module_0/rd_d2[11]:D
  Delay (ns):              0.212
  Slack (ns):              0.120
  Arrival (ns):            2.172
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 48
  From: sram_test_module_0/expected[4]:CLK
  To:   sram_test_module_0/data_write_portA[4]:D
  Delay (ns):              0.213
  Slack (ns):              0.120
  Arrival (ns):            2.180
  Required (ns):           2.060
  Operating Conditions: fast_hv_lt

Path 49
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]:D
  Delay (ns):              0.199
  Slack (ns):              0.120
  Arrival (ns):            3.421
  Required (ns):           3.301
  Operating Conditions: fast_hv_lt

Path 50
  From: sram_test_module_0/exp_d2[8]:CLK
  To:   sram_test_module_0/exp_d3[8]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.162
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.194
  Slack (ns):              0.121
  Arrival (ns):            2.146
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.171
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.149
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 54
  From: sram_test_module_0/rd_d2[17]:CLK
  To:   sram_test_module_0/rd_d3[17]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.144
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 55
  From: sram_test_module_0/rd_d1[3]:CLK
  To:   sram_test_module_0/rd_d2[3]:D
  Delay (ns):              0.214
  Slack (ns):              0.122
  Arrival (ns):            2.174
  Required (ns):           2.052
  Operating Conditions: fast_hv_lt

Path 56
  From: sram_test_module_0/exp_d2[6]:CLK
  To:   sram_test_module_0/exp_d3[6]:D
  Delay (ns):              0.209
  Slack (ns):              0.122
  Arrival (ns):            2.159
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.161
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 58
  From: sram_test_module_0/rd_d1[15]:CLK
  To:   sram_test_module_0/rd_d2[15]:D
  Delay (ns):              0.203
  Slack (ns):              0.123
  Arrival (ns):            2.151
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 59
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]:D
  Delay (ns):              0.198
  Slack (ns):              0.123
  Arrival (ns):            3.404
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[28]:D
  Delay (ns):              0.202
  Slack (ns):              0.123
  Arrival (ns):            3.424
  Required (ns):           3.301
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14]:D
  Delay (ns):              0.199
  Slack (ns):              0.123
  Arrival (ns):            3.404
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.154
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin1[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.170
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.170
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 65
  From: sram_test_module_0/expected[6]:CLK
  To:   sram_test_module_0/exp_d1[6]:D
  Delay (ns):              0.217
  Slack (ns):              0.124
  Arrival (ns):            2.184
  Required (ns):           2.060
  Operating Conditions: fast_hv_lt

Path 66
  From: sram_test_module_0/exp_d2[7]:CLK
  To:   sram_test_module_0/exp_d3[7]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.148
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 67
  From: sram_test_module_0/exp_d2[18]:CLK
  To:   sram_test_module_0/exp_d3[18]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.149
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 68
  From: sram_test_module_0/expected[6]:CLK
  To:   sram_test_module_0/data_write_portA[6]:D
  Delay (ns):              0.218
  Slack (ns):              0.125
  Arrival (ns):            2.185
  Required (ns):           2.060
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr[2]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.158
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr[1]:D
  Delay (ns):              0.193
  Slack (ns):              0.125
  Arrival (ns):            2.149
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[24]:D
  Delay (ns):              0.203
  Slack (ns):              0.125
  Arrival (ns):            3.443
  Required (ns):           3.318
  Operating Conditions: fast_hv_lt

Path 72
  From: CoreTimer_C0_0/CoreTimer_C0_0/CountIsZeroReg:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/RawTimInt:D
  Delay (ns):              0.201
  Slack (ns):              0.125
  Arrival (ns):            2.175
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 73
  From: sram_test_module_0/exp_d1[17]:CLK
  To:   sram_test_module_0/exp_d2[17]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.167
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.126
  Arrival (ns):            2.159
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[6]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.159
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:D
  Delay (ns):              0.205
  Slack (ns):              0.126
  Arrival (ns):            3.444
  Required (ns):           3.318
  Operating Conditions: fast_hv_lt

Path 77
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.165
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 78
  From: sram_test_module_0/rd_d2[19]:CLK
  To:   sram_test_module_0/rd_d3[19]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.149
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 79
  From: sram_test_module_0/exp_d2[2]:CLK
  To:   sram_test_module_0/exp_d3[2]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.157
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.155
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.158
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 82
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.127
  Arrival (ns):            2.160
  Required (ns):           2.033
  Operating Conditions: fast_hv_lt

Path 83
  From: sram_test_module_0/rd_d1[19]:CLK
  To:   sram_test_module_0/rd_d2[19]:D
  Delay (ns):              0.214
  Slack (ns):              0.128
  Arrival (ns):            2.162
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 84
  From: sram_test_module_0/exp_d1[7]:CLK
  To:   sram_test_module_0/exp_d2[7]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.152
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.142
  Required (ns):           2.014
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.128
  Arrival (ns):            2.152
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            3.638
  Required (ns):           3.510
  Operating Conditions: fast_hv_lt

Path 88
  From: MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_irq_id_1[0]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.178
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 89
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.201
  Slack (ns):              0.128
  Arrival (ns):            2.175
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 90
  From: sram_test_module_0/exp_d2[19]:CLK
  To:   sram_test_module_0/exp_d3[19]:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.159
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.129
  Arrival (ns):            2.142
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]:D
  Delay (ns):              0.204
  Slack (ns):              0.129
  Arrival (ns):            3.410
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21]:D
  Delay (ns):              0.208
  Slack (ns):              0.129
  Arrival (ns):            3.430
  Required (ns):           3.301
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]:D
  Delay (ns):              0.205
  Slack (ns):              0.129
  Arrival (ns):            3.411
  Required (ns):           3.282
  Operating Conditions: fast_hv_lt

Path 95
  From: sram_test_module_0/exp_d2[14]:CLK
  To:   sram_test_module_0/exp_d3[14]:D
  Delay (ns):              0.219
  Slack (ns):              0.130
  Arrival (ns):            2.166
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]:D
  Delay (ns):              0.206
  Slack (ns):              0.130
  Arrival (ns):            3.411
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]:D
  Delay (ns):              0.206
  Slack (ns):              0.130
  Arrival (ns):            3.411
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.180
  Required (ns):           2.050
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreTimer_C0_0/CoreTimer_C0_0/Load[2]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.184
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 100
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.249
  Slack (ns):              0.131
  Arrival (ns):            2.223
  Required (ns):           2.092
  Operating Conditions: fast_hv_lt

