

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_softmax_loop_1'
================================================================
* Date:           Sun Sep 28 11:43:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2320|     2320|  23.200 us|  23.200 us|  2320|  2320|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- softmax_loop_1  |     2318|     2318|        18|          3|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     291|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     291|     177|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln311_fu_132_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln311_fu_126_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i         |   9|          2|   10|         20|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |i_1_fu_52                  |   9|          2|   10|         20|
    |sum_fu_48                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|   88|        178|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_1_fu_52                         |  10|   0|   10|          0|
    |icmp_ln311_reg_181                |   1|   0|    1|          0|
    |sum_fu_48                         |  32|   0|   32|          0|
    |tmp_reg_205                       |  32|   0|   32|          0|
    |x_assign_reg_200                  |  32|   0|   32|          0|
    |xt_load_reg_195                   |  32|   0|   32|          0|
    |zext_ln311_reg_185                |  10|   0|   64|         54|
    |icmp_ln311_reg_181                |  64|  32|    1|          0|
    |zext_ln311_reg_185                |  64|  32|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 291|  64|  282|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_222_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_222_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_222_p_opcode  |  out|    2|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_222_p_dout0   |   in|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_222_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_226_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_226_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_226_p_dout0   |   in|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_226_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_230_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_230_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_230_p_opcode  |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_230_p_dout0   |   in|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|grp_fu_230_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_1|  return value|
|max_val_1_reload     |   in|   32|     ap_none|                            max_val_1_reload|        scalar|
|exp_x_address1       |  out|   10|   ap_memory|                                       exp_x|         array|
|exp_x_ce1            |  out|    1|   ap_memory|                                       exp_x|         array|
|exp_x_we1            |  out|    1|   ap_memory|                                       exp_x|         array|
|exp_x_d1             |  out|   32|   ap_memory|                                       exp_x|         array|
|sum_out              |  out|   32|      ap_vld|                                     sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                                     sum_out|       pointer|
|xt_address0          |  out|   10|   ap_memory|                                          xt|         array|
|xt_ce0               |  out|    1|   ap_memory|                                          xt|         array|
|xt_q0                |   in|   32|   ap_memory|                                          xt|         array|
+---------------------+-----+-----+------------+--------------------------------------------+--------------+

