{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 12:04:15 2020 " "Info: Processing started: Fri Mar 13 12:04:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71~0 " "Info: Detected gated clock \"inst71~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst8\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SRAM:inst2\|OE register SCOMP:inst8\|AC\[15\] 3.933 ns " "Info: Slack time is 3.933 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SRAM:inst2\|OE\" and destination register \"SCOMP:inst8\|AC\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.776 ns + Largest register register " "Info: + Largest register to register requirement is 9.776 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns + Largest " "Info: + Largest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 0.295 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 0.295 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 0.295 ns SCOMP:inst8\|AC\[15\] 3 REG LCFF_X20_Y15_N1 18 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 0.295 ns; Loc. = LCFF_X20_Y15_N1; Fanout = 18; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 0.305 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 0.305 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 0.305 ns SRAM:inst2\|OE 3 REG LCFF_X21_Y17_N13 20 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 0.305 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.843 ns - Longest register register " "Info: - Longest register to register delay is 5.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst2\|OE 1 REG LCFF_X21_Y17_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.393 ns) 1.459 ns UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~5 2 COMB LCCOMB_X22_Y16_N24 1 " "Info: 2: + IC(1.066 ns) + CELL(0.393 ns) = 1.459 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { SRAM:inst2|OE UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 2.163 ns UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~6 3 COMB LCCOMB_X22_Y16_N2 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 2.163 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.420 ns) 3.783 ns UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~7 4 COMB LCCOMB_X15_Y18_N14 5 " "Info: 4: + IC(1.200 ns) + CELL(0.420 ns) = 3.783 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 5; COMB Node = 'UART_INTERFACE:inst1\|lpm_bustri_uart0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[15\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.150 ns) 5.222 ns SCOMP:inst8\|Selector12~5 5 COMB LCCOMB_X19_Y15_N14 1 " "Info: 5: + IC(1.289 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 SCOMP:inst8|Selector12~5 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.149 ns) 5.759 ns SCOMP:inst8\|Selector12~11 6 COMB LCCOMB_X20_Y15_N0 1 " "Info: 6: + IC(0.388 ns) + CELL(0.149 ns) = 5.759 ns; Loc. = LCCOMB_X20_Y15_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~11 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.843 ns SCOMP:inst8\|AC\[15\] 7 REG LCFF_X20_Y15_N1 18 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.843 ns; Loc. = LCFF_X20_Y15_N1; Fanout = 18; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector12~11 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 27.97 % ) " "Info: Total cell delay = 1.634 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 72.03 % ) " "Info: Total interconnect delay = 4.209 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { SRAM:inst2|OE UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~11 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.843 ns" { SRAM:inst2|OE {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|Selector12~11 {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.066ns 0.266ns 1.200ns 1.289ns 0.388ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.420ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { SRAM:inst2|OE UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~11 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.843 ns" { SRAM:inst2|OE {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5 {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6 {} UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|Selector12~11 {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.066ns 0.266ns 1.200ns 1.289ns 0.388ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.420ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register SLCD:inst55\|data_in\[1\] register SLCD:inst55\|LCD_D\[6\] 32.206 ns " "Info: Slack time is 32.206 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"SLCD:inst55\|data_in\[1\]\" and destination register \"SLCD:inst55\|LCD_D\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.455 ns + Largest register register " "Info: + Largest register to register requirement is 36.455 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.331 ns + Largest " "Info: + Largest clock skew is -3.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 2.975 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 2.975 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10KHz 3 REG LCFF_X64_Y19_N31 1 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60\|clock_10KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.000 ns) 1.394 ns ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 1.394 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.975 ns SLCD:inst55\|LCD_D\[6\] 5 REG LCFF_X11_Y18_N5 2 " "Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 2.975 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.83 % ) " "Info: Total cell delay = 1.324 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.009 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 6.306 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 6.306 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 0.554 ns SCOMP:inst8\|IO_CYCLE 3 REG LCFF_X21_Y18_N19 3 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 0.554 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8\|IO_CYCLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.416 ns) 1.307 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X21_Y18_N14 2 " "Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 1.307 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 1.978 ns IO_DECODER:inst24\|Equal2~2 5 COMB LCCOMB_X21_Y18_N12 4 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 1.978 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.406 ns) 2.679 ns inst68 6 COMB LCCOMB_X21_Y18_N2 1 " "Info: 6: + IC(0.295 ns) + CELL(0.406 ns) = 2.679 ns; Loc. = LCCOMB_X21_Y18_N2; Fanout = 1; COMB Node = 'inst68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { IO_DECODER:inst24|Equal2~2 inst68 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.000 ns) 4.725 ns inst68~clkctrl 7 COMB CLKCTRL_G15 16 " "Info: 7: + IC(2.046 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'inst68~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { inst68 inst68~clkctrl } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 6.306 ns SLCD:inst55\|data_in\[1\] 8 REG LCFF_X12_Y18_N3 5 " "Info: 8: + IC(1.044 ns) + CELL(0.537 ns) = 6.306 ns; Loc. = LCFF_X12_Y18_N3; Fanout = 5; REG Node = 'SLCD:inst55\|data_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { inst68~clkctrl SLCD:inst55|data_in[1] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.566 ns ( 29.62 % ) " "Info: Total cell delay = 2.566 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.098 ns ( 70.38 % ) " "Info: Total interconnect delay = 6.098 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst68 inst68~clkctrl SLCD:inst55|data_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst68 {} inst68~clkctrl {} SLCD:inst55|data_in[1] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.295ns 2.046ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.406ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst68 inst68~clkctrl SLCD:inst55|data_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst68 {} inst68~clkctrl {} SLCD:inst55|data_in[1] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.295ns 2.046ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.406ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst68 inst68~clkctrl SLCD:inst55|data_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst68 {} inst68~clkctrl {} SLCD:inst55|data_in[1] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.295ns 2.046ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.406ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.249 ns - Longest register register " "Info: - Longest register to register delay is 4.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLCD:inst55\|data_in\[1\] 1 REG LCFF_X12_Y18_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y18_N3; Fanout = 5; REG Node = 'SLCD:inst55\|data_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLCD:inst55|data_in[1] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.438 ns) 0.979 ns SLCD:inst55\|Mux0~0 2 COMB LCCOMB_X12_Y18_N8 1 " "Info: 2: + IC(0.541 ns) + CELL(0.438 ns) = 0.979 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 1; COMB Node = 'SLCD:inst55\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { SLCD:inst55|data_in[1] SLCD:inst55|Mux0~0 } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.275 ns) 2.180 ns SLCD:inst55\|Mux32~0 3 COMB LCCOMB_X15_Y18_N6 1 " "Info: 3: + IC(0.926 ns) + CELL(0.275 ns) = 2.180 ns; Loc. = LCCOMB_X15_Y18_N6; Fanout = 1; COMB Node = 'SLCD:inst55\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { SLCD:inst55|Mux0~0 SLCD:inst55|Mux32~0 } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.420 ns) 3.051 ns SLCD:inst55\|Mux32~1 4 COMB LCCOMB_X15_Y18_N26 2 " "Info: 4: + IC(0.451 ns) + CELL(0.420 ns) = 3.051 ns; Loc. = LCCOMB_X15_Y18_N26; Fanout = 2; COMB Node = 'SLCD:inst55\|Mux32~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { SLCD:inst55|Mux32~0 SLCD:inst55|Mux32~1 } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 4.165 ns SLCD:inst55\|Selector20~0 5 COMB LCCOMB_X11_Y18_N4 1 " "Info: 5: + IC(0.964 ns) + CELL(0.150 ns) = 4.165 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 1; COMB Node = 'SLCD:inst55\|Selector20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { SLCD:inst55|Mux32~1 SLCD:inst55|Selector20~0 } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.249 ns SLCD:inst55\|LCD_D\[6\] 6 REG LCFF_X11_Y18_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.249 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 32.17 % ) " "Info: Total cell delay = 1.367 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 67.83 % ) " "Info: Total interconnect delay = 2.882 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { SLCD:inst55|data_in[1] SLCD:inst55|Mux0~0 SLCD:inst55|Mux32~0 SLCD:inst55|Mux32~1 SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { SLCD:inst55|data_in[1] {} SLCD:inst55|Mux0~0 {} SLCD:inst55|Mux32~0 {} SLCD:inst55|Mux32~1 {} SLCD:inst55|Selector20~0 {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 0.541ns 0.926ns 0.451ns 0.964ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst68 inst68~clkctrl SLCD:inst55|data_in[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst68 {} inst68~clkctrl {} SLCD:inst55|data_in[1] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.295ns 2.046ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.406ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { SLCD:inst55|data_in[1] SLCD:inst55|Mux0~0 SLCD:inst55|Mux32~0 SLCD:inst55|Mux32~1 SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { SLCD:inst55|data_in[1] {} SLCD:inst55|Mux0~0 {} SLCD:inst55|Mux32~0 {} SLCD:inst55|Mux32~1 {} SLCD:inst55|Selector20~0 {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 0.541ns 0.926ns 0.451ns 0.964ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register SCOMP:inst8\|IO_WRITE_INT register SRAM:inst2\|STATE.IDLE 6.701 ns " "Info: Slack time is 6.701 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"SCOMP:inst8\|IO_WRITE_INT\" and destination register \"SRAM:inst2\|STATE.IDLE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.789 ns + Largest register register " "Info: + Largest register to register requirement is 9.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.305 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.305 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 0.305 ns SRAM:inst2\|STATE.IDLE 3 REG LCFF_X21_Y17_N19 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 0.305 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 2; REG Node = 'SRAM:inst2\|STATE.IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 0.302 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 0.302 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 0.302 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X21_Y17_N1 29 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 0.302 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 29; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.088 ns - Longest register register " "Info: - Longest register to register delay is 3.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|IO_WRITE_INT 1 REG LCFF_X21_Y17_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 29; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.275 ns) 2.367 ns SRAM:inst2\|Selector0~0 2 COMB LCCOMB_X21_Y17_N26 1 " "Info: 2: + IC(2.092 ns) + CELL(0.275 ns) = 2.367 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 1; COMB Node = 'SRAM:inst2\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { SCOMP:inst8|IO_WRITE_INT SRAM:inst2|Selector0~0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 3.004 ns SRAM:inst2\|Selector0~1 3 COMB LCCOMB_X21_Y17_N18 1 " "Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 3.004 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'SRAM:inst2\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { SRAM:inst2|Selector0~0 SRAM:inst2|Selector0~1 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.088 ns SRAM:inst2\|STATE.IDLE 4 REG LCFF_X21_Y17_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.088 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 2; REG Node = 'SRAM:inst2\|STATE.IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM:inst2|Selector0~1 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.737 ns ( 23.87 % ) " "Info: Total cell delay = 0.737 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 76.13 % ) " "Info: Total interconnect delay = 2.351 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { SCOMP:inst8|IO_WRITE_INT SRAM:inst2|Selector0~0 SRAM:inst2|Selector0~1 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.088 ns" { SCOMP:inst8|IO_WRITE_INT {} SRAM:inst2|Selector0~0 {} SRAM:inst2|Selector0~1 {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 2.092ns 0.259ns 0.000ns } { 0.000ns 0.275ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.305 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.302 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { SCOMP:inst8|IO_WRITE_INT SRAM:inst2|Selector0~0 SRAM:inst2|Selector0~1 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.088 ns" { SCOMP:inst8|IO_WRITE_INT {} SRAM:inst2|Selector0~0 {} SRAM:inst2|Selector0~1 {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 2.092ns 0.259ns 0.000ns } { 0.000ns 0.275ns 0.378ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\] register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\] 63.086 ns " "Info: Slack time is 63.086 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "207.68 MHz 4.815 ns " "Info: Fmax is 207.68 MHz (period= 4.815 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.693 ns + Largest register register " "Info: + Largest register to register requirement is 67.693 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.644 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\] 3 REG LCFF_X29_Y20_N17 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.638 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.638 ns UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\] 3 REG LCFF_X25_Y16_N9 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 5; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 177 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.607 ns - Longest register register " "Info: - Longest register to register delay is 4.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\] 1 REG LCFF_X25_Y16_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 5; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|baud_counter\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.415 ns) 1.191 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~1 2 COMB LCCOMB_X29_Y16_N20 1 " "Info: 2: + IC(0.776 ns) + CELL(0.415 ns) = 1.191 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.150 ns) 2.043 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2 3 COMB LCCOMB_X25_Y16_N0 7 " "Info: 3: + IC(0.702 ns) + CELL(0.150 ns) = 2.043 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.393 ns) 2.699 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[2\]~0 4 COMB LCCOMB_X25_Y16_N18 10 " "Info: 4: + IC(0.263 ns) + CELL(0.393 ns) = 2.699 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 10; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.660 ns) 4.607 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\] 5 REG LCFF_X29_Y20_N17 4 " "Info: 5: + IC(1.248 ns) + CELL(0.660 ns) = 4.607 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 35.12 % ) " "Info: Total cell delay = 1.618 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 64.88 % ) " "Info: Total interconnect delay = 2.989 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.607 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 0.776ns 0.702ns 0.263ns 1.248ns } { 0.000ns 0.415ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 1.075ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|baud_counter[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.607 ns" { UART_INTERFACE:inst1|UART:inst2|baud_counter[2] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0] {} } { 0.000ns 0.776ns 0.702ns 0.263ns 1.248ns } { 0.000ns 0.415ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -4.899 ns " "Info: Minimum slack time is -4.899 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.966 ns + Shortest register register " "Info: + Shortest register to register delay is 0.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X28_Y18_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 0.882 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X24_Y18_N18 1 " "Info: 2: + IC(0.732 ns) + CELL(0.150 ns) = 0.882 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.966 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X24_Y18_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.966 ns; Loc. = LCFF_X24_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 24.22 % ) " "Info: Total cell delay = 0.234 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.732 ns ( 75.78 % ) " "Info: Total interconnect delay = 0.732 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.732ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.865 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.865 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.849 ns + Smallest " "Info: + Smallest clock skew is 5.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.519 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.912 ns SCOMP:inst8\|IR\[2\] 3 REG LCFF_X21_Y18_N23 38 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 38; REG Node = 'SCOMP:inst8\|IR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[2] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.371 ns) 4.027 ns IO_DECODER:inst24\|Equal19~1 4 COMB LCCOMB_X21_Y18_N26 3 " "Info: 4: + IC(0.744 ns) + CELL(0.371 ns) = 4.027 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'IO_DECODER:inst24\|Equal19~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { SCOMP:inst8|IR[2] IO_DECODER:inst24|Equal19~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.419 ns) 4.922 ns UART_INTERFACE:inst1\|inst3 5 COMB LCCOMB_X22_Y18_N0 18 " "Info: 5: + IC(0.476 ns) + CELL(0.419 ns) = 4.922 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { IO_DECODER:inst24|Equal19~1 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.000 ns) 6.953 ns UART_INTERFACE:inst1\|inst3~clkctrl 6 COMB CLKCTRL_G8 8 " "Info: 6: + IC(2.031 ns) + CELL(0.000 ns) = 6.953 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|inst3~clkctrl } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 8.519 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X24_Y18_N19 1 " "Info: 7: + IC(1.029 ns) + CELL(0.537 ns) = 8.519 ns; Loc. = LCFF_X24_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { UART_INTERFACE:inst1|inst3~clkctrl UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 24.82 % ) " "Info: Total cell delay = 2.114 ns ( 24.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.405 ns ( 75.18 % ) " "Info: Total interconnect delay = 6.405 ns ( 75.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[2] IO_DECODER:inst24|Equal19~1 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|inst3~clkctrl UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[2] {} IO_DECODER:inst24|Equal19~1 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|inst3~clkctrl {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.034ns 0.744ns 0.476ns 2.031ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X28_Y18_N25 1 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[2] IO_DECODER:inst24|Equal19~1 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|inst3~clkctrl UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[2] {} IO_DECODER:inst24|Equal19~1 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|inst3~clkctrl {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.034ns 0.744ns 0.476ns 2.031ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[2] IO_DECODER:inst24|Equal19~1 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|inst3~clkctrl UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[2] {} IO_DECODER:inst24|Equal19~1 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|inst3~clkctrl {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.034ns 0.744ns 0.476ns 2.031ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.732ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[2] IO_DECODER:inst24|Equal19~1 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|inst3~clkctrl UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.519 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[2] {} IO_DECODER:inst24|Equal19~1 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|inst3~clkctrl {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.034ns 0.744ns 0.476ns 2.031ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 165 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 165 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register SLCD:inst55\|LCD_D\[6\] register SLCD:inst55\|LCD_D\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"SLCD:inst55\|LCD_D\[6\]\" and destination register \"SLCD:inst55\|LCD_D\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLCD:inst55\|LCD_D\[6\] 1 REG LCFF_X11_Y18_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SLCD:inst55\|Selector20~0 2 COMB LCCOMB_X11_Y18_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 1; COMB Node = 'SLCD:inst55\|Selector20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SLCD:inst55|LCD_D[6] SLCD:inst55|Selector20~0 } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SLCD:inst55\|LCD_D\[6\] 3 REG LCFF_X11_Y18_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SLCD:inst55|LCD_D[6] SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SLCD:inst55|LCD_D[6] {} SLCD:inst55|Selector20~0 {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.333 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_10KHz 3 REG LCFF_X64_Y19_N31 1 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60\|clock_10KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.000 ns) 3.752 ns ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 3.752 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 5.333 ns SLCD:inst55\|LCD_D\[6\] 5 REG LCFF_X11_Y18_N5 2 " "Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.83 % ) " "Info: Total cell delay = 1.324 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.009 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.333 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 36 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_10KHz 3 REG LCFF_X64_Y19_N31 1 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60\|clock_10KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.000 ns) 3.752 ns ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 3.752 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10KHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 5.333 ns SLCD:inst55\|LCD_D\[6\] 5 REG LCFF_X11_Y18_N5 2 " "Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55\|LCD_D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.83 % ) " "Info: Total cell delay = 1.324 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.009 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SLCD.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd" 107 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SLCD:inst55|LCD_D[6] SLCD:inst55|Selector20~0 SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SLCD:inst55|LCD_D[6] {} SLCD:inst55|Selector20~0 {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10KHz ACC_CLK_GEN:inst60|clock_10KHz~clkctrl SLCD:inst55|LCD_D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10KHz {} ACC_CLK_GEN:inst60|clock_10KHz~clkctrl {} SLCD:inst55|LCD_D[6] {} } { 0.000ns 1.091ns 1.036ns 0.838ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register SRAM:inst2\|OE register SRAM:inst2\|OE 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"SRAM:inst2\|OE\" and destination register \"SRAM:inst2\|OE\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst2\|OE 1 REG LCFF_X21_Y17_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SRAM:inst2\|OE~0 2 COMB LCCOMB_X21_Y17_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 1; COMB Node = 'SRAM:inst2\|OE~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SRAM:inst2|OE SRAM:inst2|OE~0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SRAM:inst2\|OE 3 REG LCFF_X21_Y17_N13 20 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM:inst2|OE~0 SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SRAM:inst2|OE SRAM:inst2|OE~0 SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SRAM:inst2|OE {} SRAM:inst2|OE~0 {} SRAM:inst2|OE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns SRAM:inst2\|OE 3 REG LCFF_X21_Y17_N13 20 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns SRAM:inst2\|OE 3 REG LCFF_X21_Y17_N13 20 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2\|OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SRAM:inst2|OE SRAM:inst2|OE~0 SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SRAM:inst2|OE {} SRAM:inst2|OE~0 {} SRAM:inst2|OE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl SRAM:inst2|OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} SRAM:inst2|OE {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X25_Y16_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X25_Y16_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y16_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.638 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.638 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y16_N5 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.638 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.638 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y16_N5 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[5\] SRAM_DQ\[5\] CLOCK_50 11.599 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[5\]\" (data pin = \"SRAM_DQ\[5\]\", clock pin = \"CLOCK_50\") is 11.599 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.927 ns + Longest pin register " "Info: + Longest pin to register delay is 11.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[5\] 1 PIN PIN_AB10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'SRAM_DQ\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 656 1880 2059 672 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns SRAM_DQ~10 2 COMB IOC_X14_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N1; Fanout = 1; COMB Node = 'SRAM_DQ~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { SRAM_DQ[5] SRAM_DQ~10 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 656 1880 2059 672 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.163 ns) + CELL(0.438 ns) 7.421 ns DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~23 3 COMB LCCOMB_X22_Y18_N28 1 " "Info: 3: + IC(6.163 ns) + CELL(0.438 ns) = 7.421 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 1; COMB Node = 'DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.601 ns" { SRAM_DQ~10 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.814 ns DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~24 4 COMB LCCOMB_X22_Y18_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 7.814 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.413 ns) 9.366 ns DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~25 5 COMB LCCOMB_X22_Y18_N10 1 " "Info: 5: + IC(1.139 ns) + CELL(0.413 ns) = 9.366 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 1; COMB Node = 'DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.150 ns) 10.728 ns DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~26 6 COMB LCCOMB_X18_Y15_N0 7 " "Info: 6: + IC(1.212 ns) + CELL(0.150 ns) = 10.728 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 7; COMB Node = 'DIG_IN:inst5\|lpm_bustri:IO_BUS\|dout\[5\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 11.132 ns SCOMP:inst8\|Selector22~0 7 COMB LCCOMB_X18_Y15_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 11.132 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 SCOMP:inst8|Selector22~0 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 11.843 ns SCOMP:inst8\|Selector22~5 8 COMB LCCOMB_X18_Y15_N18 1 " "Info: 8: + IC(0.273 ns) + CELL(0.438 ns) = 11.843 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { SCOMP:inst8|Selector22~0 SCOMP:inst8|Selector22~5 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.927 ns SCOMP:inst8\|AC\[5\] 9 REG LCFF_X18_Y15_N19 9 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 11.927 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[5] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 22.16 % ) " "Info: Total cell delay = 2.643 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.284 ns ( 77.84 % ) " "Info: Total interconnect delay = 9.284 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.927 ns" { SRAM_DQ[5] SRAM_DQ~10 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 SCOMP:inst8|Selector22~0 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.927 ns" { SRAM_DQ[5] {} SRAM_DQ~10 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 {} SCOMP:inst8|Selector22~0 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[5] {} } { 0.000ns 0.000ns 6.163ns 0.243ns 1.139ns 1.212ns 0.254ns 0.273ns 0.000ns } { 0.000ns 0.820ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns SCOMP:inst8\|AC\[5\] 3 REG LCFF_X18_Y15_N19 9 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[5] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[5] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.927 ns" { SRAM_DQ[5] SRAM_DQ~10 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 SCOMP:inst8|Selector22~0 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.927 ns" { SRAM_DQ[5] {} SRAM_DQ~10 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25 {} DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26 {} SCOMP:inst8|Selector22~0 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[5] {} } { 0.000ns 0.000ns 6.163ns 0.243ns 1.139ns 1.212ns 0.254ns 0.273ns 0.000ns } { 0.000ns 0.820ns 0.438ns 0.150ns 0.413ns 0.150ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[5] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[3\] LEDS:inst59\|BLED\[3\] 14.498 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[3\]\" through register \"LEDS:inst59\|BLED\[3\]\" is 14.498 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 9.071 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 9.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.912 ns SCOMP:inst8\|IO_CYCLE 3 REG LCFF_X21_Y18_N19 3 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8\|IO_CYCLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.416 ns) 3.665 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X21_Y18_N14 2 " "Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 3.665 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.336 ns IO_DECODER:inst24\|Equal2~2 5 COMB LCCOMB_X21_Y18_N12 4 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 4.336 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.410 ns) 5.040 ns inst71 6 COMB LCCOMB_X21_Y18_N10 1 " "Info: 6: + IC(0.294 ns) + CELL(0.410 ns) = 5.040 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 1; COMB Node = 'inst71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { IO_DECODER:inst24|Equal2~2 inst71 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.462 ns) + CELL(0.000 ns) 7.502 ns inst71~clkctrl 7 COMB CLKCTRL_G7 10 " "Info: 7: + IC(2.462 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G7; Fanout = 10; COMB Node = 'inst71~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { inst71 inst71~clkctrl } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 9.071 ns LEDS:inst59\|BLED\[3\] 8 REG LCFF_X19_Y16_N1 1 " "Info: 8: + IC(1.032 ns) + CELL(0.537 ns) = 9.071 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'LEDS:inst59\|BLED\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { inst71~clkctrl LEDS:inst59|BLED[3] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 28.33 % ) " "Info: Total cell delay = 2.570 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.501 ns ( 71.67 % ) " "Info: Total interconnect delay = 6.501 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.071 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst71 inst71~clkctrl LEDS:inst59|BLED[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.071 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst71 {} inst71~clkctrl {} LEDS:inst59|BLED[3] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.294ns 2.462ns 1.032ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LEDS.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.535 ns + Longest register pin " "Info: + Longest register to pin delay is 7.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDS:inst59\|BLED\[3\] 1 REG LCFF_X19_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'LEDS:inst59\|BLED\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDS:inst59|BLED[3] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.719 ns) + CELL(2.816 ns) 7.535 ns LEDG\[3\] 2 PIN PIN_V18 0 " "Info: 2: + IC(4.719 ns) + CELL(2.816 ns) = 7.535 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'LEDG\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { LEDS:inst59|BLED[3] LEDG[3] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 952 1184 1360 968 "LEDG\[7..0\]" "" } { 520 120 296 536 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 37.37 % ) " "Info: Total cell delay = 2.816 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.719 ns ( 62.63 % ) " "Info: Total interconnect delay = 4.719 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { LEDS:inst59|BLED[3] LEDG[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { LEDS:inst59|BLED[3] {} LEDG[3] {} } { 0.000ns 4.719ns } { 0.000ns 2.816ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.071 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~2 inst71 inst71~clkctrl LEDS:inst59|BLED[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.071 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~2 {} inst71 {} inst71~clkctrl {} LEDS:inst59|BLED[3] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.251ns 0.294ns 2.462ns 1.032ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.420ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { LEDS:inst59|BLED[3] LEDG[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.535 ns" { LEDS:inst59|BLED[3] {} LEDG[3] {} } { 0.000ns 4.719ns } { 0.000ns 2.816ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[12\] SW\[12\] CLOCK_50 4.038 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[12\]\" (data pin = \"SW\[12\]\", clock pin = \"CLOCK_50\") is 4.038 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.495 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 431 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.912 ns SCOMP:inst8\|IO_CYCLE 3 REG LCFF_X21_Y18_N19 3 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8\|IO_CYCLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.416 ns) 3.665 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X21_Y18_N14 2 " "Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 3.665 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.195 ns IO_DECODER:inst24\|Equal2~1 5 COMB LCCOMB_X21_Y18_N8 5 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.195 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.150 ns) 4.820 ns inst77 6 COMB LCCOMB_X21_Y18_N20 18 " "Info: 6: + IC(0.475 ns) + CELL(0.150 ns) = 4.820 ns; Loc. = LCCOMB_X21_Y18_N20; Fanout = 18; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { IO_DECODER:inst24|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 6.917 ns inst77~clkctrl 7 COMB CLKCTRL_G13 16 " "Info: 7: + IC(2.097 ns) + CELL(0.000 ns) = 6.917 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'inst77~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { inst77 inst77~clkctrl } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 8.495 ns DIG_IN:inst5\|B_DI\[12\] 8 REG LCFF_X20_Y18_N15 1 " "Info: 8: + IC(1.041 ns) + CELL(0.537 ns) = 8.495 ns; Loc. = LCFF_X20_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { inst77~clkctrl DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 25.49 % ) " "Info: Total cell delay = 2.165 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.330 ns ( 74.51 % ) " "Info: Total interconnect delay = 6.330 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.495 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 inst77~clkctrl DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.495 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} inst77~clkctrl {} DIG_IN:inst5|B_DI[12] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.255ns 0.475ns 2.097ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.365 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'SW\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 80 120 288 96 "SW\[17..16\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 72 288 343 88 "SW\[17..16\]" "" } { 1016 -56 104 1032 "DI\[10..0\],0,SW\[16\],KEY\[3..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.366 ns) 2.365 ns DIG_IN:inst5\|B_DI\[12\] 2 REG LCFF_X20_Y18_N15 1 " "Info: 2: + IC(1.000 ns) + CELL(0.366 ns) = 2.365 ns; Loc. = LCFF_X20_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { SW[12] DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 57.72 % ) " "Info: Total cell delay = 1.365 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.000 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { SW[12] DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { SW[12] {} SW[12]~combout {} DIG_IN:inst5|B_DI[12] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.495 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_CYCLE IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 inst77~clkctrl DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.495 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_CYCLE {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} inst77~clkctrl {} DIG_IN:inst5|B_DI[12] {} } { 0.000ns 1.091ns 1.034ns 0.337ns 0.255ns 0.475ns 2.097ns 1.041ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { SW[12] DIG_IN:inst5|B_DI[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { SW[12] {} SW[12]~combout {} DIG_IN:inst5|B_DI[12] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 12:04:16 2020 " "Info: Processing ended: Fri Mar 13 12:04:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
