# verilog_design
My simple verilog design for school
-----------------------------------
doan_1: doan is a simple cpu
doan2 : router is router 5x5
