-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lsc_out_4200_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    lsc_out_4200_empty_n : IN STD_LOGIC;
    lsc_out_4200_read : OUT STD_LOGIC;
    aecin_4202_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    aecin_4202_full_n : IN STD_LOGIC;
    aecin_4202_write : OUT STD_LOGIC;
    mul_ln165 : IN STD_LOGIC_VECTOR (23 downto 0);
    offset_buffer_V_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_2_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_2_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_2_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_1_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_1_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_1_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_0_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_0_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_0_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_2_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_2_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_2_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_1_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_1_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
    offset_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_0_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_0_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    add_ln165 : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln179_reg_2544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal icmp_ln179_reg_2544_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln165_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal aecin_4202_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lsc_out_4200_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln170_fu_469_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2539 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2539_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2539_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln179_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_reg_2544_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal idxprom145_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom145_reg_2548 : STD_LOGIC_VECTOR (63 downto 0);
    signal cmp175_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2555 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2555_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2555_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2559 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2559_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2559_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal offset_buffer_V_0_0_load_reg_2590 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_2_fu_517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_2_reg_2595 : STD_LOGIC_VECTOR (7 downto 0);
    signal offset_buffer_V_1_0_load_reg_2600 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_4_fu_521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_4_reg_2605 : STD_LOGIC_VECTOR (7 downto 0);
    signal offset_buffer_V_2_0_load_reg_2610 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_6_fu_525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_6_reg_2615 : STD_LOGIC_VECTOR (7 downto 0);
    signal arrayidx20713367_load_reg_2635 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2642 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_667_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_reg_2647 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_10_fu_671_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_10_reg_2652 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx20713367_load_1_reg_2658 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_tmp_V_1_fu_727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_1_reg_2665 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2670 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_2_fu_879_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_2_reg_2675 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_9_fu_883_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_9_reg_2680 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx20713367_load_2_reg_2686 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_tmp_V_3_fu_939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_3_reg_2693 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_4_fu_1091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_4_reg_2703 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_8_fu_1095_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_8_reg_2708 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_tmp_V_5_fu_1148_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_5_reg_2714 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_3_reg_2719 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_50_fu_1270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2731 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_6_fu_1288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_6_reg_2736 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_7_fu_1292_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_7_reg_2741 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_4_reg_2746 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_fu_1428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_2758 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_8_fu_1446_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_8_reg_2763 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_6_fu_1450_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_6_reg_2768 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_5_reg_2773 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_56_fu_1586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_2778 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_2785 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_10_fu_1604_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_10_reg_2790 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_fu_1608_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_reg_2795 : STD_LOGIC_VECTOR (8 downto 0);
    signal idxprom186_fu_1653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_index_1_fu_158 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_index_fu_496_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal arrayidx17918394_load_0130_fu_162 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_1100134_fu_166 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_2138_fu_170 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_1142_fu_174 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayidx17918394_load_0_1_1144_fu_178 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayidx17918394_load_0_1_2146_fu_182 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_fu_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_1_fu_2008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_101_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_3_fu_2152_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_102_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_5_fu_2296_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_fu_1307_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_1108_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_2_fu_1465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_2_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_4_fu_1623_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_fu_210 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln165_1_fu_442_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal read_word_V_fu_214 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln170_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln177_fu_461_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln70_2_fu_517_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_4_fu_521_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_6_fu_525_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1524_fu_539_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_fu_543_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_fu_543_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_547_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_fu_539_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_5_fu_555_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_fu_535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_fu_561_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln70_fu_574_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_1_fu_578_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_fu_596_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_fu_571_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_1_fu_582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_7_fu_586_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_fu_608_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_5_fu_602_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_1_fu_614_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_fu_619_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_fu_637_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_641_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1525_1_fu_651_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_5_fu_655_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_8_fu_682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_fu_661_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_fu_695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_6_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_fu_713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_fu_703_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1524_1_fu_745_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_3_fu_749_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_3_fu_749_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln70_3_fu_753_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_1_fu_745_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_4_fu_761_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_1_fu_735_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_1_fu_767_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln70_8_fu_777_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_1_fu_780_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_5_fu_808_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_9_fu_784_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_9_fu_798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_8_fu_788_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_2_fu_820_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_4_fu_814_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_3_fu_826_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_1_fu_831_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_2_fu_849_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_853_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1525_3_fu_863_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_fu_867_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_9_fu_894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_1_fu_873_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_1_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_1_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_7_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_2_fu_925_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_2_fu_915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1524_2_fu_957_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_5_fu_961_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_5_fu_961_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln70_6_fu_965_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_2_fu_957_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_3_fu_973_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_2_fu_947_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_2_fu_979_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln70_15_fu_989_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_2_fu_992_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_10_fu_1020_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_16_fu_996_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_10_fu_1010_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_s_fu_1000_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_4_fu_1032_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_3_fu_1026_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_5_fu_1038_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_2_fu_1043_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_4_fu_1061_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_1065_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1525_5_fu_1075_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_15_fu_1079_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_10_fu_1103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_2_fu_1085_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_49_fu_1116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_2_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_2_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_8_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_4_fu_1134_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_4_fu_1124_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln70_9_fu_1170_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_33_fu_1180_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_29_fu_1166_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_2_fu_1184_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_21_fu_1200_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_3_fu_1156_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1190_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_17_fu_1222_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln70_3_fu_1204_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_22_fu_1208_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_15_fu_1236_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_21_fu_1200_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_11_fu_1212_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_12_fu_1226_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_6_fu_1248_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_17_fu_1222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_2_fu_1242_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_7_fu_1254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_25_fu_1303_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_10_fu_1328_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_40_fu_1338_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_39_fu_1324_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_1_fu_1342_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_26_fu_1358_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_4_fu_1314_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1348_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_18_fu_1380_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_26_fu_1358_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_4_fu_1362_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_20_fu_1394_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_27_fu_1366_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_14_fu_1384_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_13_fu_1370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_8_fu_1406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_18_fu_1380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_1_fu_1400_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_9_fu_1412_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_30_fu_1461_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_12_fu_1486_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_46_fu_1496_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_45_fu_1482_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_fu_1500_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_31_fu_1516_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_5_fu_1472_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1506_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_19_fu_1538_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_31_fu_1516_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_5_fu_1520_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_25_fu_1552_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_32_fu_1524_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_16_fu_1542_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_15_fu_1528_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_10_fu_1564_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_19_fu_1538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_fu_1558_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_11_fu_1570_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_35_fu_1619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub185_fu_1648_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln70_1_fu_1669_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_3_fu_1680_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_2_fu_1687_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_5_fu_1695_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_4_fu_1684_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_fu_1699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_2_fu_1676_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_4_fu_1666_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_3_fu_1680_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_7_fu_1705_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_3_fu_1715_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_11_fu_1721_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_2_fu_1709_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_5_fu_1725_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln70_4_fu_1757_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_17_fu_1768_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_5_fu_1775_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_14_fu_1783_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_12_fu_1772_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_2_fu_1787_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_10_fu_1764_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_6_fu_1754_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_17_fu_1768_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_19_fu_1793_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_8_fu_1803_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_28_fu_1809_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_7_fu_1797_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_4_fu_1813_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln70_7_fu_1845_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_34_fu_1856_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_8_fu_1863_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_24_fu_1871_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_23_fu_1860_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_4_fu_1875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_18_fu_1852_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_8_fu_1842_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_34_fu_1856_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_38_fu_1881_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_13_fu_1891_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_41_fu_1897_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_12_fu_1885_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_3_fu_1901_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln1525_6_fu_1924_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_7_fu_1927_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_17_fu_1940_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_s_fu_1953_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_37_fu_1961_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_36_fu_1950_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_6_fu_1965_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_44_fu_1946_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_47_fu_1971_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_18_fu_1975_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_50_fu_1981_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_3_fu_1663_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_2_fu_1985_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_6_fu_1748_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_fu_1930_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_11_fu_2015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_3_fu_1935_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_52_fu_2028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_3_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_3_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_9_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_6_fu_2046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_6_fu_2036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_8_fu_2068_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_9_fu_2071_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_22_fu_2084_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_11_fu_2097_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_43_fu_2105_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_42_fu_2094_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_8_fu_2109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_51_fu_2090_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_52_fu_2115_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_23_fu_2119_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_53_fu_2125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_5_fu_1751_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_1_fu_2129_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_13_fu_1836_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_25_fu_2074_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_12_fu_2159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_4_fu_2079_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_55_fu_2172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_4_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_4_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_10_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_8_fu_2190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_8_fu_2180_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_10_fu_2212_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_11_fu_2215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_27_fu_2228_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_13_fu_2241_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_49_fu_2249_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_48_fu_2238_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_10_fu_2253_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_54_fu_2234_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_55_fu_2259_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_28_fu_2263_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_56_fu_2269_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_7_fu_1839_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_fu_2273_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_20_fu_1921_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_30_fu_2218_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_13_fu_2303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_5_fu_2223_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_58_fu_2316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_5_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_5_fu_2328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_11_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_10_fu_2334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_10_fu_2324_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_11_fu_2348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_9_fu_2204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_7_fu_2060_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_54 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_72 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_enable_operation_57 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_operation_303 : BOOLEAN;
    signal ap_enable_operation_60 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_enable_operation_324 : BOOLEAN;
    signal ap_enable_operation_79 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_344 : BOOLEAN;
    signal ap_enable_operation_81 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_enable_operation_373 : BOOLEAN;
    signal ap_enable_operation_83 : BOOLEAN;
    signal ap_enable_operation_240 : BOOLEAN;
    signal ap_enable_operation_402 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ISPPipeline_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    arrayidx20713367_load_0_1108_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_1108_fu_202 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_1108_fu_202 <= select_ln218_2_fu_1465_p3;
                end if;
            end if; 
        end if;
    end process;

    arrayidx20713367_load_0_2_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_2_fu_206 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_2_fu_206 <= select_ln218_4_fu_1623_p3;
                end if;
            end if; 
        end if;
    end process;

    arrayidx20713367_load_0_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_fu_198 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_fu_198 <= select_ln218_fu_1307_p3;
                end if;
            end if; 
        end if;
    end process;

    col_index_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    col_index_1_fu_158 <= ap_const_lv12_0;
                elsif (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    col_index_1_fu_158 <= col_index_fu_496_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_101_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_101_fu_190 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_101_fu_190 <= select_ln218_3_fu_2152_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_102_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_102_fu_194 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_102_fu_194 <= select_ln218_5_fu_2296_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_fu_186 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_fu_186 <= select_ln218_1_fu_2008_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_210 <= ap_const_lv24_0;
                elsif (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_210 <= add_ln165_1_fu_442_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                arrayidx20713367_load_1_reg_2658 <= arrayidx20713367_load_0_1108_fu_202;
                arrayidx20713367_load_2_reg_2686 <= arrayidx20713367_load_0_2_fu_206;
                arrayidx20713367_load_reg_2635 <= arrayidx20713367_load_0_fu_198;
                cmp175_reg_2555_pp0_iter2_reg <= cmp175_reg_2555;
                cmp175_reg_2555_pp0_iter3_reg <= cmp175_reg_2555_pp0_iter2_reg;
                cmp191_reg_2559_pp0_iter2_reg <= cmp191_reg_2559;
                cmp191_reg_2559_pp0_iter3_reg <= cmp191_reg_2559_pp0_iter2_reg;
                icmp_ln179_reg_2544_pp0_iter2_reg <= icmp_ln179_reg_2544;
                icmp_ln179_reg_2544_pp0_iter3_reg <= icmp_ln179_reg_2544_pp0_iter2_reg;
                lhs_3_reg_2719 <= quatizer_in_V_2_fu_1242_p2(17 downto 8);
                lhs_4_reg_2746 <= quatizer_in_V_1_fu_1400_p2(17 downto 8);
                lhs_5_reg_2773 <= quatizer_in_V_fu_1558_p2(17 downto 8);
                out_tmp_V_1_reg_2665 <= out_tmp_V_1_fu_727_p3;
                out_tmp_V_3_reg_2693 <= out_tmp_V_3_fu_939_p3;
                out_tmp_V_5_reg_2714 <= out_tmp_V_5_fu_1148_p3;
                q_err_3rd_local_V_10_reg_2652 <= q_err_3rd_local_V_10_fu_671_p3;
                q_err_3rd_local_V_6_reg_2768 <= q_err_3rd_local_V_6_fu_1450_p3;
                q_err_3rd_local_V_7_reg_2741 <= q_err_3rd_local_V_7_fu_1292_p3;
                q_err_3rd_local_V_8_reg_2708 <= q_err_3rd_local_V_8_fu_1095_p3;
                q_err_3rd_local_V_9_reg_2680 <= q_err_3rd_local_V_9_fu_883_p3;
                q_err_3rd_local_V_reg_2795 <= q_err_3rd_local_V_fu_1608_p3;
                tmp_19_reg_2731 <= quatizer_in_V_2_fu_1242_p2(16 downto 8);
                tmp_22_reg_2758 <= quatizer_in_V_1_fu_1400_p2(16 downto 8);
                tmp_25_reg_2785 <= quatizer_in_V_fu_1558_p2(16 downto 8);
                tmp_41_reg_2642 <= add_ln200_1_fu_614_p2(7 downto 7);
                tmp_44_reg_2670 <= add_ln200_3_fu_826_p2(7 downto 7);
                tmp_47_reg_2698 <= add_ln200_5_fu_1038_p2(7 downto 7);
                tmp_50_reg_2724 <= add_ln200_7_fu_1254_p2(7 downto 7);
                tmp_53_reg_2751 <= add_ln200_9_fu_1412_p2(7 downto 7);
                tmp_56_reg_2778 <= add_ln200_11_fu_1570_p2(7 downto 7);
                trunc_ln170_reg_2539_pp0_iter2_reg <= trunc_ln170_reg_2539;
                trunc_ln170_reg_2539_pp0_iter3_reg <= trunc_ln170_reg_2539_pp0_iter2_reg;
                trunc_ln674_10_reg_2790 <= trunc_ln674_10_fu_1604_p1;
                trunc_ln674_2_reg_2675 <= trunc_ln674_2_fu_879_p1;
                trunc_ln674_4_reg_2703 <= trunc_ln674_4_fu_1091_p1;
                trunc_ln674_6_reg_2736 <= trunc_ln674_6_fu_1288_p1;
                trunc_ln674_8_reg_2763 <= trunc_ln674_8_fu_1446_p1;
                trunc_ln674_reg_2647 <= trunc_ln674_fu_667_p1;
                trunc_ln70_2_reg_2595 <= trunc_ln70_2_fu_517_p1;
                trunc_ln70_4_reg_2605 <= trunc_ln70_4_fu_521_p1;
                trunc_ln70_6_reg_2615 <= trunc_ln70_6_fu_525_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                arrayidx17918394_load_0130_fu_162 <= sum_tmp_V_5_fu_1725_p2(18 downto 4);
                arrayidx17918394_load_0_1100134_fu_166 <= sum_tmp_V_4_fu_1813_p2(18 downto 4);
                arrayidx17918394_load_0_1142_fu_174 <= sum_tmp_V_2_fu_1985_p2(16 downto 4);
                arrayidx17918394_load_0_1_1144_fu_178 <= sum_tmp_V_1_fu_2129_p2(16 downto 4);
                arrayidx17918394_load_0_1_2146_fu_182 <= sum_tmp_V_fu_2273_p2(16 downto 4);
                arrayidx17918394_load_0_2138_fu_170 <= sum_tmp_V_3_fu_1901_p2(18 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp175_reg_2555 <= cmp175_fu_485_p2;
                cmp191_reg_2559 <= cmp191_fu_491_p2;
                icmp_ln179_reg_2544 <= icmp_ln179_fu_473_p2;
                    idxprom145_reg_2548(11 downto 0) <= idxprom145_fu_478_p1(11 downto 0);
                trunc_ln170_reg_2539 <= trunc_ln170_fu_469_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                offset_buffer_V_0_0_load_reg_2590 <= offset_buffer_V_0_0_q1;
                offset_buffer_V_1_0_load_reg_2600 <= offset_buffer_V_1_0_q1;
                offset_buffer_V_2_0_load_reg_2610 <= offset_buffer_V_2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2544 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                read_word_V_fu_214 <= lsc_out_4200_dout;
            end if;
        end if;
    end process;
    idxprom145_reg_2548(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln165_1_fu_442_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_210) + unsigned(ap_const_lv24_1));
    add_ln200_10_fu_1564_p2 <= std_logic_vector(unsigned(trunc_ln70_16_fu_1542_p4) + unsigned(trunc_ln70_15_fu_1528_p4));
    add_ln200_11_fu_1570_p2 <= std_logic_vector(unsigned(add_ln200_10_fu_1564_p2) + unsigned(trunc_ln70_19_fu_1538_p1));
    add_ln200_1_fu_614_p2 <= std_logic_vector(unsigned(add_ln200_fu_608_p2) + unsigned(trunc_ln70_2_reg_2595));
    add_ln200_2_fu_820_p2 <= std_logic_vector(unsigned(trunc_ln70_9_fu_798_p4) + unsigned(trunc_ln70_8_fu_788_p4));
    add_ln200_3_fu_826_p2 <= std_logic_vector(unsigned(add_ln200_2_fu_820_p2) + unsigned(trunc_ln70_4_reg_2605));
    add_ln200_4_fu_1032_p2 <= std_logic_vector(unsigned(trunc_ln70_10_fu_1010_p4) + unsigned(trunc_ln70_s_fu_1000_p4));
    add_ln200_5_fu_1038_p2 <= std_logic_vector(unsigned(add_ln200_4_fu_1032_p2) + unsigned(trunc_ln70_6_reg_2615));
    add_ln200_6_fu_1248_p2 <= std_logic_vector(unsigned(trunc_ln70_11_fu_1212_p4) + unsigned(trunc_ln70_12_fu_1226_p4));
    add_ln200_7_fu_1254_p2 <= std_logic_vector(unsigned(add_ln200_6_fu_1248_p2) + unsigned(trunc_ln70_17_fu_1222_p1));
    add_ln200_8_fu_1406_p2 <= std_logic_vector(unsigned(trunc_ln70_14_fu_1384_p4) + unsigned(trunc_ln70_13_fu_1370_p4));
    add_ln200_9_fu_1412_p2 <= std_logic_vector(unsigned(add_ln200_8_fu_1406_p2) + unsigned(trunc_ln70_18_fu_1380_p1));
    add_ln200_fu_608_p2 <= std_logic_vector(unsigned(trunc_ln70_1_fu_582_p1) + unsigned(trunc_ln70_7_fu_586_p4));
    add_ln204_1_fu_873_p2 <= std_logic_vector(unsigned(tmp_14_fu_853_p4) + unsigned(zext_ln1525_3_fu_863_p1));
    add_ln204_2_fu_1085_p2 <= std_logic_vector(unsigned(tmp_16_fu_1065_p4) + unsigned(zext_ln1525_5_fu_1075_p1));
    add_ln204_3_fu_1935_p2 <= std_logic_vector(unsigned(tmp_19_reg_2731) + unsigned(zext_ln1525_7_fu_1927_p1));
    add_ln204_4_fu_2079_p2 <= std_logic_vector(unsigned(tmp_22_reg_2758) + unsigned(zext_ln1525_9_fu_2071_p1));
    add_ln204_5_fu_2223_p2 <= std_logic_vector(unsigned(tmp_25_reg_2785) + unsigned(zext_ln1525_11_fu_2215_p1));
    add_ln204_fu_661_p2 <= std_logic_vector(unsigned(tmp_fu_641_p4) + unsigned(zext_ln1525_1_fu_651_p1));
    add_ln70_10_fu_1020_p2 <= std_logic_vector(signed(sext_ln70_15_fu_989_p1) + signed(zext_ln70_2_fu_992_p1));
    add_ln70_12_fu_1885_p2 <= std_logic_vector(signed(sext_ln70_18_fu_1852_p1) + signed(sext_ln1524_8_fu_1842_p1));
    add_ln70_13_fu_1891_p2 <= std_logic_vector(signed(sext_ln70_34_fu_1856_p1) + signed(sext_ln70_38_fu_1881_p1));
    add_ln70_15_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln70_3_fu_1204_p1) + unsigned(sext_ln70_22_fu_1208_p1));
    add_ln70_17_fu_1940_p2 <= std_logic_vector(signed(sext_ln70_5_fu_1695_p1) + signed(sext_ln70_4_fu_1684_p1));
    add_ln70_18_fu_1975_p2 <= std_logic_vector(signed(sext_ln70_44_fu_1946_p1) + signed(sext_ln70_47_fu_1971_p1));
    add_ln70_20_fu_1394_p2 <= std_logic_vector(signed(sext_ln70_26_fu_1358_p1) + signed(zext_ln70_4_fu_1362_p1));
    add_ln70_22_fu_2084_p2 <= std_logic_vector(signed(sext_ln70_14_fu_1783_p1) + signed(sext_ln70_12_fu_1772_p1));
    add_ln70_23_fu_2119_p2 <= std_logic_vector(signed(sext_ln70_51_fu_2090_p1) + signed(sext_ln70_52_fu_2115_p1));
    add_ln70_25_fu_1552_p2 <= std_logic_vector(signed(sext_ln70_31_fu_1516_p1) + signed(zext_ln70_5_fu_1520_p1));
    add_ln70_27_fu_2228_p2 <= std_logic_vector(signed(sext_ln70_24_fu_1871_p1) + signed(sext_ln70_23_fu_1860_p1));
    add_ln70_28_fu_2263_p2 <= std_logic_vector(signed(sext_ln70_54_fu_2234_p1) + signed(sext_ln70_55_fu_2259_p1));
    add_ln70_2_fu_1709_p2 <= std_logic_vector(signed(sext_ln70_2_fu_1676_p1) + signed(sext_ln1524_4_fu_1666_p1));
    add_ln70_3_fu_1715_p2 <= std_logic_vector(signed(sext_ln70_3_fu_1680_p1) + signed(sext_ln70_7_fu_1705_p1));
    add_ln70_5_fu_808_p2 <= std_logic_vector(signed(sext_ln70_8_fu_777_p1) + signed(zext_ln70_1_fu_780_p1));
    add_ln70_7_fu_1797_p2 <= std_logic_vector(signed(sext_ln70_10_fu_1764_p1) + signed(sext_ln1524_6_fu_1754_p1));
    add_ln70_8_fu_1803_p2 <= std_logic_vector(signed(sext_ln70_17_fu_1768_p1) + signed(sext_ln70_19_fu_1793_p1));
    add_ln70_fu_596_p2 <= std_logic_vector(unsigned(zext_ln70_fu_574_p1) + unsigned(sext_ln70_1_fu_578_p1));

    aecin_4202_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, aecin_4202_full_n, icmp_ln179_reg_2544_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            aecin_4202_blk_n <= aecin_4202_full_n;
        else 
            aecin_4202_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aecin_4202_din <= (((((out_tmp_V_11_fu_2348_p3 & out_tmp_V_9_fu_2204_p3) & out_tmp_V_7_fu_2060_p3) & out_tmp_V_5_reg_2714) & out_tmp_V_3_reg_2693) & out_tmp_V_1_reg_2665);

    aecin_4202_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln179_reg_2544_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            aecin_4202_write <= ap_const_logic_1;
        else 
            aecin_4202_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2544, aecin_4202_full_n, icmp_ln179_reg_2544_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2544 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2544, aecin_4202_full_n, icmp_ln179_reg_2544_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2544 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2544, aecin_4202_full_n, icmp_ln179_reg_2544_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2544 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(lsc_out_4200_empty_n, icmp_ln179_reg_2544)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln179_reg_2544 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(aecin_4202_full_n, icmp_ln179_reg_2544_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((icmp_ln179_reg_2544_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_0 = aecin_4202_full_n));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln165_fu_448_p2)
    begin
        if (((icmp_ln165_fu_448_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

        ap_enable_operation_190 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_215 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_240 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_282_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_282 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_303_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_303 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_324_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_324 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_344_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_344 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_373_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_373 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_402_assign_proc : process(cmp175_reg_2555_pp0_iter3_reg)
    begin
                ap_enable_operation_402 <= (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_54_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_54 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_57_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_57 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_60_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_60 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_72 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_74 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_76 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_79 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_81 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_83 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    cmp175_fu_485_p2 <= "0" when (select_ln177_fu_461_p3 = ap_const_lv12_0) else "1";
    cmp191_fu_491_p2 <= "1" when (select_ln177_fu_461_p3 = trunc_ln) else "0";
    col_index_fu_496_p2 <= std_logic_vector(unsigned(select_ln177_fu_461_p3) + unsigned(ap_const_lv12_1));
    icmp_ln165_fu_448_p2 <= "1" when (indvar_flatten_fu_210 = mul_ln165) else "0";
    icmp_ln170_fu_456_p2 <= "1" when (col_index_1_fu_158 = add_ln165) else "0";
    icmp_ln179_fu_473_p2 <= "1" when (unsigned(select_ln177_fu_461_p3) < unsigned(trunc_ln)) else "0";
    idxprom145_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln177_fu_461_p3),64));
    idxprom186_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub185_fu_1648_p2),64));
    in_pixel_1_fu_735_p4 <= read_word_V_fu_214(31 downto 16);
    in_pixel_2_fu_947_p4 <= read_word_V_fu_214(47 downto 32);
    in_pixel_3_fu_1156_p4 <= read_word_V_fu_214(63 downto 48);
    in_pixel_4_fu_1314_p4 <= read_word_V_fu_214(79 downto 64);
    in_pixel_5_fu_1472_p4 <= read_word_V_fu_214(95 downto 80);
    in_pixel_fu_535_p1 <= read_word_V_fu_214(16 - 1 downto 0);
    lhs_1_fu_831_p4 <= quatizer_in_V_4_fu_814_p2(17 downto 8);
    lhs_2_fu_1043_p4 <= quatizer_in_V_3_fu_1026_p2(17 downto 8);
    lhs_fu_619_p4 <= quatizer_in_V_5_fu_602_p2(17 downto 8);

    lsc_out_4200_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, lsc_out_4200_empty_n, icmp_ln179_reg_2544, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln179_reg_2544 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lsc_out_4200_blk_n <= lsc_out_4200_empty_n;
        else 
            lsc_out_4200_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lsc_out_4200_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln179_reg_2544, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2544 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lsc_out_4200_read <= ap_const_logic_1;
        else 
            lsc_out_4200_read <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_0_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_0_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_0_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_0_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_0_d0 <= arrayidx17918394_load_0130_fu_162;

    offset_buffer_V_0_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_0_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_1_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_0_1_address1 <= idxprom145_reg_2548(11 - 1 downto 0);

    offset_buffer_V_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_0_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_0_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_1_d0 <= arrayidx17918394_load_0_1142_fu_174;

    offset_buffer_V_0_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_0_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_0_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_1_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_1_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_1_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_0_d0 <= arrayidx17918394_load_0_1100134_fu_166;

    offset_buffer_V_1_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_1_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_1_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_1_1_address1 <= idxprom145_reg_2548(11 - 1 downto 0);

    offset_buffer_V_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_1_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_1_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_1_d0 <= arrayidx17918394_load_0_1_1144_fu_178;

    offset_buffer_V_1_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_1_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_0_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_2_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_2_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_2_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_0_d0 <= arrayidx17918394_load_0_2138_fu_170;

    offset_buffer_V_2_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_2_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_1_address0 <= idxprom186_fu_1653_p1(11 - 1 downto 0);
    offset_buffer_V_2_1_address1 <= idxprom145_reg_2548(11 - 1 downto 0);

    offset_buffer_V_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_2_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_2_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_1_d0 <= arrayidx17918394_load_0_1_2146_fu_182;

    offset_buffer_V_2_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2555_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2555_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_2_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1082_1_fu_919_p2 <= (tmp_46_fu_907_p3 or or_ln232_1_fu_902_p2);
    or_ln1082_2_fu_1128_p2 <= (tmp_49_fu_1116_p3 or or_ln232_2_fu_1111_p2);
    or_ln1082_3_fu_2040_p2 <= (tmp_52_fu_2028_p3 or or_ln232_3_fu_2023_p2);
    or_ln1082_4_fu_2184_p2 <= (tmp_55_fu_2172_p3 or or_ln232_4_fu_2167_p2);
    or_ln1082_5_fu_2328_p2 <= (tmp_58_fu_2316_p3 or or_ln232_5_fu_2311_p2);
    or_ln1082_fu_707_p2 <= (tmp_43_fu_695_p3 or or_ln232_fu_690_p2);
    or_ln232_10_fu_2198_p2 <= (or_ln232_4_fu_2167_p2 or or_ln1082_4_fu_2184_p2);
    or_ln232_11_fu_2342_p2 <= (or_ln232_5_fu_2311_p2 or or_ln1082_5_fu_2328_p2);
    or_ln232_1_fu_902_p2 <= (p_Result_9_fu_894_p3 or cmp191_reg_2559_pp0_iter2_reg);
    or_ln232_2_fu_1111_p2 <= (p_Result_10_fu_1103_p3 or cmp191_reg_2559_pp0_iter2_reg);
    or_ln232_3_fu_2023_p2 <= (p_Result_11_fu_2015_p3 or cmp191_reg_2559_pp0_iter3_reg);
    or_ln232_4_fu_2167_p2 <= (p_Result_12_fu_2159_p3 or cmp191_reg_2559_pp0_iter3_reg);
    or_ln232_5_fu_2311_p2 <= (p_Result_13_fu_2303_p3 or cmp191_reg_2559_pp0_iter3_reg);
    or_ln232_6_fu_721_p2 <= (or_ln232_fu_690_p2 or or_ln1082_fu_707_p2);
    or_ln232_7_fu_933_p2 <= (or_ln232_1_fu_902_p2 or or_ln1082_1_fu_919_p2);
    or_ln232_8_fu_1142_p2 <= (or_ln232_2_fu_1111_p2 or or_ln1082_2_fu_1128_p2);
    or_ln232_9_fu_2054_p2 <= (or_ln232_3_fu_2023_p2 or or_ln1082_3_fu_2040_p2);
    or_ln232_fu_690_p2 <= (p_Result_8_fu_682_p3 or cmp191_reg_2559_pp0_iter2_reg);
    out_tmp_V_10_fu_2324_p1 <= p_Val2_30_fu_2218_p2(8 - 1 downto 0);
    out_tmp_V_11_fu_2348_p3 <= 
        select_ln232_10_fu_2334_p3 when (or_ln232_11_fu_2342_p2(0) = '1') else 
        out_tmp_V_10_fu_2324_p1;
    out_tmp_V_1_fu_727_p3 <= 
        select_ln232_fu_713_p3 when (or_ln232_6_fu_721_p2(0) = '1') else 
        out_tmp_V_fu_703_p1;
    out_tmp_V_2_fu_915_p1 <= p_Val2_10_fu_867_p2(8 - 1 downto 0);
    out_tmp_V_3_fu_939_p3 <= 
        select_ln232_2_fu_925_p3 when (or_ln232_7_fu_933_p2(0) = '1') else 
        out_tmp_V_2_fu_915_p1;
    out_tmp_V_4_fu_1124_p1 <= p_Val2_15_fu_1079_p2(8 - 1 downto 0);
    out_tmp_V_5_fu_1148_p3 <= 
        select_ln232_4_fu_1134_p3 when (or_ln232_8_fu_1142_p2(0) = '1') else 
        out_tmp_V_4_fu_1124_p1;
    out_tmp_V_6_fu_2036_p1 <= p_Val2_20_fu_1930_p2(8 - 1 downto 0);
    out_tmp_V_7_fu_2060_p3 <= 
        select_ln232_6_fu_2046_p3 when (or_ln232_9_fu_2054_p2(0) = '1') else 
        out_tmp_V_6_fu_2036_p1;
    out_tmp_V_8_fu_2180_p1 <= p_Val2_25_fu_2074_p2(8 - 1 downto 0);
    out_tmp_V_9_fu_2204_p3 <= 
        select_ln232_8_fu_2190_p3 when (or_ln232_10_fu_2198_p2(0) = '1') else 
        out_tmp_V_8_fu_2180_p1;
    out_tmp_V_fu_703_p1 <= p_Val2_5_fu_655_p2(8 - 1 downto 0);
    p_Result_10_fu_1103_p3 <= p_Val2_15_fu_1079_p2(9 downto 9);
    p_Result_11_fu_2015_p3 <= p_Val2_20_fu_1930_p2(9 downto 9);
    p_Result_12_fu_2159_p3 <= p_Val2_25_fu_2074_p2(9 downto 9);
    p_Result_13_fu_2303_p3 <= p_Val2_30_fu_2218_p2(9 downto 9);
    p_Result_8_fu_682_p3 <= p_Val2_5_fu_655_p2(9 downto 9);
    p_Result_9_fu_894_p3 <= p_Val2_10_fu_867_p2(9 downto 9);
    p_Val2_10_fu_867_p2 <= std_logic_vector(unsigned(lhs_1_fu_831_p4) + unsigned(zext_ln1525_2_fu_849_p1));
    p_Val2_15_fu_1079_p2 <= std_logic_vector(unsigned(lhs_2_fu_1043_p4) + unsigned(zext_ln1525_4_fu_1061_p1));
    p_Val2_20_fu_1930_p2 <= std_logic_vector(unsigned(lhs_3_reg_2719) + unsigned(zext_ln1525_6_fu_1924_p1));
    p_Val2_25_fu_2074_p2 <= std_logic_vector(unsigned(lhs_4_reg_2746) + unsigned(zext_ln1525_8_fu_2068_p1));
    p_Val2_30_fu_2218_p2 <= std_logic_vector(unsigned(lhs_5_reg_2773) + unsigned(zext_ln1525_10_fu_2212_p1));
    p_Val2_5_fu_655_p2 <= std_logic_vector(unsigned(lhs_fu_619_p4) + unsigned(zext_ln1525_fu_637_p1));
    q_2nd_err_scale7_1_fu_1342_p2 <= std_logic_vector(signed(sext_ln70_40_fu_1338_p1) - signed(sext_ln70_39_fu_1324_p1));
    q_2nd_err_scale7_2_fu_1184_p2 <= std_logic_vector(signed(sext_ln70_33_fu_1180_p1) - signed(sext_ln70_29_fu_1166_p1));
    q_2nd_err_scale7_3_fu_973_p2 <= std_logic_vector(unsigned(shl_ln70_6_fu_965_p3) - unsigned(sext_ln1524_2_fu_957_p1));
    q_2nd_err_scale7_4_fu_761_p2 <= std_logic_vector(unsigned(shl_ln70_3_fu_753_p3) - unsigned(sext_ln1524_1_fu_745_p1));
    q_2nd_err_scale7_5_fu_555_p2 <= std_logic_vector(unsigned(shl_ln_fu_547_p3) - unsigned(sext_ln1524_fu_539_p1));
    q_2nd_err_scale7_fu_1500_p2 <= std_logic_vector(signed(sext_ln70_46_fu_1496_p1) - signed(sext_ln70_45_fu_1482_p1));
    q_2nd_err_scale7by16_1_fu_767_p4 <= q_2nd_err_scale7_4_fu_761_p2(17 downto 4);
    q_2nd_err_scale7by16_2_fu_979_p4 <= q_2nd_err_scale7_3_fu_973_p2(17 downto 4);
    q_2nd_err_scale7by16_fu_561_p4 <= q_2nd_err_scale7_5_fu_555_p2(17 downto 4);
    q_err_3rd_local_V_10_fu_671_p3 <= (tmp_41_fu_629_p3 & trunc_ln674_fu_667_p1);
    q_err_3rd_local_V_6_fu_1450_p3 <= (tmp_53_fu_1428_p3 & trunc_ln674_8_fu_1446_p1);
    q_err_3rd_local_V_7_fu_1292_p3 <= (tmp_50_fu_1270_p3 & trunc_ln674_6_fu_1288_p1);
    q_err_3rd_local_V_8_fu_1095_p3 <= (tmp_47_fu_1053_p3 & trunc_ln674_4_fu_1091_p1);
    q_err_3rd_local_V_9_fu_883_p3 <= (tmp_44_fu_841_p3 & trunc_ln674_2_fu_879_p1);
    q_err_3rd_local_V_fu_1608_p3 <= (tmp_56_fu_1586_p3 & trunc_ln674_10_fu_1604_p1);
    quatizer_in_V_1_fu_1400_p2 <= std_logic_vector(unsigned(add_ln70_20_fu_1394_p2) + unsigned(sext_ln70_27_fu_1366_p1));
    quatizer_in_V_2_fu_1242_p2 <= std_logic_vector(unsigned(add_ln70_15_fu_1236_p2) + unsigned(sext_ln70_21_fu_1200_p1));
    quatizer_in_V_3_fu_1026_p2 <= std_logic_vector(unsigned(add_ln70_10_fu_1020_p2) + unsigned(sext_ln70_16_fu_996_p1));
    quatizer_in_V_4_fu_814_p2 <= std_logic_vector(unsigned(add_ln70_5_fu_808_p2) + unsigned(sext_ln70_9_fu_784_p1));
    quatizer_in_V_5_fu_602_p2 <= std_logic_vector(unsigned(add_ln70_fu_596_p2) + unsigned(sext_ln70_fu_571_p1));
    quatizer_in_V_fu_1558_p2 <= std_logic_vector(unsigned(add_ln70_25_fu_1552_p2) + unsigned(sext_ln70_32_fu_1524_p1));
    select_ln177_fu_461_p3 <= 
        ap_const_lv12_0 when (icmp_ln170_fu_456_p2(0) = '1') else 
        col_index_1_fu_158;
    select_ln218_1_fu_2008_p3 <= 
        empty_fu_186 when (cmp191_reg_2559_pp0_iter3_reg(0) = '1') else 
        sext_ln70_6_fu_1748_p1;
    select_ln218_2_fu_1465_p3 <= 
        arrayidx20713367_load_0_1108_fu_202 when (cmp191_reg_2559_pp0_iter2_reg(0) = '1') else 
        sext_ln70_30_fu_1461_p1;
    select_ln218_3_fu_2152_p3 <= 
        empty_101_fu_190 when (cmp191_reg_2559_pp0_iter3_reg(0) = '1') else 
        sext_ln70_13_fu_1836_p1;
    select_ln218_4_fu_1623_p3 <= 
        arrayidx20713367_load_0_2_fu_206 when (cmp191_reg_2559_pp0_iter2_reg(0) = '1') else 
        sext_ln70_35_fu_1619_p1;
    select_ln218_5_fu_2296_p3 <= 
        empty_102_fu_194 when (cmp191_reg_2559_pp0_iter3_reg(0) = '1') else 
        sext_ln70_20_fu_1921_p1;
    select_ln218_fu_1307_p3 <= 
        arrayidx20713367_load_0_fu_198 when (cmp191_reg_2559_pp0_iter2_reg(0) = '1') else 
        sext_ln70_25_fu_1303_p1;
    select_ln232_10_fu_2334_p3 <= 
        ap_const_lv8_0 when (or_ln232_5_fu_2311_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_2_fu_925_p3 <= 
        ap_const_lv8_0 when (or_ln232_1_fu_902_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_4_fu_1134_p3 <= 
        ap_const_lv8_0 when (or_ln232_2_fu_1111_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_6_fu_2046_p3 <= 
        ap_const_lv8_0 when (or_ln232_3_fu_2023_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_8_fu_2190_p3 <= 
        ap_const_lv8_0 when (or_ln232_4_fu_2167_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_fu_713_p3 <= 
        ap_const_lv8_0 when (or_ln232_fu_690_p2(0) = '1') else 
        ap_const_lv8_FF;
    sext_ln1524_1_fu_745_p0 <= arrayidx20713367_load_0_1108_fu_202;
        sext_ln1524_1_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_1_fu_745_p0),18));

    sext_ln1524_2_fu_957_p0 <= arrayidx20713367_load_0_2_fu_206;
        sext_ln1524_2_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_2_fu_957_p0),18));

        sext_ln1524_3_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_reg_2635),17));

        sext_ln1524_4_fu_1666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_reg_2635),19));

        sext_ln1524_5_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_1_reg_2658),17));

        sext_ln1524_6_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_1_reg_2658),19));

        sext_ln1524_7_fu_1839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_2_reg_2686),17));

        sext_ln1524_8_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_2_reg_2686),19));

    sext_ln1524_fu_539_p0 <= arrayidx20713367_load_0_fu_198;
        sext_ln1524_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_fu_539_p0),18));

        sext_ln70_10_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_4_fu_1757_p3),19));

        sext_ln70_11_fu_1721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_3_fu_1715_p2),19));

        sext_ln70_12_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_reg_2680),12));

        sext_ln70_13_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_reg_2680),16));

        sext_ln70_14_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_5_fu_1775_p4),12));

        sext_ln70_15_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_2_0_load_reg_2610),18));

        sext_ln70_16_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_2_fu_979_p4),18));

    sext_ln70_17_fu_1768_p0 <= empty_101_fu_190;
        sext_ln70_17_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_17_fu_1768_p0),17));

        sext_ln70_18_fu_1852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_7_fu_1845_p3),19));

        sext_ln70_19_fu_1793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_2_fu_1787_p2),17));

        sext_ln70_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_fu_561_p4),18));

        sext_ln70_20_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_reg_2708),16));

    sext_ln70_21_fu_1200_p0 <= offset_buffer_V_0_1_q1;
        sext_ln70_21_fu_1200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_21_fu_1200_p0),18));

        sext_ln70_22_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_1190_p4),18));

        sext_ln70_23_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_reg_2708),12));

        sext_ln70_24_fu_1871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_8_fu_1863_p4),12));

        sext_ln70_25_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_7_fu_1292_p3),16));

    sext_ln70_26_fu_1358_p0 <= offset_buffer_V_1_1_q1;
        sext_ln70_26_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_26_fu_1358_p0),18));

        sext_ln70_27_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_1348_p4),18));

        sext_ln70_28_fu_1809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_8_fu_1803_p2),19));

        sext_ln70_29_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_fu_671_p3),13));

        sext_ln70_2_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_1_fu_1669_p3),19));

        sext_ln70_30_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_6_fu_1450_p3),16));

    sext_ln70_31_fu_1516_p0 <= offset_buffer_V_2_1_q1;
        sext_ln70_31_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_31_fu_1516_p0),18));

        sext_ln70_32_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_1506_p4),18));

        sext_ln70_33_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_9_fu_1170_p4),13));

    sext_ln70_34_fu_1856_p0 <= empty_102_fu_194;
        sext_ln70_34_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_34_fu_1856_p0),17));

        sext_ln70_35_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_fu_1608_p3),16));

        sext_ln70_36_fu_1950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_7_reg_2741),12));

        sext_ln70_37_fu_1961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_s_fu_1953_p4),12));

        sext_ln70_38_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_4_fu_1875_p2),17));

        sext_ln70_39_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_fu_883_p3),13));

    sext_ln70_3_fu_1680_p0 <= empty_fu_186;
        sext_ln70_3_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_3_fu_1680_p0),17));

        sext_ln70_40_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_10_fu_1328_p4),13));

        sext_ln70_41_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_13_fu_1891_p2),19));

        sext_ln70_42_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_6_reg_2768),12));

        sext_ln70_43_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_11_fu_2097_p4),12));

        sext_ln70_44_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_17_fu_1940_p2),13));

        sext_ln70_45_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_fu_1095_p3),13));

        sext_ln70_46_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_12_fu_1486_p4),13));

        sext_ln70_47_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_6_fu_1965_p2),13));

        sext_ln70_48_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_reg_2795),12));

        sext_ln70_49_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_13_fu_2241_p4),12));

        sext_ln70_4_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_reg_2652),12));

        sext_ln70_50_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_18_fu_1975_p2),17));

        sext_ln70_51_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_22_fu_2084_p2),13));

        sext_ln70_52_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_8_fu_2109_p2),13));

        sext_ln70_53_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_23_fu_2119_p2),17));

        sext_ln70_54_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_27_fu_2228_p2),13));

        sext_ln70_55_fu_2259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_10_fu_2253_p2),13));

        sext_ln70_56_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_28_fu_2263_p2),17));

        sext_ln70_5_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_2_fu_1687_p4),12));

        sext_ln70_6_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_reg_2652),16));

        sext_ln70_7_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_fu_1699_p2),17));

        sext_ln70_8_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_1_0_load_reg_2600),18));

        sext_ln70_9_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_1_fu_767_p4),18));

        sext_ln70_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_0_0_load_reg_2590),18));

    shl_ln70_10_fu_1328_p4 <= ((tmp_44_fu_841_p3 & trunc_ln674_2_fu_879_p1) & ap_const_lv3_0);
    shl_ln70_11_fu_2097_p4 <= ((tmp_53_reg_2751 & trunc_ln674_8_reg_2763) & ap_const_lv2_0);
    shl_ln70_12_fu_1486_p4 <= ((tmp_47_fu_1053_p3 & trunc_ln674_4_fu_1091_p1) & ap_const_lv3_0);
    shl_ln70_13_fu_2241_p4 <= ((tmp_56_reg_2778 & trunc_ln674_10_reg_2790) & ap_const_lv2_0);
    shl_ln70_1_fu_1669_p3 <= (arrayidx20713367_load_reg_2635 & ap_const_lv2_0);
    shl_ln70_2_fu_1687_p4 <= ((tmp_41_reg_2642 & trunc_ln674_reg_2647) & ap_const_lv2_0);
    shl_ln70_3_fu_753_p3 <= (trunc_ln70_3_fu_749_p1 & ap_const_lv3_0);
    shl_ln70_4_fu_1757_p3 <= (arrayidx20713367_load_1_reg_2658 & ap_const_lv2_0);
    shl_ln70_5_fu_1775_p4 <= ((tmp_44_reg_2670 & trunc_ln674_2_reg_2675) & ap_const_lv2_0);
    shl_ln70_6_fu_965_p3 <= (trunc_ln70_5_fu_961_p1 & ap_const_lv3_0);
    shl_ln70_7_fu_1845_p3 <= (arrayidx20713367_load_2_reg_2686 & ap_const_lv2_0);
    shl_ln70_8_fu_1863_p4 <= ((tmp_47_reg_2698 & trunc_ln674_4_reg_2703) & ap_const_lv2_0);
    shl_ln70_9_fu_1170_p4 <= ((tmp_41_fu_629_p3 & trunc_ln674_fu_667_p1) & ap_const_lv3_0);
    shl_ln70_s_fu_1953_p4 <= ((tmp_50_reg_2724 & trunc_ln674_6_reg_2736) & ap_const_lv2_0);
    shl_ln_fu_547_p3 <= (trunc_ln70_fu_543_p1 & ap_const_lv3_0);
    sub185_fu_1648_p2 <= std_logic_vector(unsigned(trunc_ln170_reg_2539_pp0_iter3_reg) + unsigned(ap_const_lv11_7FF));
    sub_ln70_10_fu_2253_p2 <= std_logic_vector(signed(sext_ln70_49_fu_2249_p1) - signed(sext_ln70_48_fu_2238_p1));
    sub_ln70_2_fu_1787_p2 <= std_logic_vector(signed(sext_ln70_14_fu_1783_p1) - signed(sext_ln70_12_fu_1772_p1));
    sub_ln70_4_fu_1875_p2 <= std_logic_vector(signed(sext_ln70_24_fu_1871_p1) - signed(sext_ln70_23_fu_1860_p1));
    sub_ln70_6_fu_1965_p2 <= std_logic_vector(signed(sext_ln70_37_fu_1961_p1) - signed(sext_ln70_36_fu_1950_p1));
    sub_ln70_8_fu_2109_p2 <= std_logic_vector(signed(sext_ln70_43_fu_2105_p1) - signed(sext_ln70_42_fu_2094_p1));
    sub_ln70_fu_1699_p2 <= std_logic_vector(signed(sext_ln70_5_fu_1695_p1) - signed(sext_ln70_4_fu_1684_p1));
    sum_tmp_V_1_fu_2129_p2 <= std_logic_vector(signed(sext_ln70_53_fu_2125_p1) + signed(sext_ln1524_5_fu_1751_p1));
    sum_tmp_V_2_fu_1985_p2 <= std_logic_vector(signed(sext_ln70_50_fu_1981_p1) + signed(sext_ln1524_3_fu_1663_p1));
    sum_tmp_V_3_fu_1901_p2 <= std_logic_vector(signed(sext_ln70_41_fu_1897_p1) + signed(add_ln70_12_fu_1885_p2));
    sum_tmp_V_4_fu_1813_p2 <= std_logic_vector(signed(sext_ln70_28_fu_1809_p1) + signed(add_ln70_7_fu_1797_p2));
    sum_tmp_V_5_fu_1725_p2 <= std_logic_vector(signed(sext_ln70_11_fu_1721_p1) + signed(add_ln70_2_fu_1709_p2));
    sum_tmp_V_fu_2273_p2 <= std_logic_vector(signed(sext_ln70_56_fu_2269_p1) + signed(sext_ln1524_7_fu_1839_p1));
    tmp_14_fu_853_p4 <= quatizer_in_V_4_fu_814_p2(16 downto 8);
    tmp_16_fu_1065_p4 <= quatizer_in_V_3_fu_1026_p2(16 downto 8);
    tmp_18_fu_1190_p4 <= q_2nd_err_scale7_2_fu_1184_p2(12 downto 4);
    tmp_21_fu_1348_p4 <= q_2nd_err_scale7_1_fu_1342_p2(12 downto 4);
    tmp_24_fu_1506_p4 <= q_2nd_err_scale7_fu_1500_p2(12 downto 4);
    tmp_41_fu_629_p3 <= add_ln200_1_fu_614_p2(7 downto 7);
    tmp_43_fu_695_p3 <= add_ln204_fu_661_p2(8 downto 8);
    tmp_44_fu_841_p3 <= add_ln200_3_fu_826_p2(7 downto 7);
    tmp_46_fu_907_p3 <= add_ln204_1_fu_873_p2(8 downto 8);
    tmp_47_fu_1053_p3 <= add_ln200_5_fu_1038_p2(7 downto 7);
    tmp_49_fu_1116_p3 <= add_ln204_2_fu_1085_p2(8 downto 8);
    tmp_50_fu_1270_p3 <= add_ln200_7_fu_1254_p2(7 downto 7);
    tmp_52_fu_2028_p3 <= add_ln204_3_fu_1935_p2(8 downto 8);
    tmp_53_fu_1428_p3 <= add_ln200_9_fu_1412_p2(7 downto 7);
    tmp_55_fu_2172_p3 <= add_ln204_4_fu_2079_p2(8 downto 8);
    tmp_56_fu_1586_p3 <= add_ln200_11_fu_1570_p2(7 downto 7);
    tmp_58_fu_2316_p3 <= add_ln204_5_fu_2223_p2(8 downto 8);
    tmp_fu_641_p4 <= quatizer_in_V_5_fu_602_p2(16 downto 8);
    trunc_ln170_fu_469_p1 <= select_ln177_fu_461_p3(11 - 1 downto 0);
    trunc_ln674_10_fu_1604_p1 <= quatizer_in_V_fu_1558_p2(8 - 1 downto 0);
    trunc_ln674_2_fu_879_p1 <= quatizer_in_V_4_fu_814_p2(8 - 1 downto 0);
    trunc_ln674_4_fu_1091_p1 <= quatizer_in_V_3_fu_1026_p2(8 - 1 downto 0);
    trunc_ln674_6_fu_1288_p1 <= quatizer_in_V_2_fu_1242_p2(8 - 1 downto 0);
    trunc_ln674_8_fu_1446_p1 <= quatizer_in_V_1_fu_1400_p2(8 - 1 downto 0);
    trunc_ln674_fu_667_p1 <= quatizer_in_V_5_fu_602_p2(8 - 1 downto 0);
    trunc_ln70_10_fu_1010_p4 <= q_2nd_err_scale7_3_fu_973_p2(11 downto 4);
    trunc_ln70_11_fu_1212_p4 <= read_word_V_fu_214(55 downto 48);
    trunc_ln70_12_fu_1226_p4 <= q_2nd_err_scale7_2_fu_1184_p2(11 downto 4);
    trunc_ln70_13_fu_1370_p4 <= read_word_V_fu_214(71 downto 64);
    trunc_ln70_14_fu_1384_p4 <= q_2nd_err_scale7_1_fu_1342_p2(11 downto 4);
    trunc_ln70_15_fu_1528_p4 <= read_word_V_fu_214(87 downto 80);
    trunc_ln70_16_fu_1542_p4 <= q_2nd_err_scale7_fu_1500_p2(11 downto 4);
    trunc_ln70_17_fu_1222_p0 <= offset_buffer_V_0_1_q1;
    trunc_ln70_17_fu_1222_p1 <= trunc_ln70_17_fu_1222_p0(8 - 1 downto 0);
    trunc_ln70_18_fu_1380_p0 <= offset_buffer_V_1_1_q1;
    trunc_ln70_18_fu_1380_p1 <= trunc_ln70_18_fu_1380_p0(8 - 1 downto 0);
    trunc_ln70_19_fu_1538_p0 <= offset_buffer_V_2_1_q1;
    trunc_ln70_19_fu_1538_p1 <= trunc_ln70_19_fu_1538_p0(8 - 1 downto 0);
    trunc_ln70_1_fu_582_p1 <= read_word_V_fu_214(8 - 1 downto 0);
    trunc_ln70_2_fu_517_p0 <= offset_buffer_V_0_0_q1;
    trunc_ln70_2_fu_517_p1 <= trunc_ln70_2_fu_517_p0(8 - 1 downto 0);
    trunc_ln70_3_fu_749_p0 <= arrayidx20713367_load_0_1108_fu_202;
    trunc_ln70_3_fu_749_p1 <= trunc_ln70_3_fu_749_p0(15 - 1 downto 0);
    trunc_ln70_4_fu_521_p0 <= offset_buffer_V_1_0_q1;
    trunc_ln70_4_fu_521_p1 <= trunc_ln70_4_fu_521_p0(8 - 1 downto 0);
    trunc_ln70_5_fu_961_p0 <= arrayidx20713367_load_0_2_fu_206;
    trunc_ln70_5_fu_961_p1 <= trunc_ln70_5_fu_961_p0(15 - 1 downto 0);
    trunc_ln70_6_fu_525_p0 <= offset_buffer_V_2_0_q1;
    trunc_ln70_6_fu_525_p1 <= trunc_ln70_6_fu_525_p0(8 - 1 downto 0);
    trunc_ln70_7_fu_586_p4 <= q_2nd_err_scale7_5_fu_555_p2(11 downto 4);
    trunc_ln70_8_fu_788_p4 <= read_word_V_fu_214(23 downto 16);
    trunc_ln70_9_fu_798_p4 <= q_2nd_err_scale7_4_fu_761_p2(11 downto 4);
    trunc_ln70_fu_543_p0 <= arrayidx20713367_load_0_fu_198;
    trunc_ln70_fu_543_p1 <= trunc_ln70_fu_543_p0(15 - 1 downto 0);
    trunc_ln70_s_fu_1000_p4 <= read_word_V_fu_214(39 downto 32);
    zext_ln1525_10_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_2778),10));
    zext_ln1525_11_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_2778),9));
    zext_ln1525_1_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_629_p3),9));
    zext_ln1525_2_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_841_p3),10));
    zext_ln1525_3_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_841_p3),9));
    zext_ln1525_4_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_1053_p3),10));
    zext_ln1525_5_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_1053_p3),9));
    zext_ln1525_6_fu_1924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_2724),10));
    zext_ln1525_7_fu_1927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_2724),9));
    zext_ln1525_8_fu_2068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_2751),10));
    zext_ln1525_9_fu_2071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_2751),9));
    zext_ln1525_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_629_p3),10));
    zext_ln70_1_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_1_fu_735_p4),18));
    zext_ln70_2_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_2_fu_947_p4),18));
    zext_ln70_3_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_3_fu_1156_p4),18));
    zext_ln70_4_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_4_fu_1314_p4),18));
    zext_ln70_5_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_5_fu_1472_p4),18));
    zext_ln70_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_fu_535_p1),18));
end behav;
