$date
	Sun Oct 23 07:17:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1067948
b10 !
1"
#1067950
b10 &
b10 %
1$
#1067951
0"
#1067954
b1 &
b1 %
1#
#1067958
b0 &
0#
b0 %
0$
#2038719
b10001 !
1"
#2038722
b10001 &
b10001 %
1$
#2038723
0"
#2038726
b110100 &
b110100 %
#2038730
b11010 &
b11010 %
#2038734
b1101 &
b1101 %
#2038738
b101000 &
b101000 %
#2038742
b10100 &
b10100 %
#2038746
b1010 &
b1010 %
#2038750
b101 &
b101 %
#2038754
b10000 &
b10000 %
#2038758
b1000 &
b1000 %
#2038762
b100 &
b100 %
#2038766
b10 &
b10 %
#2038770
b1 &
b1 %
1#
#2038774
b0 &
0#
b0 %
0$
#3035198
b11100 &
b11100 %
1$
b11100 !
1"
#3035199
0"
#3035202
b1110 &
b1110 %
#3035206
b111 &
b111 %
#3035210
b10110 &
b10110 %
#3035214
b1011 &
b1011 %
#3035218
b100010 &
b100010 %
#3035222
b10001 &
b10001 %
#3035226
b110100 &
b110100 %
#3035230
b11010 &
b11010 %
#3035234
b1101 &
b1101 %
#3035238
b101000 &
b101000 %
#3035242
b10100 &
b10100 %
#3035246
b1010 &
b1010 %
#3035250
b101 &
b101 %
#3035254
b10000 &
b10000 %
#3035258
b1000 &
b1000 %
#3035262
b100 &
b100 %
#3035266
b10 &
b10 %
#3035270
b1 &
1#
b1 %
#3035274
b0 &
b0 %
0#
0$
#4500012
