# Sleptsov net based reliable embedded system design on FPGAs

## FPGA: Sipeed Tang Nano 9k
## Tools: Gowin FPGA Designer
## Prototype: 3 buttons, 3 LEDs, internal reset and clock

# Content

`sn-es-vm-v`parts to copy/paste Gowin FPGA Designer project, SN based design: Verilog, constraints, device specification [1]-[3]

`fa/vm-v.txt` parts to copy/paste Gowin FPGA Designer project, automata based desing: Verilog, constraints, device specification [1],[2] (lectures 3,4)

# Video lesson

`sn-es-vm-v` x

`fa/vm-v.txt` https://youtu.be/6j3RipPsDJQ

## References

[1] R. Xu, S. Zhang, D. Liu and D. A. Zaitsev, "Sleptsov net based reliable embedded system design on microcontrollers and FPGAs," 2024 IEEE International Conference on Embedded Software and Systems (ICESS), Wuhan, China, 2024, pp. 1-8. https://doi.org/10.1109/ICESS64277.2024.00011)

[2] Dmitry A. Zaitsev, Introduction to Embedded Systems, teaching materials, 2024, https://dimazaitsev.github.io/ar/ies.zip

[3] Dmitry A. Zaitsev, Advanced Embedded Systems, teaching materials, 2025
