#! /Users/evanlin/opt/anaconda3/envs/cocotb_arm64/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/opt/anaconda3/envs/cocotb_arm64/lib/ivl/v2009.vpi";
S_0x7fb009a041b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb009a04370 .scope module, "layer1" "layer1" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "nn_start";
    .port_info 3 /INPUT 1 "nn_valid_load_weights";
    .port_info 4 /INPUT 16 "nn_temp_weight_11";
    .port_info 5 /INPUT 16 "nn_temp_weight_12";
    .port_info 6 /INPUT 16 "nn_temp_weight_21";
    .port_info 7 /INPUT 16 "nn_temp_weight_22";
    .port_info 8 /INPUT 16 "nn_temp_bias_1";
    .port_info 9 /INPUT 16 "nn_temp_bias_2";
    .port_info 10 /INPUT 16 "nn_temp_leak_factor";
    .port_info 11 /INPUT 16 "nn_data_in_1";
    .port_info 12 /INPUT 16 "nn_data_in_2";
    .port_info 13 /INPUT 1 "nn_valid_in_1";
    .port_info 14 /INPUT 1 "nn_valid_in_2";
v0x7fb009a3eaf0_0 .net "acc_valid_out_1", 0 0, v0x7fb009a15200_0;  1 drivers
v0x7fb009a3ec00_0 .net "acc_valid_out_2", 0 0, v0x7fb009a16320_0;  1 drivers
v0x7fb009a3ec90_0 .net "bias_valid_out_21", 0 0, v0x7fb009a1a9a0_0;  1 drivers
v0x7fb009a3ed20_0 .net "bias_valid_out_22", 0 0, v0x7fb009a1eef0_0;  1 drivers
o0x7faff00081e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3edf0_0 .net "clk", 0 0, o0x7faff00081e8;  0 drivers
v0x7fb009a3eec0_0 .net/s "input_11", 15 0, v0x7fb009a14ee0_0;  1 drivers
v0x7fb009a3efd0_0 .net/s "input_21", 15 0, v0x7fb009a15fb0_0;  1 drivers
v0x7fb009a3f0e0_0 .net/s "lr_data_out1", 15 0, v0x7fb009a211b0_0;  1 drivers
v0x7fb009a3f170_0 .net/s "lr_data_out2", 15 0, v0x7fb009a236e0_0;  1 drivers
v0x7fb009a3f280_0 .net "lr_valid_out_21", 0 0, v0x7fb009a213e0_0;  1 drivers
v0x7fb009a3f310_0 .net "lr_valid_out_22", 0 0, v0x7fb009a238d0_0;  1 drivers
o0x7faff0008098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f3e0_0 .net/s "nn_data_in_1", 15 0, o0x7faff0008098;  0 drivers
o0x7faff00084b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f470_0 .net/s "nn_data_in_2", 15 0, o0x7faff00084b8;  0 drivers
o0x7faff0008188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3f500_0 .net "nn_start", 0 0, o0x7faff0008188;  0 drivers
o0x7faff0008998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f590_0 .net/s "nn_temp_bias_1", 15 0, o0x7faff0008998;  0 drivers
o0x7faff0009238 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f620_0 .net/s "nn_temp_bias_2", 15 0, o0x7faff0009238;  0 drivers
o0x7faff0009b38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f6b0_0 .net/s "nn_temp_leak_factor", 15 0, o0x7faff0009b38;  0 drivers
o0x7faff000ac48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f840_0 .net/s "nn_temp_weight_11", 15 0, o0x7faff000ac48;  0 drivers
o0x7faff000b878 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f8d0_0 .net/s "nn_temp_weight_12", 15 0, o0x7faff000b878;  0 drivers
o0x7faff000c478 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3f9a0_0 .net/s "nn_temp_weight_21", 15 0, o0x7faff000c478;  0 drivers
o0x7faff000d048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb009a3fa70_0 .net/s "nn_temp_weight_22", 15 0, o0x7faff000d048;  0 drivers
o0x7faff0008158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3fb40_0 .net "nn_valid_in_1", 0 0, o0x7faff0008158;  0 drivers
o0x7faff0008578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3fbd0_0 .net "nn_valid_in_2", 0 0, o0x7faff0008578;  0 drivers
o0x7faff000abb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3fc60_0 .net "nn_valid_load_weights", 0 0, o0x7faff000abb8;  0 drivers
v0x7fb009a3fcf0_0 .net/s "out_21_bias", 15 0, v0x7fb009a1a770_0;  1 drivers
v0x7fb009a3fd80_0 .net/s "out_22_bias", 15 0, v0x7fb009a1ecc0_0;  1 drivers
o0x7faff0008248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb009a3fe10_0 .net "rst", 0 0, o0x7faff0008248;  0 drivers
v0x7fb009a3fea0_0 .net/s "sys_data_out_21", 15 0, v0x7fb009a36db0_0;  1 drivers
v0x7fb009a3ff30_0 .net/s "sys_data_out_22", 15 0, v0x7fb009a3d420_0;  1 drivers
v0x7fb009a3ffc0_0 .net "valid_out_21", 0 0, L_0x7fb009a044e0;  1 drivers
v0x7fb009a40090_0 .net "valid_out_22", 0 0, L_0x7fb009a402b0;  1 drivers
S_0x7fb009a04860 .scope module, "acc_1" "accumulator" 3 56, 4 1 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x7fb009a04a20 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x7fb009a14d80_0 .net/s "acc_data_in", 15 0, v0x7fb009a211b0_0;  alias, 1 drivers
v0x7fb009a14e40_0 .net/s "acc_data_nn_in", 15 0, o0x7faff0008098;  alias, 0 drivers
v0x7fb009a14ee0_0 .var/s "acc_data_out", 15 0;
v0x7fb009a14f70 .array/s "acc_mem_reg", 0 0, 15 0;
v0x7fb009a15000_0 .net "acc_valid_data_in", 0 0, v0x7fb009a213e0_0;  alias, 1 drivers
v0x7fb009a150d0_0 .net "acc_valid_data_nn_in", 0 0, o0x7faff0008158;  alias, 0 drivers
v0x7fb009a15160_0 .net "acc_valid_in", 0 0, o0x7faff0008188;  alias, 0 drivers
v0x7fb009a15200_0 .var "acc_valid_out", 0 0;
v0x7fb009a152a0_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a153b0_0 .var "counter", 7 0;
v0x7fb009a15450_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
E_0x7fb00993da90 .event posedge, v0x7fb009a152a0_0;
S_0x7fb00991a250 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 24, 4 24 0, S_0x7fb009a04860;
 .timescale -9 -12;
v0x7fb00992a8e0_0 .var/2s "i", 31 0;
S_0x7fb009a14af0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 29, 4 29 0, S_0x7fb009a04860;
 .timescale -9 -12;
v0x7fb009a14cc0_0 .var/2s "i", 31 0;
S_0x7fb009a155d0 .scope module, "acc_2" "accumulator" 3 70, 4 1 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x7fb009a15090 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x7fb009a15e90_0 .net/s "acc_data_in", 15 0, v0x7fb009a236e0_0;  alias, 1 drivers
v0x7fb009a15f20_0 .net/s "acc_data_nn_in", 15 0, o0x7faff00084b8;  alias, 0 drivers
v0x7fb009a15fb0_0 .var/s "acc_data_out", 15 0;
v0x7fb009a16060 .array/s "acc_mem_reg", 0 0, 15 0;
v0x7fb009a16110_0 .net "acc_valid_data_in", 0 0, v0x7fb009a238d0_0;  alias, 1 drivers
v0x7fb009a161f0_0 .net "acc_valid_data_nn_in", 0 0, o0x7faff0008578;  alias, 0 drivers
v0x7fb009a16290_0 .net "acc_valid_in", 0 0, v0x7fb009a15200_0;  alias, 1 drivers
v0x7fb009a16320_0 .var "acc_valid_out", 0 0;
v0x7fb009a163b0_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a164e0_0 .var "counter", 7 0;
v0x7fb009a16570_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
S_0x7fb009a159b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 24, 4 24 0, S_0x7fb009a155d0;
 .timescale -9 -12;
v0x7fb009a15b70_0 .var/2s "i", 31 0;
S_0x7fb009a15c30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 29, 4 29 0, S_0x7fb009a155d0;
 .timescale -9 -12;
v0x7fb009a15e00_0 .var/2s "i", 31 0;
S_0x7fb009a166c0 .scope module, "bias_21" "bias" 3 103, 5 4 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "bias_data_in";
    .port_info 4 /INPUT 16 "bias_temp_bias";
    .port_info 5 /OUTPUT 16 "bias_data_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x7fb009a1a5c0_0 .net/s "add_out", 15 0, L_0x7fb009a42f10;  1 drivers
v0x7fb009a1a6a0_0 .net/s "bias_data_in", 15 0, v0x7fb009a36db0_0;  alias, 1 drivers
v0x7fb009a1a770_0 .var/s "bias_data_out", 15 0;
v0x7fb009a1a800_0 .net/s "bias_temp_bias", 15 0, o0x7faff0008998;  alias, 0 drivers
v0x7fb009a1a8d0_0 .net "bias_valid_in", 0 0, L_0x7fb009a044e0;  alias, 1 drivers
v0x7fb009a1a9a0_0 .var "bias_valid_out", 0 0;
v0x7fb009a1aa30_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a1ab00_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
S_0x7fb009a16940 .scope module, "add_inst" "fxp_add" 5 17, 6 110 0, S_0x7fb009a166c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a16b00 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a16b40 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a16b80 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a16bc0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a16c00 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a16c40 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a16c80 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a16cc0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a16d00 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a16d40 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a16d80 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a19ed0_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a42a30;  1 drivers
v0x7fb009a19f90_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a42b30;  1 drivers
v0x7fb009a1a030_0 .net "ina", 15 0, v0x7fb009a36db0_0;  alias, 1 drivers
v0x7fb009a1a100_0 .net "inaz", 15 0, L_0x7fb009a42d90;  1 drivers
v0x7fb009a1a1b0_0 .net "inb", 15 0, o0x7faff0008998;  alias, 0 drivers
v0x7fb009a1a280_0 .net "inbz", 15 0, L_0x7fb009a42e30;  1 drivers
v0x7fb009a1a330_0 .net "out", 15 0, L_0x7fb009a42f10;  alias, 1 drivers
v0x7fb009a1a3e0_0 .net "overflow", 0 0, v0x7fb009a19e00_0;  1 drivers
v0x7fb009a1a490_0 .net/s "res", 16 0, L_0x7fb009a42c10;  1 drivers
L_0x7fb009a42a30 .extend/s 17, L_0x7fb009a42d90;
L_0x7fb009a42b30 .extend/s 17, L_0x7fb009a42e30;
L_0x7fb009a42c10 .arith/sum 17, L_0x7fb009a42a30, L_0x7fb009a42b30;
S_0x7fb009a17300 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a16940;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a174d0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a17510 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a17550 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a17590 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a175d0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a17c40_0 .net "in", 15 0, v0x7fb009a36db0_0;  alias, 1 drivers
v0x7fb009a17cd0_0 .var "ini", 7 0;
v0x7fb009a17d70_0 .var "inr", 15 0;
v0x7fb009a17e30_0 .net "out", 15 0, L_0x7fb009a42d90;  alias, 1 drivers
v0x7fb009a17ee0_0 .var "outf", 7 0;
v0x7fb009a17fd0_0 .var "outi", 7 0;
v0x7fb009a18080_0 .var "overflow", 0 0;
L_0x7fb009a42d90 .concat [ 8 8 0 0], v0x7fb009a17ee0_0, v0x7fb009a17fd0_0;
S_0x7fb009a17860 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a17300;
 .timescale -9 -12;
E_0x7fb009a17a20 .event edge, v0x7fb009a17d70_0, v0x7fb009a17cd0_0;
S_0x7fb009a17a70 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a17300;
 .timescale -9 -12;
E_0x7fb009a17650 .event edge, v0x7fb009a17c40_0;
S_0x7fb009a18150 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a16940;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a18320 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a18360 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a183a0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a183e0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a18420 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a18af0_0 .net "in", 15 0, o0x7faff0008998;  alias, 0 drivers
v0x7fb009a18b80_0 .var "ini", 7 0;
v0x7fb009a18c20_0 .var "inr", 15 0;
v0x7fb009a18ce0_0 .net "out", 15 0, L_0x7fb009a42e30;  alias, 1 drivers
v0x7fb009a18d90_0 .var "outf", 7 0;
v0x7fb009a18e80_0 .var "outi", 7 0;
v0x7fb009a18f30_0 .var "overflow", 0 0;
L_0x7fb009a42e30 .concat [ 8 8 0 0], v0x7fb009a18d90_0, v0x7fb009a18e80_0;
S_0x7fb009a18710 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a18150;
 .timescale -9 -12;
E_0x7fb009a188d0 .event edge, v0x7fb009a18c20_0, v0x7fb009a18b80_0;
S_0x7fb009a18920 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a18150;
 .timescale -9 -12;
E_0x7fb009a184a0 .event edge, v0x7fb009a18af0_0;
S_0x7fb009a19000 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a16940;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a191c0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a19200 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a19240 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a19280 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a192c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a199c0_0 .net "in", 16 0, L_0x7fb009a42c10;  alias, 1 drivers
v0x7fb009a19a50_0 .var "ini", 8 0;
v0x7fb009a19af0_0 .var "inr", 16 0;
v0x7fb009a19bb0_0 .net "out", 15 0, L_0x7fb009a42f10;  alias, 1 drivers
v0x7fb009a19c60_0 .var "outf", 7 0;
v0x7fb009a19d50_0 .var "outi", 7 0;
v0x7fb009a19e00_0 .var "overflow", 0 0;
L_0x7fb009a42f10 .concat [ 8 8 0 0], v0x7fb009a19c60_0, v0x7fb009a19d50_0;
S_0x7fb009a19610 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a19000;
 .timescale -9 -12;
E_0x7fb009a194e0 .event edge, v0x7fb009a199c0_0;
S_0x7fb009a197f0 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a19000;
 .timescale -9 -12;
E_0x7fb009a19540 .event edge, v0x7fb009a19af0_0, v0x7fb009a19a50_0;
S_0x7fb009a1ac30 .scope module, "bias_22" "bias" 3 114, 5 4 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "bias_data_in";
    .port_info 4 /INPUT 16 "bias_temp_bias";
    .port_info 5 /OUTPUT 16 "bias_data_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x7fb009a1eb10_0 .net/s "add_out", 15 0, L_0x7fb009a434f0;  1 drivers
v0x7fb009a1ebf0_0 .net/s "bias_data_in", 15 0, v0x7fb009a3d420_0;  alias, 1 drivers
v0x7fb009a1ecc0_0 .var/s "bias_data_out", 15 0;
v0x7fb009a1ed50_0 .net/s "bias_temp_bias", 15 0, o0x7faff0009238;  alias, 0 drivers
v0x7fb009a1ee20_0 .net "bias_valid_in", 0 0, L_0x7fb009a402b0;  alias, 1 drivers
v0x7fb009a1eef0_0 .var "bias_valid_out", 0 0;
v0x7fb009a1ef80_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a1f010_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
S_0x7fb009a1aea0 .scope module, "add_inst" "fxp_add" 5 17, 6 110 0, S_0x7fb009a1ac30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a1b060 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a1b0a0 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b0e0 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b120 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b160 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b1a0 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b1e0 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b220 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b260 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b2a0 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a1b2e0 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a1e420_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a43010;  1 drivers
v0x7fb009a1e4e0_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a43110;  1 drivers
v0x7fb009a1e580_0 .net "ina", 15 0, v0x7fb009a3d420_0;  alias, 1 drivers
v0x7fb009a1e650_0 .net "inaz", 15 0, L_0x7fb009a43370;  1 drivers
v0x7fb009a1e700_0 .net "inb", 15 0, o0x7faff0009238;  alias, 0 drivers
v0x7fb009a1e7d0_0 .net "inbz", 15 0, L_0x7fb009a43410;  1 drivers
v0x7fb009a1e880_0 .net "out", 15 0, L_0x7fb009a434f0;  alias, 1 drivers
v0x7fb009a1e930_0 .net "overflow", 0 0, v0x7fb009a1e350_0;  1 drivers
v0x7fb009a1e9e0_0 .net/s "res", 16 0, L_0x7fb009a431f0;  1 drivers
L_0x7fb009a43010 .extend/s 17, L_0x7fb009a43370;
L_0x7fb009a43110 .extend/s 17, L_0x7fb009a43410;
L_0x7fb009a431f0 .arith/sum 17, L_0x7fb009a43010, L_0x7fb009a43110;
S_0x7fb009a1b860 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a1aea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a1ba20 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a1ba60 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a1baa0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a1bae0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a1bb20 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a1c190_0 .net "in", 15 0, v0x7fb009a3d420_0;  alias, 1 drivers
v0x7fb009a1c220_0 .var "ini", 7 0;
v0x7fb009a1c2c0_0 .var "inr", 15 0;
v0x7fb009a1c380_0 .net "out", 15 0, L_0x7fb009a43370;  alias, 1 drivers
v0x7fb009a1c430_0 .var "outf", 7 0;
v0x7fb009a1c520_0 .var "outi", 7 0;
v0x7fb009a1c5d0_0 .var "overflow", 0 0;
L_0x7fb009a43370 .concat [ 8 8 0 0], v0x7fb009a1c430_0, v0x7fb009a1c520_0;
S_0x7fb009a1bdb0 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a1b860;
 .timescale -9 -12;
E_0x7fb009a1bf70 .event edge, v0x7fb009a1c2c0_0, v0x7fb009a1c220_0;
S_0x7fb009a1bfc0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a1b860;
 .timescale -9 -12;
E_0x7fb009a1bba0 .event edge, v0x7fb009a1c190_0;
S_0x7fb009a1c6a0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a1aea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a1c870 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a1c8b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a1c8f0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a1c930 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a1c970 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a1d040_0 .net "in", 15 0, o0x7faff0009238;  alias, 0 drivers
v0x7fb009a1d0d0_0 .var "ini", 7 0;
v0x7fb009a1d170_0 .var "inr", 15 0;
v0x7fb009a1d230_0 .net "out", 15 0, L_0x7fb009a43410;  alias, 1 drivers
v0x7fb009a1d2e0_0 .var "outf", 7 0;
v0x7fb009a1d3d0_0 .var "outi", 7 0;
v0x7fb009a1d480_0 .var "overflow", 0 0;
L_0x7fb009a43410 .concat [ 8 8 0 0], v0x7fb009a1d2e0_0, v0x7fb009a1d3d0_0;
S_0x7fb009a1cc60 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a1c6a0;
 .timescale -9 -12;
E_0x7fb009a1ce20 .event edge, v0x7fb009a1d170_0, v0x7fb009a1d0d0_0;
S_0x7fb009a1ce70 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a1c6a0;
 .timescale -9 -12;
E_0x7fb009a1c9f0 .event edge, v0x7fb009a1d040_0;
S_0x7fb009a1d550 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a1aea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a1d710 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a1d750 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a1d790 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a1d7d0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a1d810 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a1df10_0 .net "in", 16 0, L_0x7fb009a431f0;  alias, 1 drivers
v0x7fb009a1dfa0_0 .var "ini", 8 0;
v0x7fb009a1e040_0 .var "inr", 16 0;
v0x7fb009a1e100_0 .net "out", 15 0, L_0x7fb009a434f0;  alias, 1 drivers
v0x7fb009a1e1b0_0 .var "outf", 7 0;
v0x7fb009a1e2a0_0 .var "outi", 7 0;
v0x7fb009a1e350_0 .var "overflow", 0 0;
L_0x7fb009a434f0 .concat [ 8 8 0 0], v0x7fb009a1e1b0_0, v0x7fb009a1e2a0_0;
S_0x7fb009a1db60 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a1d550;
 .timescale -9 -12;
E_0x7fb009a1da30 .event edge, v0x7fb009a1df10_0;
S_0x7fb009a1dd40 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a1d550;
 .timescale -9 -12;
E_0x7fb009a1da90 .event edge, v0x7fb009a1e040_0, v0x7fb009a1dfa0_0;
S_0x7fb009a1f140 .scope module, "leaky_relu_21" "leaky_relu" 3 125, 7 4 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_temp_leak_factor";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x7fb009a21000_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a21120_0 .net/s "lr_data_in", 15 0, v0x7fb009a1a770_0;  alias, 1 drivers
v0x7fb009a211b0_0 .var/s "lr_data_out", 15 0;
v0x7fb009a21260_0 .net/s "lr_temp_leak_factor", 15 0, o0x7faff0009b38;  alias, 0 drivers
v0x7fb009a21310_0 .net "lr_valid_in", 0 0, v0x7fb009a1a9a0_0;  alias, 1 drivers
v0x7fb009a213e0_0 .var "lr_valid_out", 0 0;
v0x7fb009a21490_0 .net/s "mul_out", 15 0, L_0x7fb009a43910;  1 drivers
v0x7fb009a21560_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
S_0x7fb009a1f3f0 .scope module, "mul_inst" "fxp_mul" 7 15, 6 278 0, S_0x7fb009a1f140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a1f5b0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a1f5f0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f630 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f670 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f6b0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f6f0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f730 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a1f770 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a1f7b0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a20ac0_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a435f0;  1 drivers
v0x7fb009a20b80_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a43730;  1 drivers
v0x7fb009a20c20_0 .net "ina", 15 0, v0x7fb009a1a770_0;  alias, 1 drivers
v0x7fb009a20cf0_0 .net "inb", 15 0, o0x7faff0009b38;  alias, 0 drivers
v0x7fb009a20d80_0 .net "out", 15 0, L_0x7fb009a43910;  alias, 1 drivers
v0x7fb009a20e60_0 .net "overflow", 0 0, v0x7fb009a209f0_0;  1 drivers
v0x7fb009a20f10_0 .net/s "res", 31 0, L_0x7fb009a437f0;  1 drivers
L_0x7fb009a435f0 .extend/s 32, v0x7fb009a1a770_0;
L_0x7fb009a43730 .extend/s 32, o0x7faff0009b38;
L_0x7fb009a437f0 .arith/mult 32, L_0x7fb009a435f0, L_0x7fb009a43730;
S_0x7fb009a1fc70 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a1f3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a1fe30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a1fe70 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a1feb0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a1fef0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a1ff30 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a205b0_0 .net "in", 31 0, L_0x7fb009a437f0;  alias, 1 drivers
v0x7fb009a20640_0 .var "ini", 15 0;
v0x7fb009a206e0_0 .var "inr", 23 0;
v0x7fb009a207a0_0 .net "out", 15 0, L_0x7fb009a43910;  alias, 1 drivers
v0x7fb009a20850_0 .var "outf", 7 0;
v0x7fb009a20940_0 .var "outi", 7 0;
v0x7fb009a209f0_0 .var "overflow", 0 0;
L_0x7fb009a43910 .concat [ 8 8 0 0], v0x7fb009a20850_0, v0x7fb009a20940_0;
S_0x7fb009a201f0 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a1fc70;
 .timescale -9 -12;
E_0x7fb009a203b0 .event edge, v0x7fb009a205b0_0, v0x7fb009a206e0_0;
S_0x7fb009a203e0 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a1fc70;
 .timescale -9 -12;
E_0x7fb009a20120 .event edge, v0x7fb009a206e0_0, v0x7fb009a20640_0;
S_0x7fb009a21690 .scope module, "leaky_relu_22" "leaky_relu" 3 136, 7 4 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_temp_leak_factor";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x7fb009a23560_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a23600_0 .net/s "lr_data_in", 15 0, v0x7fb009a1ecc0_0;  alias, 1 drivers
v0x7fb009a236e0_0 .var/s "lr_data_out", 15 0;
v0x7fb009a23770_0 .net/s "lr_temp_leak_factor", 15 0, o0x7faff0009b38;  alias, 0 drivers
v0x7fb009a23800_0 .net "lr_valid_in", 0 0, v0x7fb009a1eef0_0;  alias, 1 drivers
v0x7fb009a238d0_0 .var "lr_valid_out", 0 0;
v0x7fb009a23980_0 .net/s "mul_out", 15 0, L_0x7fb009a43cf0;  1 drivers
v0x7fb009a23a50_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
S_0x7fb009a21900 .scope module, "mul_inst" "fxp_mul" 7 15, 6 278 0, S_0x7fb009a21690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a21ad0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a21b10 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a21b50 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a21b90 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a21bd0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a21c10 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a21c50 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a21c90 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a21cd0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a23010_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a439d0;  1 drivers
v0x7fb009a230d0_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a43b10;  1 drivers
v0x7fb009a23170_0 .net "ina", 15 0, v0x7fb009a1ecc0_0;  alias, 1 drivers
v0x7fb009a23240_0 .net "inb", 15 0, o0x7faff0009b38;  alias, 0 drivers
v0x7fb009a23310_0 .net "out", 15 0, L_0x7fb009a43cf0;  alias, 1 drivers
v0x7fb009a233e0_0 .net "overflow", 0 0, v0x7fb009a22f40_0;  1 drivers
v0x7fb009a23470_0 .net/s "res", 31 0, L_0x7fb009a43bd0;  1 drivers
L_0x7fb009a439d0 .extend/s 32, v0x7fb009a1ecc0_0;
L_0x7fb009a43b10 .extend/s 32, o0x7faff0009b38;
L_0x7fb009a43bd0 .arith/mult 32, L_0x7fb009a439d0, L_0x7fb009a43b10;
S_0x7fb009a221b0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a21900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a22370 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a223b0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a223f0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a22430 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a22470 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a22b00_0 .net "in", 31 0, L_0x7fb009a43bd0;  alias, 1 drivers
v0x7fb009a22b90_0 .var "ini", 15 0;
v0x7fb009a22c30_0 .var "inr", 23 0;
v0x7fb009a22cf0_0 .net "out", 15 0, L_0x7fb009a43cf0;  alias, 1 drivers
v0x7fb009a22da0_0 .var "outf", 7 0;
v0x7fb009a22e90_0 .var "outi", 7 0;
v0x7fb009a22f40_0 .var "overflow", 0 0;
L_0x7fb009a43cf0 .concat [ 8 8 0 0], v0x7fb009a22da0_0, v0x7fb009a22e90_0;
S_0x7fb009a22730 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a221b0;
 .timescale -9 -12;
E_0x7fb009a228f0 .event edge, v0x7fb009a22b00_0, v0x7fb009a22c30_0;
S_0x7fb009a22930 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a221b0;
 .timescale -9 -12;
E_0x7fb009a22660 .event edge, v0x7fb009a22c30_0, v0x7fb009a22b90_0;
S_0x7fb009a23b80 .scope module, "systolic_inst" "systolic" 3 82, 8 6 0, S_0x7fb009a04370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "sys_start";
    .port_info 3 /INPUT 1 "sys_valid_load_weights";
    .port_info 4 /INPUT 16 "sys_data_in_11";
    .port_info 5 /INPUT 16 "sys_data_in_12";
    .port_info 6 /INPUT 16 "sys_temp_weight_11";
    .port_info 7 /INPUT 16 "sys_temp_weight_12";
    .port_info 8 /INPUT 16 "sys_temp_weight_21";
    .port_info 9 /INPUT 16 "sys_temp_weight_22";
    .port_info 10 /OUTPUT 16 "sys_data_out_21";
    .port_info 11 /OUTPUT 16 "sys_data_out_22";
    .port_info 12 /OUTPUT 1 "sys_valid_out_21";
    .port_info 13 /OUTPUT 1 "sys_valid_out_22";
L_0x7fb009a044e0 .functor BUFZ 1, v0x7fb009a36c90_0, C4<0>, C4<0>, C4<0>;
L_0x7fb009a402b0 .functor BUFZ 1, v0x7fb009a3d300_0, C4<0>, C4<0>, C4<0>;
v0x7fb009a3d870_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a3d910_0 .net "input_11_out", 15 0, v0x7fb009a29cc0_0;  1 drivers
v0x7fb009a3d9b0_0 .net "input_21_out", 15 0, v0x7fb009a36990_0;  1 drivers
v0x7fb009a3da40_0 .net "pe_valid_out_11", 0 0, v0x7fb009a29fd0_0;  1 drivers
v0x7fb009a3dad0_0 .net "pe_valid_out_12", 0 0, v0x7fb009a305e0_0;  1 drivers
v0x7fb009a3dbe0_0 .net "pe_valid_out_21", 0 0, v0x7fb009a36c90_0;  1 drivers
v0x7fb009a3dc70_0 .net "pe_valid_out_22", 0 0, v0x7fb009a3d300_0;  1 drivers
v0x7fb009a3dd00_0 .net "psum_11", 15 0, v0x7fb009a2a130_0;  1 drivers
v0x7fb009a3de10_0 .net "psum_12", 15 0, v0x7fb009a30700_0;  1 drivers
v0x7fb009a3dfa0_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
v0x7fb009a3e030_0 .net "sys_data_in_11", 15 0, v0x7fb009a14ee0_0;  alias, 1 drivers
v0x7fb009a3e0c0_0 .net "sys_data_in_12", 15 0, v0x7fb009a15fb0_0;  alias, 1 drivers
v0x7fb009a3e150_0 .net "sys_data_out_21", 15 0, v0x7fb009a36db0_0;  alias, 1 drivers
v0x7fb009a3e260_0 .net "sys_data_out_22", 15 0, v0x7fb009a3d420_0;  alias, 1 drivers
v0x7fb009a3e370_0 .net "sys_start", 0 0, v0x7fb009a15200_0;  alias, 1 drivers
v0x7fb009a3e400_0 .net "sys_temp_weight_11", 15 0, o0x7faff000ac48;  alias, 0 drivers
v0x7fb009a3e490_0 .net "sys_temp_weight_12", 15 0, o0x7faff000b878;  alias, 0 drivers
v0x7fb009a3e620_0 .net "sys_temp_weight_21", 15 0, o0x7faff000c478;  alias, 0 drivers
v0x7fb009a3e6b0_0 .net "sys_temp_weight_22", 15 0, o0x7faff000d048;  alias, 0 drivers
v0x7fb009a3e740_0 .net "sys_valid_load_weights", 0 0, o0x7faff000abb8;  alias, 0 drivers
v0x7fb009a3e7d0_0 .net "sys_valid_out_21", 0 0, L_0x7fb009a044e0;  alias, 1 drivers
v0x7fb009a3e860_0 .net "sys_valid_out_22", 0 0, L_0x7fb009a402b0;  alias, 1 drivers
L_0x7faff8008008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb009a3e8f0_0 .net "zero_wire_inputs", 15 0, L_0x7faff8008008;  1 drivers
L_0x7faff8008050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7faff000b7e8 .resolv tri, v0x7fb009a302c0_0, v0x7fb009a3d000_0, L_0x7faff8008050;
v0x7fb009a3e980_0 .net8 "zero_wire_outputs", 15 0, RS_0x7faff000b7e8;  3 drivers
S_0x7fb009a23f00 .scope module, "pe11" "pe" 8 51, 9 4 0, S_0x7fb009a23b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fb009a1f300 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fb009a29b40_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a29be0_0 .net/s "input_in", 15 0, v0x7fb009a14ee0_0;  alias, 1 drivers
v0x7fb009a29cc0_0 .var/s "input_out", 15 0;
v0x7fb009a29d50_0 .net "load_weight", 0 0, o0x7faff000abb8;  alias, 0 drivers
v0x7fb009a29de0_0 .net/s "mult_out", 15 0, L_0x7fb009a40650;  1 drivers
v0x7fb009a29f40_0 .net "pe_valid_in", 0 0, v0x7fb009a15200_0;  alias, 1 drivers
v0x7fb009a29fd0_0 .var "pe_valid_out", 0 0;
v0x7fb009a2a060_0 .net/s "psum_in", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a2a130_0 .var/s "psum_out", 15 0;
v0x7fb009a2a240_0 .net/s "psum_reg", 15 0, L_0x7fb009a40bd0;  1 drivers
v0x7fb009a2a2d0_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
v0x7fb009a2a360_0 .net/s "weight", 15 0, o0x7faff000ac48;  alias, 0 drivers
v0x7fb009a2a400_0 .var/s "weight_reg", 15 0;
E_0x7fb009a242e0 .event posedge, v0x7fb009a15450_0, v0x7fb009a152a0_0;
S_0x7fb009a24320 .scope module, "adder" "fxp_add" 9 37, 6 110 0, S_0x7fb009a23f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a244f0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a24530 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a24570 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a245b0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a245f0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a24630 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a24670 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a246b0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a246f0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a24730 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a24770 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a27840_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a406f0;  1 drivers
v0x7fb009a27900_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a407f0;  1 drivers
v0x7fb009a279a0_0 .net "ina", 15 0, L_0x7fb009a40650;  alias, 1 drivers
v0x7fb009a27a70_0 .net "inaz", 15 0, L_0x7fb009a40a50;  1 drivers
v0x7fb009a27b20_0 .net "inb", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a27bf0_0 .net "inbz", 15 0, L_0x7fb009a40af0;  1 drivers
v0x7fb009a27ca0_0 .net "out", 15 0, L_0x7fb009a40bd0;  alias, 1 drivers
v0x7fb009a27d50_0 .net "overflow", 0 0, v0x7fb009a27770_0;  1 drivers
v0x7fb009a27e00_0 .net/s "res", 16 0, L_0x7fb009a408d0;  1 drivers
L_0x7fb009a406f0 .extend/s 17, L_0x7fb009a40a50;
L_0x7fb009a407f0 .extend/s 17, L_0x7fb009a40af0;
L_0x7fb009a408d0 .arith/sum 17, L_0x7fb009a406f0, L_0x7fb009a407f0;
S_0x7fb009a24c70 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a24320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a24e40 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a24e80 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a24ec0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a24f00 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a24f40 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a255b0_0 .net "in", 15 0, L_0x7fb009a40650;  alias, 1 drivers
v0x7fb009a25640_0 .var "ini", 7 0;
v0x7fb009a256e0_0 .var "inr", 15 0;
v0x7fb009a257a0_0 .net "out", 15 0, L_0x7fb009a40a50;  alias, 1 drivers
v0x7fb009a25850_0 .var "outf", 7 0;
v0x7fb009a25940_0 .var "outi", 7 0;
v0x7fb009a259f0_0 .var "overflow", 0 0;
L_0x7fb009a40a50 .concat [ 8 8 0 0], v0x7fb009a25850_0, v0x7fb009a25940_0;
S_0x7fb009a251d0 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a24c70;
 .timescale -9 -12;
E_0x7fb009a25390 .event edge, v0x7fb009a256e0_0, v0x7fb009a25640_0;
S_0x7fb009a253e0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a24c70;
 .timescale -9 -12;
E_0x7fb009a24fc0 .event edge, v0x7fb009a255b0_0;
S_0x7fb009a25ac0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a24320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a25c90 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a25cd0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a25d10 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a25d50 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a25d90 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a26460_0 .net "in", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a264f0_0 .var "ini", 7 0;
v0x7fb009a26590_0 .var "inr", 15 0;
v0x7fb009a26650_0 .net "out", 15 0, L_0x7fb009a40af0;  alias, 1 drivers
v0x7fb009a26700_0 .var "outf", 7 0;
v0x7fb009a267f0_0 .var "outi", 7 0;
v0x7fb009a268a0_0 .var "overflow", 0 0;
L_0x7fb009a40af0 .concat [ 8 8 0 0], v0x7fb009a26700_0, v0x7fb009a267f0_0;
S_0x7fb009a26080 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a25ac0;
 .timescale -9 -12;
E_0x7fb009a26240 .event edge, v0x7fb009a26590_0, v0x7fb009a264f0_0;
S_0x7fb009a26290 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a25ac0;
 .timescale -9 -12;
E_0x7fb009a25e10 .event edge, v0x7fb009a26460_0;
S_0x7fb009a26970 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a24320;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a26b30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a26b70 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a26bb0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a26bf0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a26c30 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a27330_0 .net "in", 16 0, L_0x7fb009a408d0;  alias, 1 drivers
v0x7fb009a273c0_0 .var "ini", 8 0;
v0x7fb009a27460_0 .var "inr", 16 0;
v0x7fb009a27520_0 .net "out", 15 0, L_0x7fb009a40bd0;  alias, 1 drivers
v0x7fb009a275d0_0 .var "outf", 7 0;
v0x7fb009a276c0_0 .var "outi", 7 0;
v0x7fb009a27770_0 .var "overflow", 0 0;
L_0x7fb009a40bd0 .concat [ 8 8 0 0], v0x7fb009a275d0_0, v0x7fb009a276c0_0;
S_0x7fb009a26f80 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a26970;
 .timescale -9 -12;
E_0x7fb009a26e50 .event edge, v0x7fb009a27330_0;
S_0x7fb009a27160 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a26970;
 .timescale -9 -12;
E_0x7fb009a26eb0 .event edge, v0x7fb009a27460_0, v0x7fb009a273c0_0;
S_0x7fb009a27f30 .scope module, "mult" "fxp_mul" 9 30, 6 278 0, S_0x7fb009a23f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a280f0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a28130 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a28170 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a281b0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a281f0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a28230 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a28270 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a282b0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a282f0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a29610_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a40370;  1 drivers
v0x7fb009a296d0_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a40410;  1 drivers
v0x7fb009a29770_0 .net "ina", 15 0, v0x7fb009a14ee0_0;  alias, 1 drivers
v0x7fb009a29840_0 .net "inb", 15 0, v0x7fb009a2a400_0;  1 drivers
v0x7fb009a298d0_0 .net "out", 15 0, L_0x7fb009a40650;  alias, 1 drivers
v0x7fb009a299b0_0 .net "overflow", 0 0, v0x7fb009a29540_0;  1 drivers
v0x7fb009a29a40_0 .net/s "res", 31 0, L_0x7fb009a404f0;  1 drivers
L_0x7fb009a40370 .extend/s 32, v0x7fb009a14ee0_0;
L_0x7fb009a40410 .extend/s 32, v0x7fb009a2a400_0;
L_0x7fb009a404f0 .arith/mult 32, L_0x7fb009a40370, L_0x7fb009a40410;
S_0x7fb009a287b0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a27f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a28970 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a289b0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a289f0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a28a30 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a28a70 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a290f0_0 .net "in", 31 0, L_0x7fb009a404f0;  alias, 1 drivers
v0x7fb009a29180_0 .var "ini", 15 0;
v0x7fb009a29220_0 .var "inr", 23 0;
v0x7fb009a292e0_0 .net "out", 15 0, L_0x7fb009a40650;  alias, 1 drivers
v0x7fb009a293c0_0 .var "outf", 7 0;
v0x7fb009a29490_0 .var "outi", 7 0;
v0x7fb009a29540_0 .var "overflow", 0 0;
L_0x7fb009a40650 .concat [ 8 8 0 0], v0x7fb009a293c0_0, v0x7fb009a29490_0;
S_0x7fb009a28d30 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a287b0;
 .timescale -9 -12;
E_0x7fb009a28ef0 .event edge, v0x7fb009a290f0_0, v0x7fb009a29220_0;
S_0x7fb009a28f20 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a287b0;
 .timescale -9 -12;
E_0x7fb009a28c60 .event edge, v0x7fb009a29220_0, v0x7fb009a29180_0;
S_0x7fb009a2a580 .scope module, "pe12" "pe" 8 66, 9 4 0, S_0x7fb009a23b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fb009a2a700 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fb009a30140_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a301e0_0 .net/s "input_in", 15 0, v0x7fb009a29cc0_0;  alias, 1 drivers
v0x7fb009a302c0_0 .var/s "input_out", 15 0;
v0x7fb009a30350_0 .net "load_weight", 0 0, o0x7faff000abb8;  alias, 0 drivers
v0x7fb009a30400_0 .net/s "mult_out", 15 0, L_0x7fb009a41030;  1 drivers
v0x7fb009a30550_0 .net "pe_valid_in", 0 0, v0x7fb009a29fd0_0;  alias, 1 drivers
v0x7fb009a305e0_0 .var "pe_valid_out", 0 0;
v0x7fb009a30670_0 .net/s "psum_in", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a30700_0 .var/s "psum_out", 15 0;
v0x7fb009a30810_0 .net/s "psum_reg", 15 0, L_0x7fb009a415b0;  1 drivers
v0x7fb009a308a0_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
v0x7fb009a30930_0 .net/s "weight", 15 0, o0x7faff000b878;  alias, 0 drivers
v0x7fb009a309d0_0 .var/s "weight_reg", 15 0;
S_0x7fb009a2a960 .scope module, "adder" "fxp_add" 9 37, 6 110 0, S_0x7fb009a2a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a2ab20 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a2ab60 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a2aba0 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a2abe0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ac20 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ac60 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a2aca0 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ace0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ad20 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ad60 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a2ada0 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a2de10_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a410d0;  1 drivers
v0x7fb009a2ded0_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a411d0;  1 drivers
v0x7fb009a2df70_0 .net "ina", 15 0, L_0x7fb009a41030;  alias, 1 drivers
v0x7fb009a2e040_0 .net "inaz", 15 0, L_0x7fb009a41430;  1 drivers
v0x7fb009a2e0f0_0 .net "inb", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a2e240_0 .net "inbz", 15 0, L_0x7fb009a414d0;  1 drivers
v0x7fb009a2e2d0_0 .net "out", 15 0, L_0x7fb009a415b0;  alias, 1 drivers
v0x7fb009a2e360_0 .net "overflow", 0 0, v0x7fb009a2dd40_0;  1 drivers
v0x7fb009a2e3f0_0 .net/s "res", 16 0, L_0x7fb009a412b0;  1 drivers
L_0x7fb009a410d0 .extend/s 17, L_0x7fb009a41430;
L_0x7fb009a411d0 .extend/s 17, L_0x7fb009a414d0;
L_0x7fb009a412b0 .arith/sum 17, L_0x7fb009a410d0, L_0x7fb009a411d0;
S_0x7fb009a2b2a0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a2a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a2b470 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a2b4b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a2b4f0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a2b530 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a2b570 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a2bbe0_0 .net "in", 15 0, L_0x7fb009a41030;  alias, 1 drivers
v0x7fb009a2bc70_0 .var "ini", 7 0;
v0x7fb009a2bd10_0 .var "inr", 15 0;
v0x7fb009a2bdd0_0 .net "out", 15 0, L_0x7fb009a41430;  alias, 1 drivers
v0x7fb009a2be80_0 .var "outf", 7 0;
v0x7fb009a2bf70_0 .var "outi", 7 0;
v0x7fb009a2c020_0 .var "overflow", 0 0;
L_0x7fb009a41430 .concat [ 8 8 0 0], v0x7fb009a2be80_0, v0x7fb009a2bf70_0;
S_0x7fb009a2b800 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a2b2a0;
 .timescale -9 -12;
E_0x7fb009a2b9c0 .event edge, v0x7fb009a2bd10_0, v0x7fb009a2bc70_0;
S_0x7fb009a2ba10 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a2b2a0;
 .timescale -9 -12;
E_0x7fb009a2b5f0 .event edge, v0x7fb009a2bbe0_0;
S_0x7fb009a2c0f0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a2a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a2c2c0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a2c300 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a2c340 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a2c380 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a2c3c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a2ca90_0 .net "in", 15 0, L_0x7faff8008008;  alias, 1 drivers
v0x7fb009a2cb20_0 .var "ini", 7 0;
v0x7fb009a2cbb0_0 .var "inr", 15 0;
v0x7fb009a2cc40_0 .net "out", 15 0, L_0x7fb009a414d0;  alias, 1 drivers
v0x7fb009a2ccd0_0 .var "outf", 7 0;
v0x7fb009a2cdc0_0 .var "outi", 7 0;
v0x7fb009a2ce70_0 .var "overflow", 0 0;
L_0x7fb009a414d0 .concat [ 8 8 0 0], v0x7fb009a2ccd0_0, v0x7fb009a2cdc0_0;
S_0x7fb009a2c6b0 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a2c0f0;
 .timescale -9 -12;
E_0x7fb009a2c870 .event edge, v0x7fb009a2cbb0_0, v0x7fb009a2cb20_0;
S_0x7fb009a2c8c0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a2c0f0;
 .timescale -9 -12;
S_0x7fb009a2cf40 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a2a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a2d100 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a2d140 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a2d180 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a2d1c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a2d200 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a2d900_0 .net "in", 16 0, L_0x7fb009a412b0;  alias, 1 drivers
v0x7fb009a2d990_0 .var "ini", 8 0;
v0x7fb009a2da30_0 .var "inr", 16 0;
v0x7fb009a2daf0_0 .net "out", 15 0, L_0x7fb009a415b0;  alias, 1 drivers
v0x7fb009a2dba0_0 .var "outf", 7 0;
v0x7fb009a2dc90_0 .var "outi", 7 0;
v0x7fb009a2dd40_0 .var "overflow", 0 0;
L_0x7fb009a415b0 .concat [ 8 8 0 0], v0x7fb009a2dba0_0, v0x7fb009a2dc90_0;
S_0x7fb009a2d550 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a2cf40;
 .timescale -9 -12;
E_0x7fb009a2d420 .event edge, v0x7fb009a2d900_0;
S_0x7fb009a2d730 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a2cf40;
 .timescale -9 -12;
E_0x7fb009a2d480 .event edge, v0x7fb009a2da30_0, v0x7fb009a2d990_0;
S_0x7fb009a2e520 .scope module, "mult" "fxp_mul" 9 30, 6 278 0, S_0x7fb009a2a580;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a2e6f0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a2e730 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e770 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e7b0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e7f0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e830 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e870 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a2e8b0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a2e8f0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a2fc10_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a40cd0;  1 drivers
v0x7fb009a2fcd0_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a40e10;  1 drivers
v0x7fb009a2fd70_0 .net "ina", 15 0, v0x7fb009a29cc0_0;  alias, 1 drivers
v0x7fb009a2fe40_0 .net "inb", 15 0, v0x7fb009a309d0_0;  1 drivers
v0x7fb009a2fed0_0 .net "out", 15 0, L_0x7fb009a41030;  alias, 1 drivers
v0x7fb009a2ffb0_0 .net "overflow", 0 0, v0x7fb009a2fb40_0;  1 drivers
v0x7fb009a30040_0 .net/s "res", 31 0, L_0x7fb009a40ed0;  1 drivers
L_0x7fb009a40cd0 .extend/s 32, v0x7fb009a29cc0_0;
L_0x7fb009a40e10 .extend/s 32, v0x7fb009a309d0_0;
L_0x7fb009a40ed0 .arith/mult 32, L_0x7fb009a40cd0, L_0x7fb009a40e10;
S_0x7fb009a2edb0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a2e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a2ef70 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a2efb0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a2eff0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a2f030 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a2f070 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a2f6f0_0 .net "in", 31 0, L_0x7fb009a40ed0;  alias, 1 drivers
v0x7fb009a2f780_0 .var "ini", 15 0;
v0x7fb009a2f820_0 .var "inr", 23 0;
v0x7fb009a2f8e0_0 .net "out", 15 0, L_0x7fb009a41030;  alias, 1 drivers
v0x7fb009a2f9c0_0 .var "outf", 7 0;
v0x7fb009a2fa90_0 .var "outi", 7 0;
v0x7fb009a2fb40_0 .var "overflow", 0 0;
L_0x7fb009a41030 .concat [ 8 8 0 0], v0x7fb009a2f9c0_0, v0x7fb009a2fa90_0;
S_0x7fb009a2f330 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a2edb0;
 .timescale -9 -12;
E_0x7fb009a2f4f0 .event edge, v0x7fb009a2f6f0_0, v0x7fb009a2f820_0;
S_0x7fb009a2f520 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a2edb0;
 .timescale -9 -12;
E_0x7fb009a2f260 .event edge, v0x7fb009a2f820_0, v0x7fb009a2f780_0;
S_0x7fb009a30b50 .scope module, "pe21" "pe" 8 82, 9 4 0, S_0x7fb009a23b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fb009a30ce0 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fb009a36760_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a36900_0 .net/s "input_in", 15 0, v0x7fb009a15fb0_0;  alias, 1 drivers
v0x7fb009a36990_0 .var/s "input_out", 15 0;
v0x7fb009a36a20_0 .net "load_weight", 0 0, o0x7faff000abb8;  alias, 0 drivers
v0x7fb009a36ab0_0 .net/s "mult_out", 15 0, L_0x7fb009a419d0;  1 drivers
v0x7fb009a36c00_0 .net "pe_valid_in", 0 0, v0x7fb009a29fd0_0;  alias, 1 drivers
v0x7fb009a36c90_0 .var "pe_valid_out", 0 0;
v0x7fb009a36d20_0 .net/s "psum_in", 15 0, v0x7fb009a2a130_0;  alias, 1 drivers
v0x7fb009a36db0_0 .var/s "psum_out", 15 0;
v0x7fb009a36ec0_0 .net/s "psum_reg", 15 0, L_0x7fb009a41f50;  1 drivers
v0x7fb009a36f50_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
v0x7fb009a370e0_0 .net/s "weight", 15 0, o0x7faff000c478;  alias, 0 drivers
v0x7fb009a37170_0 .var/s "weight_reg", 15 0;
S_0x7fb009a30f40 .scope module, "adder" "fxp_add" 9 37, 6 110 0, S_0x7fb009a30b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a31100 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a31140 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a31180 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a311c0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a31200 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a31240 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a31280 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a312c0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a31300 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a31340 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a31380 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a34450_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a41a70;  1 drivers
v0x7fb009a34510_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a41b70;  1 drivers
v0x7fb009a345b0_0 .net "ina", 15 0, L_0x7fb009a419d0;  alias, 1 drivers
v0x7fb009a34680_0 .net "inaz", 15 0, L_0x7fb009a41dd0;  1 drivers
v0x7fb009a34730_0 .net "inb", 15 0, v0x7fb009a2a130_0;  alias, 1 drivers
v0x7fb009a34840_0 .net "inbz", 15 0, L_0x7fb009a41e70;  1 drivers
v0x7fb009a348d0_0 .net "out", 15 0, L_0x7fb009a41f50;  alias, 1 drivers
v0x7fb009a34960_0 .net "overflow", 0 0, v0x7fb009a34380_0;  1 drivers
v0x7fb009a34a10_0 .net/s "res", 16 0, L_0x7fb009a41c50;  1 drivers
L_0x7fb009a41a70 .extend/s 17, L_0x7fb009a41dd0;
L_0x7fb009a41b70 .extend/s 17, L_0x7fb009a41e70;
L_0x7fb009a41c50 .arith/sum 17, L_0x7fb009a41a70, L_0x7fb009a41b70;
S_0x7fb009a31880 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a30f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a31a50 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a31a90 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a31ad0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a31b10 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a31b50 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a321c0_0 .net "in", 15 0, L_0x7fb009a419d0;  alias, 1 drivers
v0x7fb009a32250_0 .var "ini", 7 0;
v0x7fb009a322f0_0 .var "inr", 15 0;
v0x7fb009a323b0_0 .net "out", 15 0, L_0x7fb009a41dd0;  alias, 1 drivers
v0x7fb009a32460_0 .var "outf", 7 0;
v0x7fb009a32550_0 .var "outi", 7 0;
v0x7fb009a32600_0 .var "overflow", 0 0;
L_0x7fb009a41dd0 .concat [ 8 8 0 0], v0x7fb009a32460_0, v0x7fb009a32550_0;
S_0x7fb009a31de0 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a31880;
 .timescale -9 -12;
E_0x7fb009a31fa0 .event edge, v0x7fb009a322f0_0, v0x7fb009a32250_0;
S_0x7fb009a31ff0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a31880;
 .timescale -9 -12;
E_0x7fb009a31bd0 .event edge, v0x7fb009a321c0_0;
S_0x7fb009a326d0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a30f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a328a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a328e0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a32920 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a32960 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a329a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a33070_0 .net "in", 15 0, v0x7fb009a2a130_0;  alias, 1 drivers
v0x7fb009a33100_0 .var "ini", 7 0;
v0x7fb009a331a0_0 .var "inr", 15 0;
v0x7fb009a33260_0 .net "out", 15 0, L_0x7fb009a41e70;  alias, 1 drivers
v0x7fb009a33310_0 .var "outf", 7 0;
v0x7fb009a33400_0 .var "outi", 7 0;
v0x7fb009a334b0_0 .var "overflow", 0 0;
L_0x7fb009a41e70 .concat [ 8 8 0 0], v0x7fb009a33310_0, v0x7fb009a33400_0;
S_0x7fb009a32c90 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a326d0;
 .timescale -9 -12;
E_0x7fb009a32e50 .event edge, v0x7fb009a331a0_0, v0x7fb009a33100_0;
S_0x7fb009a32ea0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a326d0;
 .timescale -9 -12;
E_0x7fb009a32a20 .event edge, v0x7fb009a2a130_0;
S_0x7fb009a33580 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a30f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a33740 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a33780 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a337c0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a33800 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a33840 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a33f40_0 .net "in", 16 0, L_0x7fb009a41c50;  alias, 1 drivers
v0x7fb009a33fd0_0 .var "ini", 8 0;
v0x7fb009a34070_0 .var "inr", 16 0;
v0x7fb009a34130_0 .net "out", 15 0, L_0x7fb009a41f50;  alias, 1 drivers
v0x7fb009a341e0_0 .var "outf", 7 0;
v0x7fb009a342d0_0 .var "outi", 7 0;
v0x7fb009a34380_0 .var "overflow", 0 0;
L_0x7fb009a41f50 .concat [ 8 8 0 0], v0x7fb009a341e0_0, v0x7fb009a342d0_0;
S_0x7fb009a33b90 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a33580;
 .timescale -9 -12;
E_0x7fb009a33a60 .event edge, v0x7fb009a33f40_0;
S_0x7fb009a33d70 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a33580;
 .timescale -9 -12;
E_0x7fb009a33ac0 .event edge, v0x7fb009a34070_0, v0x7fb009a33fd0_0;
S_0x7fb009a34b40 .scope module, "mult" "fxp_mul" 9 30, 6 278 0, S_0x7fb009a30b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a34d10 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a34d50 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a34d90 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a34dd0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a34e10 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a34e50 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a34e90 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a34ed0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a34f10 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a36230_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a416b0;  1 drivers
v0x7fb009a362f0_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a41770;  1 drivers
v0x7fb009a36390_0 .net "ina", 15 0, v0x7fb009a15fb0_0;  alias, 1 drivers
v0x7fb009a36460_0 .net "inb", 15 0, v0x7fb009a37170_0;  1 drivers
v0x7fb009a364f0_0 .net "out", 15 0, L_0x7fb009a419d0;  alias, 1 drivers
v0x7fb009a365d0_0 .net "overflow", 0 0, v0x7fb009a36160_0;  1 drivers
v0x7fb009a36660_0 .net/s "res", 31 0, L_0x7fb009a41870;  1 drivers
L_0x7fb009a416b0 .extend/s 32, v0x7fb009a15fb0_0;
L_0x7fb009a41770 .extend/s 32, v0x7fb009a37170_0;
L_0x7fb009a41870 .arith/mult 32, L_0x7fb009a416b0, L_0x7fb009a41770;
S_0x7fb009a353d0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a34b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a35590 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a355d0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a35610 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a35650 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a35690 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a35d10_0 .net "in", 31 0, L_0x7fb009a41870;  alias, 1 drivers
v0x7fb009a35da0_0 .var "ini", 15 0;
v0x7fb009a35e40_0 .var "inr", 23 0;
v0x7fb009a35f00_0 .net "out", 15 0, L_0x7fb009a419d0;  alias, 1 drivers
v0x7fb009a35fe0_0 .var "outf", 7 0;
v0x7fb009a360b0_0 .var "outi", 7 0;
v0x7fb009a36160_0 .var "overflow", 0 0;
L_0x7fb009a419d0 .concat [ 8 8 0 0], v0x7fb009a35fe0_0, v0x7fb009a360b0_0;
S_0x7fb009a35950 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a353d0;
 .timescale -9 -12;
E_0x7fb009a35b10 .event edge, v0x7fb009a35d10_0, v0x7fb009a35e40_0;
S_0x7fb009a35b40 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a353d0;
 .timescale -9 -12;
E_0x7fb009a35880 .event edge, v0x7fb009a35e40_0, v0x7fb009a35da0_0;
S_0x7fb009a37280 .scope module, "pe22" "pe" 8 98, 9 4 0, S_0x7fb009a23b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x7fb009a373f0 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x7fb009a3ce80_0 .net "clk", 0 0, o0x7faff00081e8;  alias, 0 drivers
v0x7fb009a3cf20_0 .net/s "input_in", 15 0, v0x7fb009a36990_0;  alias, 1 drivers
v0x7fb009a3d000_0 .var/s "input_out", 15 0;
v0x7fb009a3d090_0 .net "load_weight", 0 0, o0x7faff000abb8;  alias, 0 drivers
v0x7fb009a3d120_0 .net/s "mult_out", 15 0, L_0x7fb009a423b0;  1 drivers
v0x7fb009a3d270_0 .net "pe_valid_in", 0 0, v0x7fb009a305e0_0;  alias, 1 drivers
v0x7fb009a3d300_0 .var "pe_valid_out", 0 0;
v0x7fb009a3d390_0 .net/s "psum_in", 15 0, v0x7fb009a30700_0;  alias, 1 drivers
v0x7fb009a3d420_0 .var/s "psum_out", 15 0;
v0x7fb009a3d530_0 .net/s "psum_reg", 15 0, L_0x7fb009a42930;  1 drivers
v0x7fb009a3d5c0_0 .net "rst", 0 0, o0x7faff0008248;  alias, 0 drivers
v0x7fb009a3d650_0 .net/s "weight", 15 0, o0x7faff000d048;  alias, 0 drivers
v0x7fb009a3d6f0_0 .var/s "weight_reg", 15 0;
S_0x7fb009a37650 .scope module, "adder" "fxp_add" 9 37, 6 110 0, S_0x7fb009a37280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a37820 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x7fb009a37860 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x7fb009a378a0 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x7fb009a378e0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x7fb009a37920 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x7fb009a37960 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x7fb009a379a0 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x7fb009a379e0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x7fb009a37a20 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x7fb009a37a60 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x7fb009a37aa0 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x7fb009a3ab70_0 .net/s *"_ivl_0", 16 0, L_0x7fb009a42450;  1 drivers
v0x7fb009a3ac30_0 .net/s *"_ivl_2", 16 0, L_0x7fb009a42550;  1 drivers
v0x7fb009a3acd0_0 .net "ina", 15 0, L_0x7fb009a423b0;  alias, 1 drivers
v0x7fb009a3ada0_0 .net "inaz", 15 0, L_0x7fb009a427b0;  1 drivers
v0x7fb009a3ae50_0 .net "inb", 15 0, v0x7fb009a30700_0;  alias, 1 drivers
v0x7fb009a3af60_0 .net "inbz", 15 0, L_0x7fb009a42850;  1 drivers
v0x7fb009a3aff0_0 .net "out", 15 0, L_0x7fb009a42930;  alias, 1 drivers
v0x7fb009a3b080_0 .net "overflow", 0 0, v0x7fb009a3aaa0_0;  1 drivers
v0x7fb009a3b130_0 .net/s "res", 16 0, L_0x7fb009a42630;  1 drivers
L_0x7fb009a42450 .extend/s 17, L_0x7fb009a427b0;
L_0x7fb009a42550 .extend/s 17, L_0x7fb009a42850;
L_0x7fb009a42630 .arith/sum 17, L_0x7fb009a42450, L_0x7fb009a42550;
S_0x7fb009a37fa0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x7fb009a37650;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a38170 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a381b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a381f0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a38230 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a38270 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a388e0_0 .net "in", 15 0, L_0x7fb009a423b0;  alias, 1 drivers
v0x7fb009a38970_0 .var "ini", 7 0;
v0x7fb009a38a10_0 .var "inr", 15 0;
v0x7fb009a38ad0_0 .net "out", 15 0, L_0x7fb009a427b0;  alias, 1 drivers
v0x7fb009a38b80_0 .var "outf", 7 0;
v0x7fb009a38c70_0 .var "outi", 7 0;
v0x7fb009a38d20_0 .var "overflow", 0 0;
L_0x7fb009a427b0 .concat [ 8 8 0 0], v0x7fb009a38b80_0, v0x7fb009a38c70_0;
S_0x7fb009a38500 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a37fa0;
 .timescale -9 -12;
E_0x7fb009a386c0 .event edge, v0x7fb009a38a10_0, v0x7fb009a38970_0;
S_0x7fb009a38710 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a37fa0;
 .timescale -9 -12;
E_0x7fb009a382f0 .event edge, v0x7fb009a388e0_0;
S_0x7fb009a38df0 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x7fb009a37650;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a38fc0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x7fb009a39000 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a39040 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x7fb009a39080 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a390c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a39790_0 .net "in", 15 0, v0x7fb009a30700_0;  alias, 1 drivers
v0x7fb009a39820_0 .var "ini", 7 0;
v0x7fb009a398c0_0 .var "inr", 15 0;
v0x7fb009a39980_0 .net "out", 15 0, L_0x7fb009a42850;  alias, 1 drivers
v0x7fb009a39a30_0 .var "outf", 7 0;
v0x7fb009a39b20_0 .var "outi", 7 0;
v0x7fb009a39bd0_0 .var "overflow", 0 0;
L_0x7fb009a42850 .concat [ 8 8 0 0], v0x7fb009a39a30_0, v0x7fb009a39b20_0;
S_0x7fb009a393b0 .scope generate, "genblk10" "genblk10" 6 65, 6 65 0, S_0x7fb009a38df0;
 .timescale -9 -12;
E_0x7fb009a39570 .event edge, v0x7fb009a398c0_0, v0x7fb009a39820_0;
S_0x7fb009a395c0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a38df0;
 .timescale -9 -12;
E_0x7fb009a39140 .event edge, v0x7fb009a30700_0;
S_0x7fb009a39ca0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x7fb009a37650;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a39e60 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a39ea0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x7fb009a39ee0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x7fb009a39f20 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a39f60 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a3a660_0 .net "in", 16 0, L_0x7fb009a42630;  alias, 1 drivers
v0x7fb009a3a6f0_0 .var "ini", 8 0;
v0x7fb009a3a790_0 .var "inr", 16 0;
v0x7fb009a3a850_0 .net "out", 15 0, L_0x7fb009a42930;  alias, 1 drivers
v0x7fb009a3a900_0 .var "outf", 7 0;
v0x7fb009a3a9f0_0 .var "outi", 7 0;
v0x7fb009a3aaa0_0 .var "overflow", 0 0;
L_0x7fb009a42930 .concat [ 8 8 0 0], v0x7fb009a3a900_0, v0x7fb009a3a9f0_0;
S_0x7fb009a3a2b0 .scope generate, "genblk7" "genblk7" 6 55, 6 55 0, S_0x7fb009a39ca0;
 .timescale -9 -12;
E_0x7fb009a3a180 .event edge, v0x7fb009a3a660_0;
S_0x7fb009a3a490 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a39ca0;
 .timescale -9 -12;
E_0x7fb009a3a1e0 .event edge, v0x7fb009a3a790_0, v0x7fb009a3a6f0_0;
S_0x7fb009a3b260 .scope module, "mult" "fxp_mul" 9 30, 6 278 0, S_0x7fb009a37280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x7fb009a3b430 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x7fb009a3b470 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b4b0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b4f0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b530 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b570 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b5b0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x7fb009a3b5f0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x7fb009a3b630 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x7fb009a3c950_0 .net/s *"_ivl_0", 31 0, L_0x7fb009a42050;  1 drivers
v0x7fb009a3ca10_0 .net/s *"_ivl_2", 31 0, L_0x7fb009a42190;  1 drivers
v0x7fb009a3cab0_0 .net "ina", 15 0, v0x7fb009a36990_0;  alias, 1 drivers
v0x7fb009a3cb80_0 .net "inb", 15 0, v0x7fb009a3d6f0_0;  1 drivers
v0x7fb009a3cc10_0 .net "out", 15 0, L_0x7fb009a423b0;  alias, 1 drivers
v0x7fb009a3ccf0_0 .net "overflow", 0 0, v0x7fb009a3c880_0;  1 drivers
v0x7fb009a3cd80_0 .net/s "res", 31 0, L_0x7fb009a42250;  1 drivers
L_0x7fb009a42050 .extend/s 32, v0x7fb009a36990_0;
L_0x7fb009a42190 .extend/s 32, v0x7fb009a3d6f0_0;
L_0x7fb009a42250 .arith/mult 32, L_0x7fb009a42050, L_0x7fb009a42190;
S_0x7fb009a3baf0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x7fb009a3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x7fb009a3bcb0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x7fb009a3bcf0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x7fb009a3bd30 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x7fb009a3bd70 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x7fb009a3bdb0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x7fb009a3c430_0 .net "in", 31 0, L_0x7fb009a42250;  alias, 1 drivers
v0x7fb009a3c4c0_0 .var "ini", 15 0;
v0x7fb009a3c560_0 .var "inr", 23 0;
v0x7fb009a3c620_0 .net "out", 15 0, L_0x7fb009a423b0;  alias, 1 drivers
v0x7fb009a3c700_0 .var "outf", 7 0;
v0x7fb009a3c7d0_0 .var "outi", 7 0;
v0x7fb009a3c880_0 .var "overflow", 0 0;
L_0x7fb009a423b0 .concat [ 8 8 0 0], v0x7fb009a3c700_0, v0x7fb009a3c7d0_0;
S_0x7fb009a3c070 .scope generate, "genblk4" "genblk4" 6 44, 6 44 0, S_0x7fb009a3baf0;
 .timescale -9 -12;
E_0x7fb009a3c230 .event edge, v0x7fb009a3c430_0, v0x7fb009a3c560_0;
S_0x7fb009a3c260 .scope generate, "genblk9" "genblk9" 6 65, 6 65 0, S_0x7fb009a3baf0;
 .timescale -9 -12;
E_0x7fb009a3bfa0 .event edge, v0x7fb009a3c560_0, v0x7fb009a3c4c0_0;
S_0x7fb009a046e0 .scope module, "dump" "dump" 10 1;
 .timescale -9 -12;
    .scope S_0x7fb009a04860;
T_0 ;
    %wait E_0x7fb00993da90;
    %fork t_1, S_0x7fb00991a250;
    %jmp t_0;
    .scope S_0x7fb00991a250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb00992a8e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fb00992a8e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb009a14f70, v0x7fb00992a8e0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb00992a8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb00992a8e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x7fb009a04860;
t_0 %join;
    %load/vec4 v0x7fb009a15450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %fork t_3, S_0x7fb009a14af0;
    %jmp t_2;
    .scope S_0x7fb009a14af0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb009a14cc0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fb009a14cc0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fb009a14cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a14f70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb009a14cc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb009a14cc0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x7fb009a04860;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a14ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a15200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb009a150d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fb009a14e40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a14f70, 0, 4;
    %load/vec4 v0x7fb009a153b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fb009a15000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fb009a14d80_0;
    %ix/getv 3, v0x7fb009a153b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a14f70, 0, 4;
    %load/vec4 v0x7fb009a153b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fb009a15160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x7fb009a153b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a15200_0, 0;
    %load/vec4 v0x7fb009a153b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
    %pushi/vec4 1, 0, 33;
    %load/vec4 v0x7fb009a153b0_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x7fb009a14f70, 4;
    %assign/vec4 v0x7fb009a14ee0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a15200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a14ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb009a15160_0;
    %nor/r;
    %load/vec4 v0x7fb009a153b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a15200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a14ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a153b0_0, 0;
T_0.14 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb009a155d0;
T_1 ;
    %wait E_0x7fb00993da90;
    %fork t_5, S_0x7fb009a159b0;
    %jmp t_4;
    .scope S_0x7fb009a159b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb009a15b70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb009a15b70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb009a16060, v0x7fb009a15b70_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb009a15b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb009a15b70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x7fb009a155d0;
t_4 %join;
    %load/vec4 v0x7fb009a16570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %fork t_7, S_0x7fb009a15c30;
    %jmp t_6;
    .scope S_0x7fb009a15c30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb009a15e00_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x7fb009a15e00_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fb009a15e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a16060, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb009a15e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb009a15e00_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x7fb009a155d0;
t_6 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a15fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a16320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fb009a161f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fb009a15f20_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a16060, 0, 4;
    %load/vec4 v0x7fb009a164e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fb009a16110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fb009a15e90_0;
    %ix/getv 3, v0x7fb009a164e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb009a16060, 0, 4;
    %load/vec4 v0x7fb009a164e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fb009a16290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x7fb009a164e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a16320_0, 0;
    %load/vec4 v0x7fb009a164e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
    %pushi/vec4 1, 0, 33;
    %load/vec4 v0x7fb009a164e0_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x7fb009a16060, 4;
    %assign/vec4 v0x7fb009a15fb0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a16320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a15fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fb009a16290_0;
    %nor/r;
    %load/vec4 v0x7fb009a164e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a16320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a15fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb009a164e0_0, 0;
T_1.14 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb009a28d30;
T_2 ;
    %wait E_0x7fb009a28ef0;
    %load/vec4 v0x7fb009a290f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a29220_0, 0, 24;
    %load/vec4 v0x7fb009a290f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a29220_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a29220_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb009a29220_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a29220_0, 0, 24;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb009a28f20;
T_3 ;
    %wait E_0x7fb009a28c60;
    %load/vec4 v0x7fb009a29220_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a293c0_0, 0, 8;
    %store/vec4 v0x7fb009a29180_0, 0, 16;
    %load/vec4 v0x7fb009a29180_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a29180_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a29540_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a29490_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a29490_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a293c0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb009a29180_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a29180_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a29540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a29490_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a29490_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a293c0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a29540_0, 0, 1;
    %load/vec4 v0x7fb009a29180_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a29490_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb009a287b0;
T_4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a29220_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a29180_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a29490_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a293c0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x7fb009a287b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a29540_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fb009a253e0;
T_6 ;
    %wait E_0x7fb009a24fc0;
    %load/vec4 v0x7fb009a255b0_0;
    %store/vec4 v0x7fb009a256e0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb009a251d0;
T_7 ;
    %wait E_0x7fb009a25390;
    %load/vec4 v0x7fb009a256e0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a25850_0, 0, 8;
    %store/vec4 v0x7fb009a25640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a259f0_0, 0, 1;
    %load/vec4 v0x7fb009a25640_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x7fb009a25940_0, 0, 8;
    %load/vec4 v0x7fb009a25640_0;
    %store/vec4 v0x7fb009a25940_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb009a24c70;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a256e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a25640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a25940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a25850_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0x7fb009a24c70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a259f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fb009a26290;
T_10 ;
    %wait E_0x7fb009a25e10;
    %load/vec4 v0x7fb009a26460_0;
    %store/vec4 v0x7fb009a26590_0, 0, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb009a26080;
T_11 ;
    %wait E_0x7fb009a26240;
    %load/vec4 v0x7fb009a26590_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a26700_0, 0, 8;
    %store/vec4 v0x7fb009a264f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a268a0_0, 0, 1;
    %load/vec4 v0x7fb009a264f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x7fb009a267f0_0, 0, 8;
    %load/vec4 v0x7fb009a264f0_0;
    %store/vec4 v0x7fb009a267f0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb009a25ac0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a26590_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a264f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a267f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a26700_0, 0, 8;
    %end;
    .thread T_12, $init;
    .scope S_0x7fb009a25ac0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a268a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7fb009a26f80;
T_14 ;
    %wait E_0x7fb009a26e50;
    %load/vec4 v0x7fb009a27330_0;
    %store/vec4 v0x7fb009a27460_0, 0, 17;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb009a27160;
T_15 ;
    %wait E_0x7fb009a26eb0;
    %load/vec4 v0x7fb009a27460_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a275d0_0, 0, 8;
    %store/vec4 v0x7fb009a273c0_0, 0, 9;
    %load/vec4 v0x7fb009a273c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a273c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a27770_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a276c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a276c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a275d0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb009a273c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a273c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a27770_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a276c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a276c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a275d0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a27770_0, 0, 1;
    %load/vec4 v0x7fb009a273c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a276c0_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb009a26970;
T_16 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a27460_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a273c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a276c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a275d0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0x7fb009a26970;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a27770_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fb009a23f00;
T_18 ;
    %wait E_0x7fb009a242e0;
    %load/vec4 v0x7fb009a2a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a29cc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a2a130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a2a400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb009a29d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fb009a2a360_0;
    %assign/vec4 v0x7fb009a2a400_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fb009a29f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fb009a29be0_0;
    %assign/vec4 v0x7fb009a29cc0_0, 0;
    %load/vec4 v0x7fb009a2a240_0;
    %assign/vec4 v0x7fb009a2a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a29fd0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7fb009a29f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a29fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a2a130_0, 0;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb009a2f330;
T_19 ;
    %wait E_0x7fb009a2f4f0;
    %load/vec4 v0x7fb009a2f6f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a2f820_0, 0, 24;
    %load/vec4 v0x7fb009a2f6f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a2f820_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a2f820_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fb009a2f820_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a2f820_0, 0, 24;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb009a2f520;
T_20 ;
    %wait E_0x7fb009a2f260;
    %load/vec4 v0x7fb009a2f820_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a2f9c0_0, 0, 8;
    %store/vec4 v0x7fb009a2f780_0, 0, 16;
    %load/vec4 v0x7fb009a2f780_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a2f780_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a2fb40_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a2fa90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a2fa90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a2f9c0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fb009a2f780_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a2f780_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a2fb40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2fa90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a2fa90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2f9c0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2fb40_0, 0, 1;
    %load/vec4 v0x7fb009a2f780_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a2fa90_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb009a2edb0;
T_21 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a2f820_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a2f780_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2fa90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2f9c0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0x7fb009a2edb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2fb40_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fb009a2ba10;
T_23 ;
    %wait E_0x7fb009a2b5f0;
    %load/vec4 v0x7fb009a2bbe0_0;
    %store/vec4 v0x7fb009a2bd10_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb009a2b800;
T_24 ;
    %wait E_0x7fb009a2b9c0;
    %load/vec4 v0x7fb009a2bd10_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a2be80_0, 0, 8;
    %store/vec4 v0x7fb009a2bc70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2c020_0, 0, 1;
    %load/vec4 v0x7fb009a2bc70_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7fb009a2bf70_0, 0, 8;
    %load/vec4 v0x7fb009a2bc70_0;
    %store/vec4 v0x7fb009a2bf70_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fb009a2b2a0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a2bd10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2bc70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2bf70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2be80_0, 0, 8;
    %end;
    .thread T_25, $init;
    .scope S_0x7fb009a2b2a0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2c020_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fb009a2c8c0;
T_27 ;
    %wait E_0x7fb009a25e10;
    %load/vec4 v0x7fb009a2ca90_0;
    %store/vec4 v0x7fb009a2cbb0_0, 0, 16;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fb009a2c6b0;
T_28 ;
    %wait E_0x7fb009a2c870;
    %load/vec4 v0x7fb009a2cbb0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a2ccd0_0, 0, 8;
    %store/vec4 v0x7fb009a2cb20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2ce70_0, 0, 1;
    %load/vec4 v0x7fb009a2cb20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x7fb009a2cdc0_0, 0, 8;
    %load/vec4 v0x7fb009a2cb20_0;
    %store/vec4 v0x7fb009a2cdc0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fb009a2c0f0;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a2cbb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2cb20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2cdc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2ccd0_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0x7fb009a2c0f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2ce70_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7fb009a2d550;
T_31 ;
    %wait E_0x7fb009a2d420;
    %load/vec4 v0x7fb009a2d900_0;
    %store/vec4 v0x7fb009a2da30_0, 0, 17;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fb009a2d730;
T_32 ;
    %wait E_0x7fb009a2d480;
    %load/vec4 v0x7fb009a2da30_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a2dba0_0, 0, 8;
    %store/vec4 v0x7fb009a2d990_0, 0, 9;
    %load/vec4 v0x7fb009a2d990_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a2d990_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a2dd40_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a2dc90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a2dc90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a2dba0_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fb009a2d990_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a2d990_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a2dd40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2dc90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a2dc90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2dba0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2dd40_0, 0, 1;
    %load/vec4 v0x7fb009a2d990_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a2dc90_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fb009a2cf40;
T_33 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a2da30_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a2d990_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2dc90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a2dba0_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0x7fb009a2cf40;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a2dd40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7fb009a2a580;
T_35 ;
    %wait E_0x7fb009a242e0;
    %load/vec4 v0x7fb009a308a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a302c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a30700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a309d0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fb009a30350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7fb009a30930_0;
    %assign/vec4 v0x7fb009a309d0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fb009a30550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x7fb009a301e0_0;
    %assign/vec4 v0x7fb009a302c0_0, 0;
    %load/vec4 v0x7fb009a30810_0;
    %assign/vec4 v0x7fb009a30700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a305e0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x7fb009a30550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a305e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a30700_0, 0;
T_35.6 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb009a35950;
T_36 ;
    %wait E_0x7fb009a35b10;
    %load/vec4 v0x7fb009a35d10_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a35e40_0, 0, 24;
    %load/vec4 v0x7fb009a35d10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a35e40_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a35e40_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7fb009a35e40_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a35e40_0, 0, 24;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fb009a35b40;
T_37 ;
    %wait E_0x7fb009a35880;
    %load/vec4 v0x7fb009a35e40_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a35fe0_0, 0, 8;
    %store/vec4 v0x7fb009a35da0_0, 0, 16;
    %load/vec4 v0x7fb009a35da0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a35da0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a36160_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a360b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a360b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a35fe0_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb009a35da0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a35da0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a36160_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a360b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a360b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a35fe0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a36160_0, 0, 1;
    %load/vec4 v0x7fb009a35da0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a360b0_0, 0, 8;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fb009a353d0;
T_38 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a35e40_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a35da0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a360b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a35fe0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x7fb009a353d0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a36160_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x7fb009a31ff0;
T_40 ;
    %wait E_0x7fb009a31bd0;
    %load/vec4 v0x7fb009a321c0_0;
    %store/vec4 v0x7fb009a322f0_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fb009a31de0;
T_41 ;
    %wait E_0x7fb009a31fa0;
    %load/vec4 v0x7fb009a322f0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a32460_0, 0, 8;
    %store/vec4 v0x7fb009a32250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a32600_0, 0, 1;
    %load/vec4 v0x7fb009a32250_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x7fb009a32550_0, 0, 8;
    %load/vec4 v0x7fb009a32250_0;
    %store/vec4 v0x7fb009a32550_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fb009a31880;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a322f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a32250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a32550_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a32460_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x7fb009a31880;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a32600_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x7fb009a32ea0;
T_44 ;
    %wait E_0x7fb009a32a20;
    %load/vec4 v0x7fb009a33070_0;
    %store/vec4 v0x7fb009a331a0_0, 0, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fb009a32c90;
T_45 ;
    %wait E_0x7fb009a32e50;
    %load/vec4 v0x7fb009a331a0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a33310_0, 0, 8;
    %store/vec4 v0x7fb009a33100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a334b0_0, 0, 1;
    %load/vec4 v0x7fb009a33100_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x7fb009a33400_0, 0, 8;
    %load/vec4 v0x7fb009a33100_0;
    %store/vec4 v0x7fb009a33400_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fb009a326d0;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a331a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a33100_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a33400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a33310_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x7fb009a326d0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a334b0_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7fb009a33b90;
T_48 ;
    %wait E_0x7fb009a33a60;
    %load/vec4 v0x7fb009a33f40_0;
    %store/vec4 v0x7fb009a34070_0, 0, 17;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fb009a33d70;
T_49 ;
    %wait E_0x7fb009a33ac0;
    %load/vec4 v0x7fb009a34070_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a341e0_0, 0, 8;
    %store/vec4 v0x7fb009a33fd0_0, 0, 9;
    %load/vec4 v0x7fb009a33fd0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a33fd0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a34380_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a342d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a342d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a341e0_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fb009a33fd0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a33fd0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a34380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a342d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a342d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a341e0_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a34380_0, 0, 1;
    %load/vec4 v0x7fb009a33fd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a342d0_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fb009a33580;
T_50 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a34070_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a33fd0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a342d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a341e0_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x7fb009a33580;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a34380_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x7fb009a30b50;
T_52 ;
    %wait E_0x7fb009a242e0;
    %load/vec4 v0x7fb009a36f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a36990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a36db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a37170_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fb009a36a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x7fb009a370e0_0;
    %assign/vec4 v0x7fb009a37170_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x7fb009a36c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x7fb009a36900_0;
    %assign/vec4 v0x7fb009a36990_0, 0;
    %load/vec4 v0x7fb009a36ec0_0;
    %assign/vec4 v0x7fb009a36db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a36c90_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x7fb009a36c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a36c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a36db0_0, 0;
T_52.6 ;
T_52.5 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fb009a3c070;
T_53 ;
    %wait E_0x7fb009a3c230;
    %load/vec4 v0x7fb009a3c430_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a3c560_0, 0, 24;
    %load/vec4 v0x7fb009a3c430_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a3c560_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a3c560_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x7fb009a3c560_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a3c560_0, 0, 24;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7fb009a3c260;
T_54 ;
    %wait E_0x7fb009a3bfa0;
    %load/vec4 v0x7fb009a3c560_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a3c700_0, 0, 8;
    %store/vec4 v0x7fb009a3c4c0_0, 0, 16;
    %load/vec4 v0x7fb009a3c4c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a3c4c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a3c880_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a3c7d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a3c7d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a3c700_0, 0, 8;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fb009a3c4c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a3c4c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a3c880_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3c7d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a3c7d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3c700_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a3c880_0, 0, 1;
    %load/vec4 v0x7fb009a3c4c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a3c7d0_0, 0, 8;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x7fb009a3baf0;
T_55 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a3c560_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a3c4c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3c7d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3c700_0, 0, 8;
    %end;
    .thread T_55, $init;
    .scope S_0x7fb009a3baf0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a3c880_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x7fb009a38710;
T_57 ;
    %wait E_0x7fb009a382f0;
    %load/vec4 v0x7fb009a388e0_0;
    %store/vec4 v0x7fb009a38a10_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7fb009a38500;
T_58 ;
    %wait E_0x7fb009a386c0;
    %load/vec4 v0x7fb009a38a10_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a38b80_0, 0, 8;
    %store/vec4 v0x7fb009a38970_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a38d20_0, 0, 1;
    %load/vec4 v0x7fb009a38970_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x7fb009a38c70_0, 0, 8;
    %load/vec4 v0x7fb009a38970_0;
    %store/vec4 v0x7fb009a38c70_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7fb009a37fa0;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a38a10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a38970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a38c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a38b80_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0x7fb009a37fa0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a38d20_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x7fb009a395c0;
T_61 ;
    %wait E_0x7fb009a39140;
    %load/vec4 v0x7fb009a39790_0;
    %store/vec4 v0x7fb009a398c0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7fb009a393b0;
T_62 ;
    %wait E_0x7fb009a39570;
    %load/vec4 v0x7fb009a398c0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a39a30_0, 0, 8;
    %store/vec4 v0x7fb009a39820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a39bd0_0, 0, 1;
    %load/vec4 v0x7fb009a39820_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x7fb009a39b20_0, 0, 8;
    %load/vec4 v0x7fb009a39820_0;
    %store/vec4 v0x7fb009a39b20_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7fb009a38df0;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a398c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a39820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a39b20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a39a30_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0x7fb009a38df0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a39bd0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x7fb009a3a2b0;
T_65 ;
    %wait E_0x7fb009a3a180;
    %load/vec4 v0x7fb009a3a660_0;
    %store/vec4 v0x7fb009a3a790_0, 0, 17;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7fb009a3a490;
T_66 ;
    %wait E_0x7fb009a3a1e0;
    %load/vec4 v0x7fb009a3a790_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a3a900_0, 0, 8;
    %store/vec4 v0x7fb009a3a6f0_0, 0, 9;
    %load/vec4 v0x7fb009a3a6f0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a3a6f0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a3aaa0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a3a9f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a3a9f0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a3a900_0, 0, 8;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7fb009a3a6f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a3a6f0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a3aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3a9f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a3a9f0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3a900_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a3aaa0_0, 0, 1;
    %load/vec4 v0x7fb009a3a6f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a3a9f0_0, 0, 8;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x7fb009a39ca0;
T_67 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a3a790_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a3a6f0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3a9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a3a900_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x7fb009a39ca0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a3aaa0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x7fb009a37280;
T_69 ;
    %wait E_0x7fb009a242e0;
    %load/vec4 v0x7fb009a3d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a3d000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a3d420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a3d6f0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fb009a3d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x7fb009a3d650_0;
    %assign/vec4 v0x7fb009a3d6f0_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x7fb009a3d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x7fb009a3cf20_0;
    %assign/vec4 v0x7fb009a3d000_0, 0;
    %load/vec4 v0x7fb009a3d530_0;
    %assign/vec4 v0x7fb009a3d420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a3d300_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x7fb009a3d270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a3d300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a3d420_0, 0;
T_69.6 ;
T_69.5 ;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fb009a17a70;
T_70 ;
    %wait E_0x7fb009a17650;
    %load/vec4 v0x7fb009a17c40_0;
    %store/vec4 v0x7fb009a17d70_0, 0, 16;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x7fb009a17860;
T_71 ;
    %wait E_0x7fb009a17a20;
    %load/vec4 v0x7fb009a17d70_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a17ee0_0, 0, 8;
    %store/vec4 v0x7fb009a17cd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a18080_0, 0, 1;
    %load/vec4 v0x7fb009a17cd0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x7fb009a17fd0_0, 0, 8;
    %load/vec4 v0x7fb009a17cd0_0;
    %store/vec4 v0x7fb009a17fd0_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x7fb009a17300;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a17d70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a17cd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a17fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a17ee0_0, 0, 8;
    %end;
    .thread T_72, $init;
    .scope S_0x7fb009a17300;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a18080_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x7fb009a18920;
T_74 ;
    %wait E_0x7fb009a184a0;
    %load/vec4 v0x7fb009a18af0_0;
    %store/vec4 v0x7fb009a18c20_0, 0, 16;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x7fb009a18710;
T_75 ;
    %wait E_0x7fb009a188d0;
    %load/vec4 v0x7fb009a18c20_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a18d90_0, 0, 8;
    %store/vec4 v0x7fb009a18b80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a18f30_0, 0, 1;
    %load/vec4 v0x7fb009a18b80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x7fb009a18e80_0, 0, 8;
    %load/vec4 v0x7fb009a18b80_0;
    %store/vec4 v0x7fb009a18e80_0, 0, 8;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x7fb009a18150;
T_76 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a18c20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a18b80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a18e80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a18d90_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_0x7fb009a18150;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a18f30_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x7fb009a19610;
T_78 ;
    %wait E_0x7fb009a194e0;
    %load/vec4 v0x7fb009a199c0_0;
    %store/vec4 v0x7fb009a19af0_0, 0, 17;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x7fb009a197f0;
T_79 ;
    %wait E_0x7fb009a19540;
    %load/vec4 v0x7fb009a19af0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a19c60_0, 0, 8;
    %store/vec4 v0x7fb009a19a50_0, 0, 9;
    %load/vec4 v0x7fb009a19a50_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a19a50_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a19e00_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a19d50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a19d50_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a19c60_0, 0, 8;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x7fb009a19a50_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a19a50_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a19e00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a19d50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a19d50_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a19c60_0, 0, 8;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a19e00_0, 0, 1;
    %load/vec4 v0x7fb009a19a50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a19d50_0, 0, 8;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x7fb009a19000;
T_80 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a19af0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a19a50_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a19d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a19c60_0, 0, 8;
    %end;
    .thread T_80, $init;
    .scope S_0x7fb009a19000;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a19e00_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x7fb009a166c0;
T_82 ;
    %wait E_0x7fb00993da90;
    %load/vec4 v0x7fb009a1ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a1a770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a1a9a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x7fb009a1a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x7fb009a1a5c0_0;
    %assign/vec4 v0x7fb009a1a770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a1a9a0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a1a9a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a1a770_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x7fb009a1bfc0;
T_83 ;
    %wait E_0x7fb009a1bba0;
    %load/vec4 v0x7fb009a1c190_0;
    %store/vec4 v0x7fb009a1c2c0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x7fb009a1bdb0;
T_84 ;
    %wait E_0x7fb009a1bf70;
    %load/vec4 v0x7fb009a1c2c0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a1c430_0, 0, 8;
    %store/vec4 v0x7fb009a1c220_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1c5d0_0, 0, 1;
    %load/vec4 v0x7fb009a1c220_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x7fb009a1c520_0, 0, 8;
    %load/vec4 v0x7fb009a1c220_0;
    %store/vec4 v0x7fb009a1c520_0, 0, 8;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x7fb009a1b860;
T_85 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a1c2c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1c220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1c520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1c430_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_0x7fb009a1b860;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1c5d0_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x7fb009a1ce70;
T_87 ;
    %wait E_0x7fb009a1c9f0;
    %load/vec4 v0x7fb009a1d040_0;
    %store/vec4 v0x7fb009a1d170_0, 0, 16;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x7fb009a1cc60;
T_88 ;
    %wait E_0x7fb009a1ce20;
    %load/vec4 v0x7fb009a1d170_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a1d2e0_0, 0, 8;
    %store/vec4 v0x7fb009a1d0d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1d480_0, 0, 1;
    %load/vec4 v0x7fb009a1d0d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x7fb009a1d3d0_0, 0, 8;
    %load/vec4 v0x7fb009a1d0d0_0;
    %store/vec4 v0x7fb009a1d3d0_0, 0, 8;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x7fb009a1c6a0;
T_89 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a1d170_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1d0d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1d3d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1d2e0_0, 0, 8;
    %end;
    .thread T_89, $init;
    .scope S_0x7fb009a1c6a0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1d480_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0x7fb009a1db60;
T_91 ;
    %wait E_0x7fb009a1da30;
    %load/vec4 v0x7fb009a1df10_0;
    %store/vec4 v0x7fb009a1e040_0, 0, 17;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x7fb009a1dd40;
T_92 ;
    %wait E_0x7fb009a1da90;
    %load/vec4 v0x7fb009a1e040_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a1e1b0_0, 0, 8;
    %store/vec4 v0x7fb009a1dfa0_0, 0, 9;
    %load/vec4 v0x7fb009a1dfa0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x7fb009a1dfa0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a1e350_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a1e2a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a1e2a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a1e1b0_0, 0, 8;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x7fb009a1dfa0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x7fb009a1dfa0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a1e350_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1e2a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a1e2a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1e1b0_0, 0, 8;
    %jmp T_92.3;
T_92.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1e350_0, 0, 1;
    %load/vec4 v0x7fb009a1dfa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a1e2a0_0, 0, 8;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x7fb009a1d550;
T_93 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fb009a1e040_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb009a1dfa0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1e2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a1e1b0_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_0x7fb009a1d550;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a1e350_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x7fb009a1ac30;
T_95 ;
    %wait E_0x7fb00993da90;
    %load/vec4 v0x7fb009a1f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a1ecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a1eef0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x7fb009a1ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x7fb009a1eb10_0;
    %assign/vec4 v0x7fb009a1ecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a1eef0_0, 0;
    %jmp T_95.3;
T_95.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a1eef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a1ecc0_0, 0;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fb009a201f0;
T_96 ;
    %wait E_0x7fb009a203b0;
    %load/vec4 v0x7fb009a205b0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a206e0_0, 0, 24;
    %load/vec4 v0x7fb009a205b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a206e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a206e0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x7fb009a206e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a206e0_0, 0, 24;
T_96.0 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x7fb009a203e0;
T_97 ;
    %wait E_0x7fb009a20120;
    %load/vec4 v0x7fb009a206e0_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a20850_0, 0, 8;
    %store/vec4 v0x7fb009a20640_0, 0, 16;
    %load/vec4 v0x7fb009a20640_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a20640_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a209f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a20940_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a20940_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a20850_0, 0, 8;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x7fb009a20640_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a20640_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a209f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a20940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a20940_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a20850_0, 0, 8;
    %jmp T_97.3;
T_97.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a209f0_0, 0, 1;
    %load/vec4 v0x7fb009a20640_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a20940_0, 0, 8;
T_97.3 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x7fb009a1fc70;
T_98 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a206e0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a20640_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a20940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a20850_0, 0, 8;
    %end;
    .thread T_98, $init;
    .scope S_0x7fb009a1fc70;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a209f0_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x7fb009a1f140;
T_100 ;
    %wait E_0x7fb00993da90;
    %load/vec4 v0x7fb009a21560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a211b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a213e0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x7fb009a21310_0;
    %load/vec4 v0x7fb009a213e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x7fb009a21120_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_100.4, 5;
    %load/vec4 v0x7fb009a21120_0;
    %assign/vec4 v0x7fb009a211b0_0, 0;
    %jmp T_100.5;
T_100.4 ;
    %load/vec4 v0x7fb009a21490_0;
    %assign/vec4 v0x7fb009a211b0_0, 0;
T_100.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a213e0_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a213e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a211b0_0, 0;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fb009a22730;
T_101 ;
    %wait E_0x7fb009a228f0;
    %load/vec4 v0x7fb009a22b00_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x7fb009a22c30_0, 0, 24;
    %load/vec4 v0x7fb009a22b00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb009a22c30_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x7fb009a22c30_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x7fb009a22c30_0;
    %addi 1, 0, 24;
    %store/vec4 v0x7fb009a22c30_0, 0, 24;
T_101.0 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x7fb009a22930;
T_102 ;
    %wait E_0x7fb009a22660;
    %load/vec4 v0x7fb009a22c30_0;
    %split/vec4 8;
    %store/vec4 v0x7fb009a22da0_0, 0, 8;
    %store/vec4 v0x7fb009a22b90_0, 0, 16;
    %load/vec4 v0x7fb009a22b90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7fb009a22b90_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a22f40_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a22e90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a22e90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb009a22da0_0, 0, 8;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x7fb009a22b90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fb009a22b90_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb009a22f40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a22e90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb009a22e90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a22da0_0, 0, 8;
    %jmp T_102.3;
T_102.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a22f40_0, 0, 1;
    %load/vec4 v0x7fb009a22b90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb009a22e90_0, 0, 8;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x7fb009a221b0;
T_103 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb009a22c30_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb009a22b90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a22e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb009a22da0_0, 0, 8;
    %end;
    .thread T_103, $init;
    .scope S_0x7fb009a221b0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb009a22f40_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x7fb009a21690;
T_105 ;
    %wait E_0x7fb00993da90;
    %load/vec4 v0x7fb009a23a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a236e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a238d0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x7fb009a23800_0;
    %load/vec4 v0x7fb009a238d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x7fb009a23600_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_105.4, 5;
    %load/vec4 v0x7fb009a23600_0;
    %assign/vec4 v0x7fb009a236e0_0, 0;
    %jmp T_105.5;
T_105.4 ;
    %load/vec4 v0x7fb009a23980_0;
    %assign/vec4 v0x7fb009a236e0_0, 0;
T_105.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb009a238d0_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb009a238d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb009a236e0_0, 0;
T_105.3 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fb009a046e0;
T_106 ;
    %vpi_call/w 10 3 "$dumpfile", "waveforms/layer1.vcd" {0 0 0};
    %vpi_call/w 10 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb009a04370 {0 0 0};
    %end;
    .thread T_106;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "src/layer1.sv";
    "src/accumulator.sv";
    "src/bias.sv";
    "src/fixedpoint.sv";
    "src/leaky_relu.sv";
    "src/systolic.sv";
    "src/pe.sv";
    "test/dump_layer1.sv";
