

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Thu Apr 18 00:48:31 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  802|  802|       802|          -|          -|     1|    no    |
        | + Loop 1.1  |  800|  800|         8|          -|          -|   100|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	12  / (!tmp_i)
	4  / (tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ndim_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 19 'read' 'input_ndim_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_4, 3" [vlsiModel.c:118]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [vlsiModel.c:118]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.99ns)   --->   "%tmp_8 = add i64 %input_ndim_read_4, -1" [vlsiModel.c:138]   --->   Operation 22 'add' 'tmp_8' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3(i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [5 x i64]* %kernel_shape, i64 %tmp_8, [100 x float]* @dense_output_array, [784 x float]* %input_array)" [vlsiModel.c:143]   --->   Operation 23 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_93 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_4, i32 1, i32 63)" [vlsiModel.c:121]   --->   Operation 24 'partselect' 'tmp_93' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_93, 0" [vlsiModel.c:121]   --->   Operation 25 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [vlsiModel.c:122]   --->   Operation 26 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 27 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [vlsiModel.c:127]   --->   Operation 28 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 29 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3(i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [5 x i64]* %kernel_shape, i64 %tmp_8, [100 x float]* @dense_output_array, [784 x float]* %input_array)" [vlsiModel.c:143]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %1 ], [ %i, %4 ]" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 32 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_i_cast1 = sext i6 %i_i to i7" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 33 'sext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_i_cast = zext i7 %i_i_cast1 to i8" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 34 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.22ns)   --->   "%tmp_i = icmp ult i6 %i_i, -28" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 35 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.3.exit" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func.3([100 x float]* @dense_output_array, i64 100)" [vlsiModel.c:146]   --->   Operation 39 'call' <Predicate = (!tmp_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ %j, %3 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i7 %j_i to i64" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 41 'zext' 'j_i_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%j_i_cast = zext i7 %j_i to i8" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 42 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.23ns)   --->   "%exitcond_i = icmp eq i7 %j_i, -28" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 43 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 44 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.66ns)   --->   "%j = add i7 %j_i, 1" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 45 'add' 'j' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%dense_bias_array_add = getelementptr [100 x float]* @dense_bias_array, i64 0, i64 %j_i_cast1" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 47 'getelementptr' 'dense_bias_array_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.77ns)   --->   "%dense_bias_array_loa = load float* %dense_bias_array_add, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 48 'load' 'dense_bias_array_loa' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_4 : Operation 49 [1/1] (1.66ns)   --->   "%sum_i = add i8 %j_i_cast, %i_i_cast" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 49 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 50 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%dense_output_array_a = getelementptr [100 x float]* @dense_output_array, i64 0, i64 %sum_i_cast" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 51 'getelementptr' 'dense_output_array_a' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%dense_output_array_l = load float* %dense_output_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 52 'load' 'dense_output_array_l' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 53 [1/1] (1.60ns)   --->   "%i = add i6 %i_i, -28" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 53 'add' 'i' <Predicate = (exitcond_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 54 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%dense_bias_array_loa = load float* %dense_bias_array_add, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 55 'load' 'dense_bias_array_loa' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_5 : Operation 56 [1/2] (2.77ns)   --->   "%dense_output_array_l = load float* %dense_output_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 56 'load' 'dense_output_array_l' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 57 [5/5] (6.51ns)   --->   "%tmp_i_17 = fadd float %dense_output_array_l, %dense_bias_array_loa" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 57 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 58 [4/5] (6.51ns)   --->   "%tmp_i_17 = fadd float %dense_output_array_l, %dense_bias_array_loa" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 58 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 59 [3/5] (6.51ns)   --->   "%tmp_i_17 = fadd float %dense_output_array_l, %dense_bias_array_loa" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 59 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 60 [2/5] (6.51ns)   --->   "%tmp_i_17 = fadd float %dense_output_array_l, %dense_bias_array_loa" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 60 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 61 [1/5] (6.51ns)   --->   "%tmp_i_17 = fadd float %dense_output_array_l, %dense_bias_array_loa" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 61 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 62 [1/1] (2.77ns)   --->   "store float %tmp_i_17, float* %dense_output_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func.3([100 x float]* @dense_output_array, i64 100)" [vlsiModel.c:146]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 66 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 66 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 67 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [vlsiModel.c:121]   --->   Operation 67 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 68 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [vlsiModel.c:128]   --->   Operation 69 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 71 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 71 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 72 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 72 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.3([100 x float]* @dense_output_array, [784 x float]* %input_array, [78400 x float]* @dense_kernel_array, [100 x float]* @dense_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 74 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 74 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.3([100 x float]* @dense_output_array, [784 x float]* %input_array, [78400 x float]* @dense_kernel_array, [100 x float]* @dense_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 76 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func.3([100 x float]* @dense_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 76 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func.3([100 x float]* @dense_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 77 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [vlsiModel.c:136]   --->   Operation 78 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:150]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read on port 'input_ndim_read' [11]  (0 ns)
	'add' operation ('tmp_8', vlsiModel.c:138) [15]  (3 ns)
	'call' operation (vlsiModel.c:143) to 'k2c_dot.3' [16]  (0 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_i', vlsiModel.c:283->vlsiModel.c:144) with incoming values : ('i', vlsiModel.c:283->vlsiModel.c:144) [19]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', vlsiModel.c:284->vlsiModel.c:144) [28]  (1.35 ns)

 <State 4>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', vlsiModel.c:284->vlsiModel.c:144) [28]  (0 ns)
	'add' operation ('sum_i', vlsiModel.c:284->vlsiModel.c:144) [38]  (1.66 ns)
	'getelementptr' operation ('dense_output_array_a', vlsiModel.c:285->vlsiModel.c:144) [40]  (0 ns)
	'load' operation ('dense_output_array_l', vlsiModel.c:285->vlsiModel.c:144) on array 'dense_output_array' [41]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_bias_array_loa', vlsiModel.c:285->vlsiModel.c:144) on array 'dense_bias_array' [37]  (2.77 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_17', vlsiModel.c:285->vlsiModel.c:144) [42]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_17', vlsiModel.c:285->vlsiModel.c:144) [42]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_17', vlsiModel.c:285->vlsiModel.c:144) [42]  (6.51 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_17', vlsiModel.c:285->vlsiModel.c:144) [42]  (6.51 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_17', vlsiModel.c:285->vlsiModel.c:144) [42]  (6.51 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:285->vlsiModel.c:144) of variable 'tmp_i_17', vlsiModel.c:285->vlsiModel.c:144 on array 'dense_output_array' [43]  (2.77 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.59ns
The critical path consists of the following:
	'load' operation ('outrows', vlsiModel.c:122) on array 'input_shape' [55]  (1.75 ns)
	'select' operation ('outrows1', vlsiModel.c:121) [56]  (0.831 ns)

 <State 14>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', vlsiModel.c:129) [61]  (8.61 ns)

 <State 15>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', vlsiModel.c:129) [61]  (8.61 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'call' operation (vlsiModel.c:133) to 'k2c_relu_func.3' [63]  (1.35 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
