INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/latch/latch.srcs/sim_1/new/lat_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lat_tb'
