[Model
, Launch
, [[Code name]]
, [[Semiconductor device fabrication, [[Computer bus, Core clock ([[Hertz, Memory clock ([[Hertz, Core config&lt;sup&gt;1&lt;/sup&gt;
, [[Fillrate]]
, Memory
, [[Application programming interface],
!MPixels/s,!MTexels/s,!MVertices/s,!Size ([[Megabyte|MB]]),!Bandwidth ([[Gigabyte|GB]]/s),!Bus type,!Bus width ([[bit]]),![[Direct3D]],![[OpenGL]],
|May 22 1995,|NV1,|[[STMicroelectronics|SGS]] [[500 nanometer|500nm]],|PCI,|12,|75,| rowspan="3" |1:1:1,|12,|12,|12,| rowspan="10" |0,|2br /4,|0.6,|EDObr /VRAM,|64,|n/a,|n/a,
|August 25 1997,| rowspan="2" |NV3,|SGS [[350nm]],|AGP 1× PCI,| rowspan="2" |100,| rowspan="2" |100,| rowspan="2" |100,| rowspan="2" |100,| rowspan="2" |100,|4,|1.6,| rowspan="9" |SDR,| rowspan="3" |128,| rowspan="2" |5.0,| rowspan="2" |1.0,
|February 23 1998,|SGS/[[TSMC]] 350nm,| rowspan="2" |AGP 2× PCI,|8,|1.6,
|June 15 1998,|NV4,|[[TSMC]] 350nm,|90,|110,| rowspan="7" |2:2:2,|180,|180,|180,|8br /16,|1.76,| rowspan="7" |6.0,| rowspan="7" |1.2,
|March 22 1999,| rowspan="3" |NV6,| rowspan="4" |TSMC [[250 nanometer|250nm]],| rowspan="2" |AGP 4×,|100,|125,|200,|200,|200,|16,|1,| rowspan="3" |64,
|March 2000,|80,|100,|160,|160,|160,|8br /16,|0.8,
|October 1999,| rowspan="2" |AGP 4× PCI,| rowspan="2" |125,| rowspan="2" |150,| rowspan="2" |250,| rowspan="2" |250,| rowspan="2" |250,|8 16br /32,|1.2,
|March 15 1999,| rowspan="3" |NV5,|16br /32,|2.4,| rowspan="3" |128,
|October 12 1999,|TSMC 220nm,| rowspan="2" |AGP 4×,|143,|166,|286,|286,|286,|32,|2.656,
|March 15 1999,|TSMC 250nm,|150,|183,|300,|300,|300,|16br /32,|2.928,
,