$comment
	File created using the following command:
		vcd file controloqualidade.msim.vcd -direction
$end
$date
	Thu Apr 30 19:03:18 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module controloqualidade_vlg_vec_tst $end
$var reg 8 ! bits_entrada [7:0] $end
$var reg 8 " bits_entrada2 [7:0] $end
$var wire 1 # led_verde $end
$var wire 1 $ led_vermelho $end
$var wire 1 % sampler $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , bits_entrada[1]~input_o $end
$var wire 1 - bits_entrada[2]~input_o $end
$var wire 1 . bits_entrada[3]~input_o $end
$var wire 1 / bits_entrada[4]~input_o $end
$var wire 1 0 bits_entrada[5]~input_o $end
$var wire 1 1 bits_entrada[6]~input_o $end
$var wire 1 2 bits_entrada[7]~input_o $end
$var wire 1 3 bits_entrada2[1]~input_o $end
$var wire 1 4 bits_entrada2[2]~input_o $end
$var wire 1 5 bits_entrada2[3]~input_o $end
$var wire 1 6 bits_entrada2[4]~input_o $end
$var wire 1 7 bits_entrada2[5]~input_o $end
$var wire 1 8 bits_entrada2[6]~input_o $end
$var wire 1 9 bits_entrada2[7]~input_o $end
$var wire 1 : ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ; bits_entrada2[0]~input_o $end
$var wire 1 < bits_entrada[0]~input_o $end
$var wire 1 = led_verde~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
b11111111 "
1#
0$
x%
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
18
19
0:
1;
1<
1=
$end
#1000000
