cocci_test_suite() {
	struct nvkm_mmu *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 91 */;
	u64 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 88 */;
	enum nvkm_object_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 88 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 87 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 86 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 73 */;
	struct nvkm_client *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 35 */;
	struct nvkm_memory *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 34 */;
	const struct nvkm_object_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 33 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 153 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 152 */;
	union {
		struct nvif_mem_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 147 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 144 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 143 */;
	struct nvkm_umem *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 127 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 125 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 124 */;
	unsigned long cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/umem.c 103 */;
}
