git clone --depth 1 --no-tags https://github.com/kowshikveduruparthi/kowshikveduruparthi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442472031
git clone --depth 1 --no-tags https://github.com/Minture/xiedong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433027796
git clone --depth 1 --no-tags https://github.com/KireGarciaM/verislots.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433560743
git clone --depth 1 --no-tags https://github.com/amithgopi/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433329976
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo06-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433841044
git clone --depth 1 --no-tags https://github.com/LucasLobo7/Projeto-logico-elevador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433191062
git clone --depth 1 --no-tags https://github.com/NickBishop97/Verilog-VGA-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433180265
git clone --depth 1 --no-tags https://github.com/AaranP/Lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433232870
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/axi_async.fifo_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433313344
git clone --depth 1 --no-tags https://github.com/t-c-huang/varilog-prepare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434036897
git clone --depth 1 --no-tags https://github.com/DangMinhTam382/CPU_SINGLE_CYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439051115
git clone --depth 1 --no-tags https://github.com/novaELLIAS/mediKitVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441875827
git clone --depth 1 --no-tags https://github.com/AlexLassooij/RISC_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442078137
git clone --depth 1 --no-tags https://github.com/FCHXWH/DRiLLS-Stable-Baselines3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434881194
git clone --depth 1 --no-tags https://github.com/JoeyxSalazar/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437642356
git clone --depth 1 --no-tags https://github.com/donn/Pathfinder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440309542
git clone --depth 1 --no-tags https://github.com/godoyfelix132/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439788415
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435108851
git clone --depth 1 --no-tags https://github.com/hfrk/aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436420415
git clone --depth 1 --no-tags https://github.com/Flawlesse/SIMD_256bit_ALU_Flawlesse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436344914
git clone --depth 1 --no-tags https://github.com/waarrk/FPGA_CoraZ7-07S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436246278
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo04-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433555272
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/problems_012_019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433698466
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo09-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432800625
git clone --depth 1 --no-tags https://github.com/123swk123/some_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432610429
git clone --depth 1 --no-tags https://github.com/TangentSplash/Advent-Of-Code-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434013277
git clone --depth 1 --no-tags https://github.com/hxt516/RTL-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436193193
git clone --depth 1 --no-tags https://github.com/qianchen-123/ptech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434735363
git clone --depth 1 --no-tags https://github.com/r-vazquez/Equipo_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437072391
git clone --depth 1 --no-tags https://github.com/cwhaat/ECE260a_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437085007
git clone --depth 1 --no-tags https://github.com/wickerwaka/ThickLines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437701438
git clone --depth 1 --no-tags https://github.com/xiongdawei/MorseCodeReader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435064654
git clone --depth 1 --no-tags https://github.com/om-campbell/ECE287-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436380287
git clone --depth 1 --no-tags https://github.com/wzq1999/MIPS_PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435761815
git clone --depth 1 --no-tags https://github.com/floAfentaki/VGA-controller-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435914753
git clone --depth 1 --no-tags https://github.com/amarjeet-saini/Blocks2-Design-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434307100
git clone --depth 1 --no-tags https://github.com/floAfentaki/DecryptionMessageSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435638697
git clone --depth 1 --no-tags https://github.com/wzawza123/my_digital_logic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442313308
git clone --depth 1 --no-tags https://github.com/SXK96/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439011618
git clone --depth 1 --no-tags https://github.com/mathu-shiva/ECE241-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440040162
git clone --depth 1 --no-tags https://github.com/NimaSamadi007/fp_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434111976
git clone --depth 1 --no-tags https://github.com/xw1216/MIPS40-CPUDynamicPipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435418388
git clone --depth 1 --no-tags https://github.com/wokwi/silife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434322678
git clone --depth 1 --no-tags https://github.com/RolandoAraujo/MIPS_MULTI_ARAUJO_ROLANDO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435306717
git clone --depth 1 --no-tags https://github.com/Joyonclear/Systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434644981
git clone --depth 1 --no-tags https://github.com/Mo-DuQian/Sample-CPU-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439770530
git clone --depth 1 --no-tags https://github.com/dukmu/verilog_ln.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439620301
git clone --depth 1 --no-tags https://github.com/Dhyey-Thummar/NoC-implementation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439640162
git clone --depth 1 --no-tags https://github.com/andres-alcala-gtz/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442220490
git clone --depth 1 --no-tags https://github.com/codefair114/UFCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441656199
git clone --depth 1 --no-tags https://github.com/elvislzy/4-stage-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442574416
git clone --depth 1 --no-tags https://github.com/vinniegnsb/rv32i-softcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443208540
git clone --depth 1 --no-tags https://github.com/LacasaDepappel/LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443281165
git clone --depth 1 --no-tags https://github.com/yuhanqin/out-of-order-processor-for-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441083708
git clone --depth 1 --no-tags https://github.com/Siri227/major_project_GRU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439242338
git clone --depth 1 --no-tags https://github.com/Cooksen/simple-32bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440089761
git clone --depth 1 --no-tags https://github.com/SebastianLievano/morseEncoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440096078
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_timing_analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440290407
git clone --depth 1 --no-tags https://github.com/Niveddita/Fire-Alarm-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441136228
git clone --depth 1 --no-tags https://github.com/lulu9312/updown_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441858591
git clone --depth 1 --no-tags https://github.com/mbinte/Avalon_Slave_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435970626
git clone --depth 1 --no-tags https://github.com/victormanuel7/MIPS_Multi_Sandoval_Victor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435372613
git clone --depth 1 --no-tags https://github.com/adhilartz/my_fgpa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438952319
git clone --depth 1 --no-tags https://github.com/dlleonardo/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438686030
git clone --depth 1 --no-tags https://github.com/yuzeng2333/ILA_Pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437997237
git clone --depth 1 --no-tags https://github.com/Kerryzhaotheman/ELEC4320_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438390915
git clone --depth 1 --no-tags https://github.com/Wankanda-143/Hardware-Implementation-of-AES-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439565880
git clone --depth 1 --no-tags https://github.com/nicoladilillo/Testing-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439560269
git clone --depth 1 --no-tags https://github.com/jplace111/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439405997
git clone --depth 1 --no-tags https://github.com/gb6612/risc4b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439583675
git clone --depth 1 --no-tags https://github.com/godoyfelix132/Verilog_Codes_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439798086
git clone --depth 1 --no-tags https://github.com/SeungjaeLim/EE303_Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441812907
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo09-2021-2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442034724
git clone --depth 1 --no-tags https://github.com/Billkyriaf/Digital_Hardware_Systems_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441958197
git clone --depth 1 --no-tags https://github.com/Hafeezizaz/Smart-car-parking-management-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442725696
git clone --depth 1 --no-tags https://github.com/yuvalbraun/LIVIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442443356
git clone --depth 1 --no-tags https://github.com/febz012/Pick-and-place-Bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443304586
git clone --depth 1 --no-tags https://github.com/jangddol/KUCMB_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443278434
git clone --depth 1 --no-tags https://github.com/Diyarmo/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434716099
git clone --depth 1 --no-tags https://github.com/VARZero/cpu-2wayOoO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434771129
git clone --depth 1 --no-tags https://github.com/JordanUFlores/MIPS_MULTI_Ulloa_Jordan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434699616
git clone --depth 1 --no-tags https://github.com/maxregg01/Circuits-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434696280
git clone --depth 1 --no-tags https://github.com/maruAYA/TX_FPGA_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436449717
git clone --depth 1 --no-tags https://github.com/deepbooks/make-verilog-tb-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435170935
git clone --depth 1 --no-tags https://github.com/linkingmon/ICC_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435452163
git clone --depth 1 --no-tags https://github.com/usd-cs/comp3-fa21-p5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435606360
git clone --depth 1 --no-tags https://github.com/ECSAlab/Enocoro-128v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435623149
git clone --depth 1 --no-tags https://github.com/Ozratzon/UART-Project-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435473831
git clone --depth 1 --no-tags https://github.com/KashifInayat/HA_FSA_ML_IEEE_TVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435783717
git clone --depth 1 --no-tags https://github.com/kenwoof4/Pipelined_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435348154
git clone --depth 1 --no-tags https://github.com/xuleeyoung/VE370_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436080116
git clone --depth 1 --no-tags https://github.com/Fangt-ing/Study_reports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432866319
git clone --depth 1 --no-tags https://github.com/adithyasunil26/TAP-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432903415
git clone --depth 1 --no-tags https://github.com/AposKonti/Simple-DES-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433516858
git clone --depth 1 --no-tags https://github.com/Furqan-Lamp/Risc-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433423916
git clone --depth 1 --no-tags https://github.com/hjnauman/low-power-array-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433621701
git clone --depth 1 --no-tags https://github.com/ducphuongbk01/CPU-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433641266
git clone --depth 1 --no-tags https://github.com/okantorun/CSE-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433740353
