m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim
T_opt
!s110 1592737643
VWdzz4enH17C;95b1eFZ3a2
04 15 4 work counter_vlg_tst fast 0
=1-8c1645fbce02-5eef3f69-243-fcc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vcounter
Z1 !s110 1592737639
!i10b 1
!s100 HCU@k]Wi?l2D4UBl8NGWa3
IH9?U@Pi67N<`hFGg>l6jZ1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1592735904
8D:/fpga/fpga_study_code/fpga/counter/rtl/counter.v
FD:/fpga/fpga_study_code/fpga/counter/rtl/counter.v
L0 1
Z4 OL;L;10.4;61
r1
!s85 0
31
!s108 1592737639.720000
!s107 D:/fpga/fpga_study_code/fpga/counter/rtl/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/counter/rtl|D:/fpga/fpga_study_code/fpga/counter/rtl/counter.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/counter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vcounter_vlg_tst
R1
!i10b 1
!s100 aT?[ocP]5W_U^]CH^`;N41
IYglVSVoI0f4T5G;2dzReI1
R2
R0
R3
8D:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim/counter.vt
FD:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim/counter.vt
L0 28
R4
r1
!s85 0
31
!s108 1592737639.830000
!s107 D:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim/counter.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim|D:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim/counter.vt|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+D:/fpga/fpga_study_code/fpga/counter/pro/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
