============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           May 03 2024  07:20:56 pm
  Module:                 bist_sram
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Late External Delay Assertion at pin ramout[0]
          Group: clk
     Startpoint: (R) addr_reg_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) ramout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     131            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     131            0     
                                              
      Output Delay:-       0                  
     Required Time:=     131                  
      Launch Clock:-       0                  
         Data Path:-     130                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay              0              sram.sdc_1_line_3_39_1 

#----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  addr_reg_reg[4]/CLK -       -      R     (arrival)                  70    -     0     0       0    (-,-) 
  addr_reg_reg[4]/Q   -       CLK->Q R     DFFHQx4_ASAP7_75t_SL        5  5.8    11    35      35    (-,-) 
  g24342/Y            -       A->Y   F     INVx3_ASAP7_75t_SL          4  3.6     8     5      40    (-,-) 
  g24297__3680/Y      -       C->Y   F     AND3x2_ASAP7_75t_SL         8  8.6    20    18      58    (-,-) 
  g24210__6783/Y      -       B->Y   F     AND2x2_ASAP7_75t_SL         8  5.4    15    18      76    (-,-) 
  g24102__6131/Y      -       B2->Y  F     AO22x1_ASAP7_75t_SL         1  0.9     8    15      91    (-,-) 
  g23971__2346/Y      -       C->Y   R     AOI221xp5_ASAP7_75t_SL      1  1.0    24    13     104    (-,-) 
  g23890__6417/Y      -       C->Y   R     AND4x1_ASAP7_75t_SL         1  0.9    10    17     121    (-,-) 
  g23869__5526/Y      -       C->Y   F     NAND4xp25_ASAP7_75t_SL      1  0.4    16     8     130    (-,-) 
  ramout[0]           <<<     -      F     (port)                      -    -     -     0     130    (-,-) 
#----------------------------------------------------------------------------------------------------------

