#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf6c560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf7faf0 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xf6aac0 .functor NOT 1, L_0xfbf9c0, C4<0>, C4<0>, C4<0>;
L_0xf36ed0 .functor XOR 4, L_0xfbf460, L_0xfbf740, C4<0000>, C4<0000>;
L_0xf52740 .functor XOR 4, L_0xf36ed0, L_0xfbf880, C4<0000>, C4<0000>;
v0xfacd00_0 .net *"_ivl_10", 3 0, L_0xfbf880;  1 drivers
v0xface00_0 .net *"_ivl_12", 3 0, L_0xf52740;  1 drivers
v0xfacee0_0 .net *"_ivl_2", 3 0, L_0xfbf3c0;  1 drivers
v0xfacfa0_0 .net *"_ivl_4", 3 0, L_0xfbf460;  1 drivers
v0xfad080_0 .net *"_ivl_6", 3 0, L_0xfbf740;  1 drivers
v0xfad1b0_0 .net *"_ivl_8", 3 0, L_0xf36ed0;  1 drivers
v0xfad290_0 .net "aaah_dut", 0 0, v0xfabe10_0;  1 drivers
v0xfad330_0 .net "aaah_ref", 0 0, L_0xf6b5c0;  1 drivers
v0xfad3d0_0 .net "areset", 0 0, L_0xf6b0c0;  1 drivers
v0xfad500_0 .net "bump_left", 0 0, v0xfab260_0;  1 drivers
v0xfad5a0_0 .net "bump_right", 0 0, v0xfab300_0;  1 drivers
v0xfad640_0 .var "clk", 0 0;
v0xfad6e0_0 .net "dig", 0 0, v0xfab530_0;  1 drivers
v0xfad780_0 .net "digging_dut", 0 0, v0xfac410_0;  1 drivers
v0xfad820_0 .net "digging_ref", 0 0, L_0xf37480;  1 drivers
v0xfad8c0_0 .net "ground", 0 0, v0xfab600_0;  1 drivers
v0xfad960_0 .var/2u "stats1", 351 0;
v0xfada00_0 .var/2u "strobe", 0 0;
v0xfadaa0_0 .net "tb_match", 0 0, L_0xfbf9c0;  1 drivers
v0xfadb40_0 .net "tb_mismatch", 0 0, L_0xf6aac0;  1 drivers
v0xfadbe0_0 .net "walk_left_dut", 0 0, v0xfac7d0_0;  1 drivers
v0xfadc80_0 .net "walk_left_ref", 0 0, L_0xfbe2b0;  1 drivers
v0xfadd50_0 .net "walk_right_dut", 0 0, v0xfac890_0;  1 drivers
v0xfade20_0 .net "walk_right_ref", 0 0, L_0xfbe5d0;  1 drivers
v0xfadef0_0 .net "wavedrom_enable", 0 0, v0xfab810_0;  1 drivers
v0xfadfc0_0 .net "wavedrom_title", 511 0, v0xfab8b0_0;  1 drivers
L_0xfbf3c0 .concat [ 1 1 1 1], L_0xf37480, L_0xf6b5c0, L_0xfbe5d0, L_0xfbe2b0;
L_0xfbf460 .concat [ 1 1 1 1], L_0xf37480, L_0xf6b5c0, L_0xfbe5d0, L_0xfbe2b0;
L_0xfbf740 .concat [ 1 1 1 1], v0xfac410_0, v0xfabe10_0, v0xfac890_0, v0xfac7d0_0;
L_0xfbf880 .concat [ 1 1 1 1], L_0xf37480, L_0xf6b5c0, L_0xfbe5d0, L_0xfbe2b0;
L_0xfbf9c0 .cmp/eeq 4, L_0xfbf3c0, L_0xf52740;
S_0xf46e90 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xf7faf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xf47020 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xf47060 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xf470a0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xf470e0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xf47120 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xf47160 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xf6b5c0 .functor OR 1, L_0xfbe880, L_0xfbebc0, C4<0>, C4<0>;
L_0xf37480 .functor OR 1, L_0xfbeee0, L_0xfbf120, C4<0>, C4<0>;
v0xf6e790_0 .net *"_ivl_0", 31 0, L_0xfbe100;  1 drivers
L_0x7f99e83550f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf6e9c0_0 .net *"_ivl_11", 28 0, L_0x7f99e83550f0;  1 drivers
L_0x7f99e8355138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf6a690_0 .net/2u *"_ivl_12", 31 0, L_0x7f99e8355138;  1 drivers
v0xf6a8d0_0 .net *"_ivl_16", 31 0, L_0xfbe790;  1 drivers
L_0x7f99e8355180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf6ab30_0 .net *"_ivl_19", 28 0, L_0x7f99e8355180;  1 drivers
L_0x7f99e83551c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xf6b210_0 .net/2u *"_ivl_20", 31 0, L_0x7f99e83551c8;  1 drivers
v0xf6b6d0_0 .net *"_ivl_22", 0 0, L_0xfbe880;  1 drivers
v0xfa8930_0 .net *"_ivl_24", 31 0, L_0xfbea00;  1 drivers
L_0x7f99e8355210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa8a10_0 .net *"_ivl_27", 28 0, L_0x7f99e8355210;  1 drivers
L_0x7f99e8355258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xfa8af0_0 .net/2u *"_ivl_28", 31 0, L_0x7f99e8355258;  1 drivers
L_0x7f99e8355060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa8bd0_0 .net *"_ivl_3", 28 0, L_0x7f99e8355060;  1 drivers
v0xfa8cb0_0 .net *"_ivl_30", 0 0, L_0xfbebc0;  1 drivers
v0xfa8d70_0 .net *"_ivl_34", 31 0, L_0xfbedf0;  1 drivers
L_0x7f99e83552a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa8e50_0 .net *"_ivl_37", 28 0, L_0x7f99e83552a0;  1 drivers
L_0x7f99e83552e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xfa8f30_0 .net/2u *"_ivl_38", 31 0, L_0x7f99e83552e8;  1 drivers
L_0x7f99e83550a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa9010_0 .net/2u *"_ivl_4", 31 0, L_0x7f99e83550a8;  1 drivers
v0xfa90f0_0 .net *"_ivl_40", 0 0, L_0xfbeee0;  1 drivers
v0xfa91b0_0 .net *"_ivl_42", 31 0, L_0xfbf080;  1 drivers
L_0x7f99e8355330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa9290_0 .net *"_ivl_45", 28 0, L_0x7f99e8355330;  1 drivers
L_0x7f99e8355378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xfa9370_0 .net/2u *"_ivl_46", 31 0, L_0x7f99e8355378;  1 drivers
v0xfa9450_0 .net *"_ivl_48", 0 0, L_0xfbf120;  1 drivers
v0xfa9510_0 .net *"_ivl_8", 31 0, L_0xfbe440;  1 drivers
v0xfa95f0_0 .net "aaah", 0 0, L_0xf6b5c0;  alias, 1 drivers
v0xfa96b0_0 .net "areset", 0 0, L_0xf6b0c0;  alias, 1 drivers
v0xfa9770_0 .net "bump_left", 0 0, v0xfab260_0;  alias, 1 drivers
v0xfa9830_0 .net "bump_right", 0 0, v0xfab300_0;  alias, 1 drivers
v0xfa98f0_0 .net "clk", 0 0, v0xfad640_0;  1 drivers
v0xfa99b0_0 .net "dig", 0 0, v0xfab530_0;  alias, 1 drivers
v0xfa9a70_0 .net "digging", 0 0, L_0xf37480;  alias, 1 drivers
v0xfa9b30_0 .net "ground", 0 0, v0xfab600_0;  alias, 1 drivers
v0xfa9bf0_0 .var "next", 2 0;
v0xfa9cd0_0 .var "state", 2 0;
v0xfa9db0_0 .net "walk_left", 0 0, L_0xfbe2b0;  alias, 1 drivers
v0xfaa080_0 .net "walk_right", 0 0, L_0xfbe5d0;  alias, 1 drivers
E_0xf42480 .event posedge, v0xfa96b0_0, v0xfa98f0_0;
E_0xf410c0/0 .event anyedge, v0xfa9cd0_0, v0xfa9b30_0, v0xfa99b0_0, v0xfa9770_0;
E_0xf410c0/1 .event anyedge, v0xfa9830_0;
E_0xf410c0 .event/or E_0xf410c0/0, E_0xf410c0/1;
L_0xfbe100 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e8355060;
L_0xfbe2b0 .cmp/eq 32, L_0xfbe100, L_0x7f99e83550a8;
L_0xfbe440 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e83550f0;
L_0xfbe5d0 .cmp/eq 32, L_0xfbe440, L_0x7f99e8355138;
L_0xfbe790 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e8355180;
L_0xfbe880 .cmp/eq 32, L_0xfbe790, L_0x7f99e83551c8;
L_0xfbea00 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e8355210;
L_0xfbebc0 .cmp/eq 32, L_0xfbea00, L_0x7f99e8355258;
L_0xfbedf0 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e83552a0;
L_0xfbeee0 .cmp/eq 32, L_0xfbedf0, L_0x7f99e83552e8;
L_0xfbf080 .concat [ 3 29 0 0], v0xfa9cd0_0, L_0x7f99e8355330;
L_0xfbf120 .cmp/eq 32, L_0xfbf080, L_0x7f99e8355378;
S_0xfaa280 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xf7faf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xf6b0c0 .functor BUFZ 1, v0xfab6d0_0, C4<0>, C4<0>, C4<0>;
v0xfab1a0_0 .net "areset", 0 0, L_0xf6b0c0;  alias, 1 drivers
v0xfab260_0 .var "bump_left", 0 0;
v0xfab300_0 .var "bump_right", 0 0;
v0xfab3a0_0 .net "clk", 0 0, v0xfad640_0;  alias, 1 drivers
L_0x7f99e8355018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xfab440_0 .net "d", 55 0, L_0x7f99e8355018;  1 drivers
v0xfab530_0 .var "dig", 0 0;
v0xfab600_0 .var "ground", 0 0;
v0xfab6d0_0 .var "reset", 0 0;
v0xfab770_0 .net "tb_match", 0 0, L_0xfbf9c0;  alias, 1 drivers
v0xfab810_0 .var "wavedrom_enable", 0 0;
v0xfab8b0_0 .var "wavedrom_title", 511 0;
E_0xf41310/0 .event negedge, v0xfa98f0_0;
E_0xf41310/1 .event posedge, v0xfa98f0_0;
E_0xf41310 .event/or E_0xf41310/0, E_0xf41310/1;
S_0xfaa4a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xfaa280;
 .timescale -12 -12;
v0xfaa6e0_0 .var/2s "i", 31 0;
E_0xf229f0 .event posedge, v0xfa98f0_0;
S_0xfaa7e0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xfaa280;
 .timescale -12 -12;
v0xfaaa00_0 .var/2u "arfail", 0 0;
v0xfaaae0_0 .var "async", 0 0;
v0xfaaba0_0 .var/2u "datafail", 0 0;
v0xfaac40_0 .var/2u "srfail", 0 0;
E_0xf8bfa0 .event negedge, v0xfa98f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf229f0;
    %wait E_0xf229f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf229f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf8bfa0;
    %load/vec4 v0xfab770_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfaaba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %wait E_0xf229f0;
    %load/vec4 v0xfab770_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfaaa00_0, 0, 1;
    %wait E_0xf229f0;
    %load/vec4 v0xfab770_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfaac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %load/vec4 v0xfaac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xfaaa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xfaaae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xfaaba0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xfaaae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfaad00 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xfaa280;
 .timescale -12 -12;
v0xfaaee0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfaafc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xfaa280;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfaba50 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xf7faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0xf24fc0 .enum4 (3)
   "LEFT" 3'b000,
   "RIGHT" 3'b001,
   "FALL_LEFT" 3'b010,
   "FALL_RIGHT" 3'b011,
   "DIG_LEFT" 3'b100,
   "DIG_RIGHT" 3'b101
 ;
v0xfabe10_0 .var "aaah", 0 0;
v0xfabef0_0 .net "areset", 0 0, L_0xf6b0c0;  alias, 1 drivers
v0xfac000_0 .net "bump_left", 0 0, v0xfab260_0;  alias, 1 drivers
v0xfac0f0_0 .net "bump_right", 0 0, v0xfab300_0;  alias, 1 drivers
v0xfac1e0_0 .net "clk", 0 0, v0xfad640_0;  alias, 1 drivers
v0xfac320_0 .net "dig", 0 0, v0xfab530_0;  alias, 1 drivers
v0xfac410_0 .var "digging", 0 0;
v0xfac4b0_0 .net "ground", 0 0, v0xfab600_0;  alias, 1 drivers
v0xfac5a0_0 .var "next_state", 2 0;
v0xfac6f0_0 .var "state", 2 0;
v0xfac7d0_0 .var "walk_left", 0 0;
v0xfac890_0 .var "walk_right", 0 0;
E_0xf8c2c0 .event anyedge, v0xfac6f0_0;
E_0xfabd80/0 .event anyedge, v0xfac6f0_0, v0xfa9b30_0, v0xfa99b0_0, v0xfa9770_0;
E_0xfabd80/1 .event anyedge, v0xfa9830_0;
E_0xfabd80 .event/or E_0xfabd80/0, E_0xfabd80/1;
S_0xfacaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xf7faf0;
 .timescale -12 -12;
E_0xfacc80 .event anyedge, v0xfada00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfada00_0;
    %nor/r;
    %assign/vec4 v0xfada00_0, 0;
    %wait E_0xfacc80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfaa280;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfab530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfab600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfab300_0, 0;
    %assign/vec4 v0xfab260_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfaaae0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfaa7e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %wait E_0xf229f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfab6d0_0, 0;
    %wait E_0xf8bfa0;
    %fork t_1, S_0xfaa4a0;
    %jmp t_0;
    .scope S_0xfaa4a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfaa6e0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xfaa6e0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xf229f0;
    %load/vec4 v0xfab440_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xfaa6e0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfab530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfab600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfab300_0, 0;
    %assign/vec4 v0xfab260_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfaa6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfaa6e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xfaa280;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfaafc0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf41310;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xfab260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfab300_0, 0;
    %assign/vec4 v0xfab530_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xfab600_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xfab6d0_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf46e90;
T_5 ;
Ewait_0 .event/or E_0xf410c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xfa9cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xfa9b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xfa99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xfa9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xfa9b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xfa99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xfa9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xfa9b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xfa9b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xfa9b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xfa9b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xfa9bf0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xf46e90;
T_6 ;
    %wait E_0xf42480;
    %load/vec4 v0xfa96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfa9cd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xfa9bf0_0;
    %assign/vec4 v0xfa9cd0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xfaba50;
T_7 ;
    %wait E_0xf42480;
    %load/vec4 v0xfabef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xfac6f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xfac5a0_0;
    %assign/vec4 v0xfac6f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xfaba50;
T_8 ;
Ewait_1 .event/or E_0xfabd80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xfac6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0xfac4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xfac320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xfac000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.13 ;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0xfac4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0xfac320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0xfac0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.19 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0xfac4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.21 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0xfac4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.23 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0xfac4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.25 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0xfac4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xfac5a0_0, 0, 3;
T_8.27 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xfaba50;
T_9 ;
Ewait_2 .event/or E_0xf8c2c0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfac890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfabe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfac410_0, 0, 1;
    %load/vec4 v0xfac6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfac7d0_0, 0, 1;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfac890_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfabe10_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfabe10_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfac410_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfac410_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xf7faf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfad640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfada00_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xf7faf0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xfad640_0;
    %inv;
    %store/vec4 v0xfad640_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0xf7faf0;
T_12 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfab3a0_0, v0xfadb40_0, v0xfad640_0, v0xfad3d0_0, v0xfad500_0, v0xfad5a0_0, v0xfad8c0_0, v0xfad6e0_0, v0xfadc80_0, v0xfadbe0_0, v0xfade20_0, v0xfadd50_0, v0xfad330_0, v0xfad290_0, v0xfad820_0, v0xfad780_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xf7faf0;
T_13 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_13.5 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_13.7 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfad960_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0xf7faf0;
T_14 ;
    %wait E_0xf41310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfad960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
    %load/vec4 v0xfadaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfad960_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.0 ;
    %load/vec4 v0xfadc80_0;
    %load/vec4 v0xfadc80_0;
    %load/vec4 v0xfadbe0_0;
    %xor;
    %load/vec4 v0xfadc80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.6 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.4 ;
    %load/vec4 v0xfade20_0;
    %load/vec4 v0xfade20_0;
    %load/vec4 v0xfadd50_0;
    %xor;
    %load/vec4 v0xfade20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.10 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.8 ;
    %load/vec4 v0xfad330_0;
    %load/vec4 v0xfad330_0;
    %load/vec4 v0xfad290_0;
    %xor;
    %load/vec4 v0xfad330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.14 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.12 ;
    %load/vec4 v0xfad820_0;
    %load/vec4 v0xfad820_0;
    %load/vec4 v0xfad780_0;
    %xor;
    %load/vec4 v0xfad820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.18 ;
    %load/vec4 v0xfad960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfad960_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/lemmings3/iter0/response1/top_module.sv";
