{"vcs1":{"timestamp_begin":1684313429.956623971, "rt":1.49, "ut":0.42, "st":0.20}}
{"vcselab":{"timestamp_begin":1684313431.536980494, "rt":1.26, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1684313432.868700125, "rt":0.50, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313429.298809308}
{"VCS_COMP_START_TIME": 1684313429.298809308}
{"VCS_COMP_END_TIME": 1684313434.979253000}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 211884}}
