<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DBBA1921-1A97-471C-9756-3DA6FD199BA4"><title>VCCPRIM_1P25</title><body><section id="SECTION_B5A91B86-9213-4BE4-BD79-9DB982DED3ED" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_B5A91B86-9213-4BE4-BD79-9DB982DED3ED_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_B5A91B86-9213-4BE4-BD79-9DB982DED3ED_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Recommended  minimum VCCPRIM_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</p></entry><entry><p>VCCPRIM_1P25_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Merge with VCCA_PLL_1P25 and VCCPRIM_1P05_1P25 after BO; keep power rail isolated along 4.6mm from the BO.</p></entry><entry><p>VCCPRIM_1P25_2</p></entry></row><row><entry><p>3</p></entry><entry><p>Place single-ended sense 2.4mm from the edge and 8.3mm from the BO.</p></entry><entry><p>VCCPRIM_1P25_3</p></entry></row><row><entry><p>4</p></entry><entry><p>This rail requires a dedicated VRM for 1.25V PCH </p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p25_1_1"><title>VCCPRIM_1P25_1</title><image href="FIG_vccprim_1p25_1_1.png" scalefit="yes" id="IMG_vccprim_1p25_1_1_png" /></fig><fig id="FIG_vccprim_1p25_2_1"><title>VCCPRIM_1P25_2</title><image href="FIG_vccprim_1p25_2_1.png" scalefit="yes" id="IMG_vccprim_1p25_2_1_png" /></fig><fig id="FIG_vccprim_1p25_3_1"><title>VCCPRIM_1P25_3</title><image href="FIG_vccprim_1p25_3_1.png" scalefit="yes" id="IMG_vccprim_1p25_3_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_B5A91B86-9213-4BE4-BD79-9DB982DED3ED_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Merge with VCCA_PLL_1P25 and VCCPRIM_1P05_1P25 after BO.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_PCH_Power_Rails_DBBA1921-1A97-471C-9756-3DA6FD199BA4_B5A91B86-9213-4BE4-BD79-9DB982DED3ED_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary/Secondary</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>1</p></entry><entry><p>Place Cap_1 &lt;5mm from package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need, to be adjacent to each other.</p></entry><entry><p>VCCPRIM_1P25_4</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p25_4_1"><title>VCCPRIM_1P25_4</title><image href="FIG_vccprim_1p25_4_1.png" scalefit="yes" id="IMG_vccprim_1p25_4_1_png" /></fig></section></body></topic>