Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:55:13 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large/post_synth_timing_summary.rpt
| Design       : C_LSTM_datapath
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 292 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 674 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.894        0.000                      0               213992        0.206        0.000                      0               213992        4.230        0.000                       0                196730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.894        0.000                      0               213992        0.206        0.000                      0               213992        4.230        0.000                       0                196730  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 3.869ns (54.271%)  route 3.260ns (45.729%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=196729, unset)       0.704     0.704    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/clk
                         FDRE                                         r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[1]/Q
                         net (fo=40, unplaced)        0.596     1.693    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa[15]_i_37__23/O
                         net (fo=1, unplaced)         0.471     2.363    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa[15]_i_37__23_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.465     2.828 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[15]_i_23__23/O[3]
                         net (fo=2, unplaced)         0.468     3.296    C_LSTM_stage_2_18_10_48_1_inst_n_7026
                         LUT2 (Prop_lut2_I1_O)        0.229     3.525 r  reg_resa[15]_i_16__23/O
                         net (fo=2, unplaced)         0.346     3.871    reg_resa[15]_i_16__23_n_0
                         LUT4 (Prop_lut4_I3_O)        0.253     4.124 r  reg_resa[15]_i_20__23/O
                         net (fo=1, unplaced)         0.000     4.124    reg_resa[15]_i_20__23_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.578 r  reg_resa_reg[15]_i_11__23/O[3]
                         net (fo=2, unplaced)         0.468     5.046    reg_resa_reg[15]_i_11__23_n_4
                         LUT2 (Prop_lut2_I0_O)        0.229     5.275 r  reg_resa[15]_i_6__23/O
                         net (fo=2, unplaced)         0.346     5.621    reg_resa[15]_i_6__23_n_0
                         LUT4 (Prop_lut4_I3_O)        0.253     5.874 r  reg_resa[15]_i_10__23/O
                         net (fo=1, unplaced)         0.000     5.874    reg_resa[15]_i_10__23_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.328 r  reg_resa_reg[15]_i_2__23/O[3]
                         net (fo=1, unplaced)         0.565     6.893    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]_0[15]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.506     7.399 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[15]_i_1__23/CO[3]
                         net (fo=1, unplaced)         0.000     7.399    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[15]_i_1__23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.491 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[19]_i_1__23/CO[3]
                         net (fo=1, unplaced)         0.000     7.491    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[19]_i_1__23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.583 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[23]_i_1__23/CO[3]
                         net (fo=1, unplaced)         0.000     7.583    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[23]_i_1__23_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     7.833 r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]_i_1__23/O[3]
                         net (fo=1, unplaced)         0.000     7.833    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/P0_out[27]
                         FDRE                                         r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=196729, unset)       0.669    10.669    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/clk
                         FDRE                                         r  C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.094    10.727    C_LSTM_stage_2_18_10_48_1_inst/elementwise_mult_core_18_18_10_48_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg[27]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  2.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/add88330/res_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.322%)  route 0.127ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=196729, unset)       0.411     0.411    C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/add88330/clk
                         FDRE                                         r  C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/add88330/res_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/add88330/res_0_reg[0]/Q
                         net (fo=1, unplaced)         0.127     0.702    C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/add88330_n_17
                         SRL16E                                       r  C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=196729, unset)       0.432     0.432    C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/clk
                         SRL16E                                       r  C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    C_LSTM_stage_1_18_10_160_512_3_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42_inst/c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766                ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230                C_LSTM_stage_2_18_10_48_1_inst/lstm_gate_18_10_48_1_input/sigmoid_core_18_18_10_32_1_inst_40/y_reg[0]_srl2___C_LSTM_stage_2_18_10_48_1_inst_lstm_gate_18_10_48_1_output_sigmoid_core_18_18_10_32_1_inst_0_y_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230                C_LSTM_stage_2_18_10_48_1_inst/lstm_gate_18_10_48_1_input/sigmoid_core_18_18_10_32_1_inst_40/y_reg[0]_srl2___C_LSTM_stage_2_18_10_48_1_inst_lstm_gate_18_10_48_1_output_sigmoid_core_18_18_10_32_1_inst_0_y_reg_r/CLK



