// Seed: 3865903527
module module_2 (
    input  tri1  id_0,
    output wand  id_1,
    input  tri0  module_0,
    input  wor   id_3,
    input  tri0  id_4,
    output uwire id_5
);
  assign id_5 = id_0;
endmodule
module module_1 (
    input wand id_0,
    inout wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    input wor id_13,
    output wire id_14,
    output tri id_15,
    input uwire id_16,
    input wor id_17,
    output tri0 id_18,
    input uwire id_19,
    output tri id_20,
    input supply0 id_21,
    input tri0 id_22,
    output tri id_23,
    output wire id_24,
    output uwire id_25,
    inout wand id_26,
    input tri id_27,
    input tri1 id_28,
    output tri1 id_29,
    input wand id_30,
    output uwire id_31,
    input tri0 id_32,
    input wor id_33,
    output uwire id_34,
    output tri1 id_35,
    output tri0 id_36
);
  wire id_38;
  module_0(
      id_22, id_29, id_17, id_8, id_10, id_26
  );
endmodule
