// Autogenerated using stratification.
requires "x86-configuration.k"

module VMINSS-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vminss R1:Xmm, R2:Xmm, R3:Xmm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(concatenateMInt(mi(128, 0), extractMInt(getParentValue(R2, RSMap), 128, 224)), Float2MInt(minFloat(MInt2Float(extractMInt(getParentValue(R1, RSMap), 224, 256), 24, 8), MInt2Float(extractMInt(getParentValue(R2, RSMap), 224, 256), 24, 8)), 32)) )


)

    </regstate>
endmodule

module VMINSS-XMM-XMM-XMM-SEMANTICS
  imports VMINSS-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vminss %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm2 %xmm3 }
must read:{ %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:vmovdqu %xmm2, %xmm1  #  1     0    4      OPC=vmovdqu_xmm_xmm
circuit:minss %xmm3, %xmm1    #  2     0x4  4      OPC=minss_xmm_xmm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vminss %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm2 %xmm3 }
  must read:       { %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Circuits:

%ymm1  : 0x0₁₂₈ ∘ (%ymm2[127:32] ∘ (mincmp_single(%ymm2[31:0], %ymm3[31:0]) = 0x1₁ ? %ymm2[31:0] : %ymm3[31:0]))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/