---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
---------
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA (2017 – present)
  * Ph.D. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * GPA: 5.0 / 5.0
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA (2015 – 2017)
  * S.M. in Electrical Engineering & Computer Science
  * Thesis Title: <i>Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security</i>
  * Advisor: Prof. Anantha P. Chandrakasan
  * GPA: 5.0 / 5.0
* <b>Indian Institute of Technology Kharagpur</b>, Kharagpur, India (2009 – 2013)
  * B.Tech. (Hons.) in Electronics & Electrical Communication Engineering
  * GPA: 9.79 / 10.00

Work Experience
---------------
* Circuit Design Intern, <b>Analog Devices</b>, Wilmington, MA, USA (June 2017 – August 2017)
  * Implementation of low-cost data encryption protocols and hardware based on compressed sensing theory.
* Associate Engineer, <b>Qualcomm</b>, Bangalore, India (June 2013 – March 2015)
  * Design of power management architectures for Snapdragon mobile SoCs.
  * Deployment of IEEE 1801-2013 UPF methodology for power-aware SoC design.
* Engineering Intern, <b>Qualcomm</b>, Bangalore, India (May 2012 – July 2012)
  * Development of empirical models for early estimation of clock-tree dynamic power.

Awards
------ 
* Qualcomm Innovation Fellowship, 2016.
* Irwin Mark Jacobs & Joan Klein Jacobs MIT Presidential Fellowship, 2015 (MIT).
* President of India Gold Medal, 2013 (IIT Kharagpur).
* Institute Silver Medal, 2013 (IIT Kharagpur).
* KVPY Fellowship, 2008 (IISc).
 
Skills
------
* <b>Programming:</b> C, TCL, Perl, Python
* <b>HDL:</b> Verilog, BlueSpec
* <b>CAD:</b>
  * <b>Cadence:</b> Virtuoso, RTL Compiler, Encounter, Conformal Low Power
  * <b>Synopsys:</b> Design Compiler, IC Compiler, PrimeTime
  * <b>Mentor Graphics:</b> Calibre
* <b>Others:</b> MATLAB, SPICE, Sage, Vivado, Eagle

Theses
------
* U. Banerjee, "Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security," S.M. Thesis, Massachusetts Institute of Technology, June 2017. \[[link](https://dspace.mit.edu/bitstream/handle/1721.1/111861/1005227047-MIT.pdf)\]
* U. Banerjee, "Study of Thermal Effects in AlGaN/GaN High Electron Mobility Transistors (HEMTs) and Refinement of Existing Mobility and I-V Models," B.Tech. Thesis, Indian Institute of Technology Kharagpur, April 2013.

Publications
------------
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
-----
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
