Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 16 19:14:58 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kyberBD_wrapper_timing_summary_routed.rpt -pb kyberBD_wrapper_timing_summary_routed.pb -rpx kyberBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyberBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.170        0.000                      0                21502        0.026        0.000                      0                21502        4.020        0.000                       0                  9808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.170        0.000                      0                21502        0.026        0.000                      0                21502        4.020        0.000                       0                  9808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 2.118ns (21.940%)  route 7.536ns (78.060%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.678     7.780    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.118     7.898 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_17/O
                         net (fo=1, routed)           0.808     8.706    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_17_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.354     9.060 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_13/O
                         net (fo=3, routed)           1.053    10.113    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_13_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.352    10.465 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_7/O
                         net (fo=12, routed)          1.822    12.287    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_7_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I0_O)        0.328    12.615 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][2][36]_i_1/O
                         net (fo=1, routed)           0.000    12.615    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][2]_35[36]
    SLICE_X26Y58         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.488    12.680    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X26Y58         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][36]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.029    12.785    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][36]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 2.154ns (22.653%)  route 7.354ns (77.347%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.444     7.546    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X21Y64         LUT5 (Prop_lut5_I3_O)        0.152     7.698 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][45]_i_17/O
                         net (fo=1, routed)           0.638     8.336    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][45]_i_17_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I1_O)        0.358     8.694 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][45]_i_11/O
                         net (fo=3, routed)           1.170     9.864    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][45]_i_11_n_0
    SLICE_X11Y59         LUT5 (Prop_lut5_I0_O)        0.352    10.216 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][25]_i_3/O
                         net (fo=12, routed)          1.927    12.143    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][25]_i_3_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.326    12.469 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][1][20]_i_1/O
                         net (fo=1, routed)           0.000    12.469    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[3][1]_42[20]
    SLICE_X28Y44         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.499    12.691    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X28Y44         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][20]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.077    12.730    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][20]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.158ns (22.859%)  route 7.283ns (77.141%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.102    12.075    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.327    12.402 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][24]_i_1/O
                         net (fo=1, routed)           0.000    12.402    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[0][3]_29[24]
    SLICE_X22Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.495    12.687    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X22Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][3][24]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.029    12.678    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][3][24]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 2.158ns (22.517%)  route 7.426ns (77.483%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.246    12.218    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.327    12.545 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][59]_i_1/O
                         net (fo=1, routed)           0.000    12.545    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[3][4]_46[59]
    SLICE_X32Y62         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.486    12.678    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X32Y62         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][59]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.079    12.833    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][59]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 2.158ns (22.876%)  route 7.276ns (77.124%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.096    12.068    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I1_O)        0.327    12.395 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][2][24]_i_1/O
                         net (fo=1, routed)           0.000    12.395    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[0][2]_48[24]
    SLICE_X24Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.495    12.687    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X24Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][2][24]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.081    12.730    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][2][24]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.118ns (22.165%)  route 7.437ns (77.835%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.678     7.780    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.118     7.898 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_17/O
                         net (fo=1, routed)           0.808     8.706    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_17_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.354     9.060 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_13/O
                         net (fo=3, routed)           1.053    10.113    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_13_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.352    10.465 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_7/O
                         net (fo=12, routed)          1.723    12.188    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][2]_i_7_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.328    12.516 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][0][2]_i_1/O
                         net (fo=1, routed)           0.000    12.516    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][0]_36[2]
    SLICE_X37Y54         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.565    12.757    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X37Y54         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][2]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.031    12.864    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][2]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.158ns (22.941%)  route 7.249ns (77.059%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.069    12.041    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.327    12.368 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][2][28]_i_1/O
                         net (fo=1, routed)           0.000    12.368    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][2]_35[28]
    SLICE_X28Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.499    12.691    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X28Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][28]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.077    12.730    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][28]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 2.158ns (22.823%)  route 7.297ns (77.177%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.117    12.089    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X22Y66         LUT6 (Prop_lut6_I3_O)        0.327    12.416 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][0][58]_i_1/O
                         net (fo=1, routed)           0.000    12.416    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][0]_36[58]
    SLICE_X22Y66         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.478    12.670    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X22Y66         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][58]/C
                         clock pessimism              0.264    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.031    12.811    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][0][58]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.158ns (22.834%)  route 7.293ns (77.166%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          1.113    12.085    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X22Y66         LUT6 (Prop_lut6_I4_O)        0.327    12.412 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][1][58]_i_1/O
                         net (fo=1, routed)           0.000    12.412    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][1]_37[58]
    SLICE_X22Y66         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.478    12.670    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X22Y66         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][58]/C
                         clock pessimism              0.264    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.032    12.812    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][58]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 2.158ns (23.153%)  route 7.163ns (76.848%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.653     2.961    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X25Y64         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.419     3.380 f  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[21]/Q
                         net (fo=4, routed)           0.721     4.101    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[21]
    SLICE_X25Y61         LUT4 (Prop_lut4_I2_O)        0.299     4.400 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=2, routed)           0.829     5.228    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.352 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.626     5.978    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X20Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.102 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.594     7.696    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I3_O)        0.152     7.848 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18/O
                         net (fo=1, routed)           1.377     9.225    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_18_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.352     9.577 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13/O
                         net (fo=3, routed)           1.034    10.611    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_13_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.361    10.972 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7/O
                         net (fo=12, routed)          0.983    11.955    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][58]_i_7_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I3_O)        0.327    12.282 r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][24]_i_1/O
                         net (fo=1, routed)           0.000    12.282    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[0][1]_45[24]
    SLICE_X27Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        1.499    12.691    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/clk
    SLICE_X27Y46         FDRE                                         r  kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][24]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.029    12.682    kyberBD_i/keccak_f1600_bram_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_data1_from_barrett_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_bram_dib_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.979%)  route 0.194ns (51.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.550     0.891    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X21Y21         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_data1_from_barrett_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  kyberBD_i/polyvec_ntt_0/U0/s_data1_from_barrett_reg[13]/Q
                         net (fo=1, routed)           0.194     1.225    kyberBD_i/polyvec_ntt_0/U0/s_data1_from_barrett[13]
    SLICE_X22Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.270 r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dib[29]_i_1/O
                         net (fo=1, routed)           0.000     1.270    kyberBD_i/polyvec_ntt_0/U0/s_bram_dib[29]_i_1_n_0
    SLICE_X22Y20         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dib_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.817     1.187    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X22Y20         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dib_reg[29]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.091     1.244    kyberBD_i/polyvec_ntt_0/U0/s_bram_dib_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X18Y22         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[3]/Q
                         net (fo=1, routed)           0.215     1.249    kyberBD_i/signal_multiplexer_1/U0/data1[3]
    SLICE_X23Y21         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.816     1.186    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X23Y21         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[3]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.066     1.218    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[2][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.841%)  route 0.116ns (45.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.556     0.896    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X19Y18         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[0][15]/Q
                         net (fo=1, routed)           0.116     1.154    kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[0][15]
    SLICE_X20Y17         SRL16E                                       r  kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[2][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.822     1.192    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X20Y17         SRL16E                                       r  kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[2][15]_srl2/CLK
                         clock pessimism             -0.262     0.930    
    SLICE_X20Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.113    kyberBD_i/polyvec_invntt_0/U0/s_data0_from_barrett_reg[2][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 kyberBD_i/montgomery_reduction_2/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.281%)  route 0.227ns (61.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.558     0.899    kyberBD_i/montgomery_reduction_2/U0/clk
    SLICE_X22Y10         FDRE                                         r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[4]/Q
                         net (fo=4, routed)           0.227     1.267    kyberBD_i/polyvec_ntt_0/U0/coeff_from_fqmul0[4]
    SLICE_X20Y12         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.826     1.196    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y12         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[4]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.063     1.225    kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.027%)  route 0.230ns (61.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.550     0.891    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X18Y25         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[14]/Q
                         net (fo=1, routed)           0.230     1.261    kyberBD_i/signal_multiplexer_1/U0/data1[14]
    SLICE_X25Y26         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.813     1.183    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X25Y26         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X25Y26         FDRE (Hold_fdre_C_D)         0.070     1.219    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 kyberBD_i/montgomery_reduction_2/U0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.883%)  route 0.185ns (59.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.558     0.899    kyberBD_i/montgomery_reduction_2/U0/clk
    SLICE_X23Y11         FDRE                                         r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[8]/Q
                         net (fo=4, routed)           0.185     1.212    kyberBD_i/polyvec_ntt_0/U0/coeff_from_fqmul0[8]
    SLICE_X20Y12         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.826     1.196    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y12         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[8]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.000     1.162    kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kyberBD_i/montgomery_reduction_2/U0/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.282%)  route 0.237ns (62.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.558     0.899    kyberBD_i/montgomery_reduction_2/U0/clk
    SLICE_X23Y11         FDRE                                         r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  kyberBD_i/montgomery_reduction_2/U0/data_out_reg[13]/Q
                         net (fo=4, routed)           0.237     1.277    kyberBD_i/polyvec_ntt_0/U0/coeff_from_fqmul0[13]
    SLICE_X20Y14         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.825     1.195    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y14         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[13]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.059     1.220    kyberBD_i/polyvec_ntt_0/U0/s_coeff_from_fqmul0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][15]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.556     0.897    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X21Y14         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[15]/Q
                         net (fo=1, routed)           0.116     1.154    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob[15]
    SLICE_X20Y13         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][15]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.825     1.195    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y13         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][15]_srl9/CLK
                         clock pessimism             -0.283     0.911    
    SLICE_X20Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][15]_srl9
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_bram_doa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.561%)  route 0.245ns (63.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.557     0.898    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X23Y12         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_bram_doa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  kyberBD_i/polyvec_reduce_0/U0/s_bram_doa_reg[6]/Q
                         net (fo=1, routed)           0.245     1.283    kyberBD_i/polyvec_reduce_0/U0/s_bram_doa_reg_n_0_[6]
    SLICE_X16Y12         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.827     1.197    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X16Y12         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X16Y12         FDRE (Hold_fdre_C_D)         0.060     1.223    kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.778%)  route 0.211ns (56.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.559     0.900    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X20Y7          FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[6]/Q
                         net (fo=1, routed)           0.211     1.274    kyberBD_i/signal_multiplexer_16/U0/data0[6]
    SLICE_X22Y5          FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9808, routed)        0.828     1.198    kyberBD_i/signal_multiplexer_16/U0/clk
    SLICE_X22Y5          FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.047     1.211    kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0    kyberBD_i/montgomery_reduction_0/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    kyberBD_i/montgomery_reduction_1/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6    kyberBD_i/montgomery_reduction_2/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   kyberBD_i/montgomery_reduction_3/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0    kyberBD_i/montgomery_reduction_4/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10   kyberBD_i/montgomery_reduction_5/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3    kyberBD_i/poly_tomont_0/U0/s_do_upper_mont_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    kyberBD_i/poly_tomont_0/U0/s_do_lower_mont_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/barrett_reduce_0/U0/valid_in_vec_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y14  kyberBD_i/barrett_reduce_0/U0/valid_in_vec_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y9   kyberBD_i/montgomery_reduction_4/U0/s_valid_in_vec_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y7   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y7   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y17  kyberBD_i/barrett_reduce_1/U0/valid_in_vec_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y9   kyberBD_i/montgomery_reduction_4/U0/s_valid_in_vec_reg[3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][29]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][30]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][31]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][12]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][15]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y9   kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][9]_srl17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y10  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[7][25]_srl8/CLK



