{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685464743288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685464743288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 23:39:03 2023 " "Processing started: Tue May 30 23:39:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685464743288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685464743288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_alu -c wrapper_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_alu -c wrapper_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685464743288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685464744868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/DA_1/Quartus/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hoctap/da_1/alu_dut/sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hoctap/da_1/alu_dut/sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "../ALU_dut/sqrt.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/sqrt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hoctap/da_1/alu_dut/multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hoctap/da_1/alu_dut/multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ALU_dut/multi.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hoctap/da_1/alu_dut/log_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hoctap/da_1/alu_dut/log_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 log_e " "Found entity 1: log_e" {  } { { "../ALU_dut/log_e.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/log_e.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745049 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../ALU_dut/divide.sv " "Entity \"divide\" obtained from \"../ALU_dut/divide.sv\" instead of from Quartus II megafunction library" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1685464745054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hoctap/da_1/alu_dut/divide.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hoctap/da_1/alu_dut/divide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hoctap/da_1/alu_dut/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hoctap/da_1/alu_dut/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU_dut/alu.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_alu " "Found entity 1: design_alu" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_alu " "Found entity 1: wrapper_alu" {  } { { "wrapper_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/wrapper_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685464745054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_alu " "Elaborating entity \"wrapper_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685464745148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_alu design_alu:dut " "Elaborating entity \"design_alu\" for hierarchy \"design_alu:dut\"" {  } { { "wrapper_alu.sv" "dut" { Text "D:/HocTap/DA_1/Quartus/wrapper_alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745156 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A design_alu.sv(17) " "Verilog HDL Always Construct warning at design_alu.sv(17): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685464745159 "|wrapper_alu|design_alu:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B design_alu.sv(17) " "Verilog HDL Always Construct warning at design_alu.sv(17): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685464745161 "|wrapper_alu|design_alu:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C design_alu.sv(17) " "Verilog HDL Always Construct warning at design_alu.sv(17): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685464745161 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] design_alu.sv(17) " "Inferred latch for \"C\[0\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] design_alu.sv(17) " "Inferred latch for \"C\[1\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] design_alu.sv(17) " "Inferred latch for \"C\[2\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] design_alu.sv(17) " "Inferred latch for \"C\[3\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] design_alu.sv(17) " "Inferred latch for \"B\[0\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] design_alu.sv(17) " "Inferred latch for \"B\[1\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] design_alu.sv(17) " "Inferred latch for \"B\[2\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] design_alu.sv(17) " "Inferred latch for \"B\[3\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] design_alu.sv(17) " "Inferred latch for \"B\[4\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] design_alu.sv(17) " "Inferred latch for \"B\[5\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] design_alu.sv(17) " "Inferred latch for \"B\[6\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] design_alu.sv(17) " "Inferred latch for \"B\[7\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] design_alu.sv(17) " "Inferred latch for \"B\[8\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] design_alu.sv(17) " "Inferred latch for \"B\[9\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] design_alu.sv(17) " "Inferred latch for \"B\[10\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] design_alu.sv(17) " "Inferred latch for \"B\[11\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] design_alu.sv(17) " "Inferred latch for \"B\[12\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] design_alu.sv(17) " "Inferred latch for \"B\[13\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] design_alu.sv(17) " "Inferred latch for \"B\[14\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] design_alu.sv(17) " "Inferred latch for \"B\[15\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] design_alu.sv(17) " "Inferred latch for \"A\[0\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] design_alu.sv(17) " "Inferred latch for \"A\[1\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] design_alu.sv(17) " "Inferred latch for \"A\[2\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] design_alu.sv(17) " "Inferred latch for \"A\[3\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] design_alu.sv(17) " "Inferred latch for \"A\[4\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] design_alu.sv(17) " "Inferred latch for \"A\[5\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] design_alu.sv(17) " "Inferred latch for \"A\[6\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] design_alu.sv(17) " "Inferred latch for \"A\[7\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] design_alu.sv(17) " "Inferred latch for \"A\[8\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] design_alu.sv(17) " "Inferred latch for \"A\[9\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] design_alu.sv(17) " "Inferred latch for \"A\[10\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] design_alu.sv(17) " "Inferred latch for \"A\[11\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] design_alu.sv(17) " "Inferred latch for \"A\[12\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] design_alu.sv(17) " "Inferred latch for \"A\[13\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] design_alu.sv(17) " "Inferred latch for \"A\[14\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] design_alu.sv(17) " "Inferred latch for \"A\[15\]\" at design_alu.sv(17)" {  } { { "design_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745162 "|wrapper_alu|design_alu:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu design_alu:dut\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"design_alu:dut\|alu:alu0\"" {  } { { "design_alu.sv" "alu0" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi design_alu:dut\|alu:alu0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"design_alu:dut\|alu:alu0\|multi:multi0\"" {  } { { "../ALU_dut/alu.sv" "multi0" { Text "D:/HocTap/DA_1/ALU_dut/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide design_alu:dut\|alu:alu0\|divide:divide0 " "Elaborating entity \"divide\" for hierarchy \"design_alu:dut\|alu:alu0\|divide:divide0\"" {  } { { "../ALU_dut/alu.sv" "divide0" { Text "D:/HocTap/DA_1/ALU_dut/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745230 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Quo divide.sv(11) " "Verilog HDL Always Construct warning at divide.sv(11): inferring latch(es) for variable \"Quo\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rem divide.sv(11) " "Verilog HDL Always Construct warning at divide.sv(11): inferring latch(es) for variable \"Rem\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[0\] divide.sv(53) " "Inferred latch for \"Rem\[0\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[1\] divide.sv(53) " "Inferred latch for \"Rem\[1\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[2\] divide.sv(53) " "Inferred latch for \"Rem\[2\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[3\] divide.sv(53) " "Inferred latch for \"Rem\[3\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[4\] divide.sv(53) " "Inferred latch for \"Rem\[4\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[5\] divide.sv(53) " "Inferred latch for \"Rem\[5\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[6\] divide.sv(53) " "Inferred latch for \"Rem\[6\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[7\] divide.sv(53) " "Inferred latch for \"Rem\[7\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[8\] divide.sv(53) " "Inferred latch for \"Rem\[8\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[9\] divide.sv(53) " "Inferred latch for \"Rem\[9\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[10\] divide.sv(53) " "Inferred latch for \"Rem\[10\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[11\] divide.sv(53) " "Inferred latch for \"Rem\[11\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[12\] divide.sv(53) " "Inferred latch for \"Rem\[12\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[13\] divide.sv(53) " "Inferred latch for \"Rem\[13\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[14\] divide.sv(53) " "Inferred latch for \"Rem\[14\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rem\[15\] divide.sv(53) " "Inferred latch for \"Rem\[15\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[0\] divide.sv(53) " "Inferred latch for \"Quo\[0\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[1\] divide.sv(53) " "Inferred latch for \"Quo\[1\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[2\] divide.sv(53) " "Inferred latch for \"Quo\[2\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[3\] divide.sv(53) " "Inferred latch for \"Quo\[3\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[4\] divide.sv(53) " "Inferred latch for \"Quo\[4\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[5\] divide.sv(53) " "Inferred latch for \"Quo\[5\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[6\] divide.sv(53) " "Inferred latch for \"Quo\[6\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[7\] divide.sv(53) " "Inferred latch for \"Quo\[7\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[8\] divide.sv(53) " "Inferred latch for \"Quo\[8\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[9\] divide.sv(53) " "Inferred latch for \"Quo\[9\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[10\] divide.sv(53) " "Inferred latch for \"Quo\[10\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[11\] divide.sv(53) " "Inferred latch for \"Quo\[11\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[12\] divide.sv(53) " "Inferred latch for \"Quo\[12\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[13\] divide.sv(53) " "Inferred latch for \"Quo\[13\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[14\] divide.sv(53) " "Inferred latch for \"Quo\[14\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quo\[15\] divide.sv(53) " "Inferred latch for \"Quo\[15\]\" at divide.sv(53)" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685464745235 "|wrapper_alu|design_alu:dut|alu:alu0|divide:divide0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_e design_alu:dut\|alu:alu0\|log_e:log_e0 " "Elaborating entity \"log_e\" for hierarchy \"design_alu:dut\|alu:alu0\|log_e:log_e0\"" {  } { { "../ALU_dut/alu.sv" "log_e0" { Text "D:/HocTap/DA_1/ALU_dut/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt design_alu:dut\|alu:alu0\|sqrt:sqrt " "Elaborating entity \"sqrt\" for hierarchy \"design_alu:dut\|alu:alu0\|sqrt:sqrt\"" {  } { { "../ALU_dut/alu.sv" "sqrt" { Text "D:/HocTap/DA_1/ALU_dut/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 22 sqrt.sv(16) " "Verilog HDL assignment warning at sqrt.sv(16): truncated value with size 46 to match size of target (22)" {  } { { "../ALU_dut/sqrt.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/sqrt.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745255 "|wrapper_alu|design_alu:dut|alu:alu0|sqrt:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec design_alu:dut\|bin2dec:bin2dec0 " "Elaborating entity \"bin2dec\" for hierarchy \"design_alu:dut\|bin2dec:bin2dec0\"" {  } { { "design_alu.sv" "bin2dec0" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(20) " "Verilog HDL assignment warning at bin2dec.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745264 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(21) " "Verilog HDL assignment warning at bin2dec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745264 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(31) " "Verilog HDL assignment warning at bin2dec.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745264 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(32) " "Verilog HDL assignment warning at bin2dec.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745264 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(42) " "Verilog HDL assignment warning at bin2dec.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745264 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(43) " "Verilog HDL assignment warning at bin2dec.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745266 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(53) " "Verilog HDL assignment warning at bin2dec.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745266 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(54) " "Verilog HDL assignment warning at bin2dec.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745266 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec.sv(58) " "Verilog HDL assignment warning at bin2dec.sv(58): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745266 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec.sv(62) " "Verilog HDL assignment warning at bin2dec.sv(62): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/DA_1/Quartus/bin2dec.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685464745266 "|wrapper_alu|design_alu:dut|bin2dec:bin2dec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD design_alu:dut\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"design_alu:dut\|LCD:LCD\"" {  } { { "design_alu.sv" "LCD" { Text "D:/HocTap/DA_1/Quartus/design_alu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685464745275 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[15\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[15\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[0\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[0\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[2\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[2\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[1\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[1\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[4\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[4\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[3\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[3\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[5\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[5\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[6\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[6\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[7\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[7\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[8\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[8\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[9\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[9\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[10\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[10\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[11\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[11\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[12\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[12\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[13\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[13\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[14\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Quo\[14\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[15\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[15\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[2\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[2\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[1\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[1\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[0\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[0\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[4\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[4\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[3\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[3\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[5\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[5\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[6\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[6\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[7\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[7\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[8\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[8\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[9\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[9\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[10\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[10\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[11\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[11\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[12\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[12\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[13\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[13\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[14\] " "LATCH primitive \"design_alu:dut\|alu:alu0\|divide:divide0\|Rem\[14\]\" is permanently enabled" {  } { { "../ALU_dut/divide.sv" "" { Text "D:/HocTap/DA_1/ALU_dut/divide.sv" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1685464767271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/wrapper_alu.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685464770507 "|wrapper_alu|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "wrapper_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/wrapper_alu.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685464770507 "|wrapper_alu|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper_alu.sv" "" { Text "D:/HocTap/DA_1/Quartus/wrapper_alu.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685464770507 "|wrapper_alu|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685464770507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685464778583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685464778583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7727 " "Implemented 7727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685464779140 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685464779140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7693 " "Implemented 7693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685464779140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685464779140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685464779175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 23:39:39 2023 " "Processing ended: Tue May 30 23:39:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685464779175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685464779175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685464779175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685464779175 ""}
