Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.246 sec.
INFO-FLOW: Workspace D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1 opened at Mon Sep 15 13:33:37 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.341 sec.
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 7.351 sec.
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.406 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.81 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute     config_interface -m_axi_addr64=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=1 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.746 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.597 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.832 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_matmul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.cpp.xilinx-performance-pragma-detector.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 522.270 MB.
Execute         set_directive_top kernel_matmul -name=kernel_matmul 
INFO: [HLS 200-10] Analyzing design file 'kernel_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_matmul.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_matmul.cpp -foptimization-record-file=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.cpp.clang.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/clang.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp  -target fpga  -directive=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.287 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp  -target fpga  -directive=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.208 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 0.162 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.531 seconds; current allocated memory: 524.586 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.g.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.163 sec.
Execute         run_link_or_opt -opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.234 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.09 sec.
Execute         run_link_or_opt -opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_matmul -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_matmul -reflow-float-conversion -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.002 sec.
Execute         run_link_or_opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_matmul 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_matmul -mllvm -hls-db-dir -mllvm D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 71 Compile/Link (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 63 Unroll/Inline (step 1) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 51 Unroll/Inline (step 2) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Unroll/Inline (step 3) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Unroll/Inline (step 4) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Array/Struct (step 1) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Array/Struct (step 2) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Array/Struct (step 3) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Array/Struct (step 4) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 53 Array/Struct (step 5) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 53 Performance (step 1) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Performance (step 2) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Performance (step 3) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 52 Performance (step 4) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 72 HW Transforms (step 1) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 80 HW Transforms (step 2) (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth_design_size.rpt:2)
Command         send_msg_by_id done; 0.985 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.975 seconds; current allocated memory: 526.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 526.461 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.0.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.111 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 530.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.1.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 532.016 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.g.1.bc to D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.1.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 552.715 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.2.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_23_2'(kernel_matmul.cpp:23:20) and 'VITIS_LOOP_26_3'(kernel_matmul.cpp:26:22) in function 'kernel_matmul' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_23_2' (kernel_matmul.cpp:23:20) in function 'kernel_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.3.bc -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 564.402 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.369 sec.
Command       elaborate done; 12.894 sec.
Execute       ap_eval exec zip -j D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.261 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_matmul' ...
Execute         ap_set_top_model kernel_matmul 
Execute         get_model_list kernel_matmul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_matmul 
Execute         preproc_iomode -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         preproc_iomode -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         get_model_list kernel_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO-FLOW: Configuring Module : kernel_matmul_Pipeline_VITIS_LOOP_17_1 ...
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         apply_spec_resource_limit kernel_matmul_Pipeline_VITIS_LOOP_17_1 
INFO-FLOW: Configuring Module : kernel_matmul_Pipeline_VITIS_LOOP_26_3 ...
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         apply_spec_resource_limit kernel_matmul_Pipeline_VITIS_LOOP_26_3 
INFO-FLOW: Configuring Module : kernel_matmul ...
Execute         set_default_model kernel_matmul 
Execute         apply_spec_resource_limit kernel_matmul 
INFO-FLOW: Model list for preprocess: kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO-FLOW: Preprocessing Module: kernel_matmul_Pipeline_VITIS_LOOP_17_1 ...
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         cdfg_preprocess -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         rtl_gen_preprocess kernel_matmul_Pipeline_VITIS_LOOP_17_1 
INFO-FLOW: Preprocessing Module: kernel_matmul_Pipeline_VITIS_LOOP_26_3 ...
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         cdfg_preprocess -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         rtl_gen_preprocess kernel_matmul_Pipeline_VITIS_LOOP_26_3 
INFO-FLOW: Preprocessing Module: kernel_matmul ...
Execute         set_default_model kernel_matmul 
Execute         cdfg_preprocess -model kernel_matmul 
Execute         rtl_gen_preprocess kernel_matmul 
INFO-FLOW: Model list for synthesis: kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         schedule -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 568.070 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_matmul_Pipeline_VITIS_LOOP_17_1.
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         bind -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 569.156 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_matmul_Pipeline_VITIS_LOOP_17_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul_Pipeline_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         schedule -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_26_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 569.344 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_matmul_Pipeline_VITIS_LOOP_26_3.
Execute         set_default_model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         bind -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 569.352 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.bind.adb -f 
INFO-FLOW: Finish binding kernel_matmul_Pipeline_VITIS_LOOP_26_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_matmul 
Execute         schedule -model kernel_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 569.496 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_matmul.
Execute         set_default_model kernel_matmul 
Execute         bind -model kernel_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 569.844 MB.
Execute         syn_report -verbosereport -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.bind.adb -f 
INFO-FLOW: Finish binding kernel_matmul.
Execute         get_model_list kernel_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         rtl_gen_preprocess kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         rtl_gen_preprocess kernel_matmul 
INFO-FLOW: Model list for RTL generation: kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matmul_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -top_prefix kernel_matmul_ -sub_prefix kernel_matmul_ -mg_file D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_matmul_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matmul_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 571.500 MB.
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_matmul_Pipeline_VITIS_LOOP_17_1 -style xilinx -f -lang vhdl -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/vhdl/kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         gen_rtl kernel_matmul_Pipeline_VITIS_LOOP_17_1 -style xilinx -f -lang vlog -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/verilog/kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_17_1 
Execute         syn_report -csynth -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_Pipeline_VITIS_LOOP_17_1_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_Pipeline_VITIS_LOOP_17_1_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -f -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.adb 
Execute         db_write -model kernel_matmul_Pipeline_VITIS_LOOP_17_1 -bindview -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_matmul_Pipeline_VITIS_LOOP_17_1 -p D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matmul_Pipeline_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -top_prefix kernel_matmul_ -sub_prefix kernel_matmul_ -mg_file D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_matmul_Pipeline_VITIS_LOOP_26_3' pipeline 'VITIS_LOOP_26_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matmul_Pipeline_VITIS_LOOP_26_3'.
Command         create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 573.660 MB.
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_matmul_Pipeline_VITIS_LOOP_26_3 -style xilinx -f -lang vhdl -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/vhdl/kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         gen_rtl kernel_matmul_Pipeline_VITIS_LOOP_26_3 -style xilinx -f -lang vlog -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/verilog/kernel_matmul_kernel_matmul_Pipeline_VITIS_LOOP_26_3 
Execute         syn_report -csynth -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_Pipeline_VITIS_LOOP_26_3_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_Pipeline_VITIS_LOOP_26_3_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -f -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.adb 
Execute         db_write -model kernel_matmul_Pipeline_VITIS_LOOP_26_3 -bindview -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_matmul_Pipeline_VITIS_LOOP_26_3 -p D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_matmul -top_prefix  -sub_prefix kernel_matmul_ -mg_file D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/i_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/i_mat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/o_vec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/vec_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matmul/col_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'i_vec', 'i_mat', 'o_vec', 'vec_size', 'col_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matmul'.
INFO: [RTMG 210-278] Implementing memory 'kernel_matmul_vec_local_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.206 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.344 seconds; current allocated memory: 577.152 MB.
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_matmul -istop -style xilinx -f -lang vhdl -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/vhdl/kernel_matmul 
Execute         gen_rtl kernel_matmul -istop -style xilinx -f -lang vlog -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/verilog/kernel_matmul 
Execute         syn_report -csynth -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/kernel_matmul_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model kernel_matmul -f -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.adb 
Execute         db_write -model kernel_matmul -bindview -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_matmul -p D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul 
Execute         export_constraint_db -f -tool general -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.constraint.tcl 
Execute         syn_report -designview -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.design.xml 
Command         syn_report done; 0.109 sec.
Execute         syn_report -csynthDesign -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth.rpt -MHOut D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -wcfg -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_matmul -o D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.protoinst 
Execute         sc_get_clocks kernel_matmul 
Execute         sc_get_portdomain kernel_matmul 
INFO-FLOW: Model list for RTL component generation: kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO-FLOW: Handling components in module [kernel_matmul_Pipeline_VITIS_LOOP_17_1] ... 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
INFO-FLOW: Found component kernel_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_matmul_Pipeline_VITIS_LOOP_26_3] ... 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.compgen.tcl 
INFO-FLOW: Found component kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: Found component kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component kernel_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_matmul] ... 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.tcl 
INFO-FLOW: Found component kernel_matmul_vec_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_matmul_vec_local_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_matmul_gmem0_m_axi.
INFO-FLOW: Append model kernel_matmul_gmem0_m_axi
INFO-FLOW: Found component kernel_matmul_gmem1_m_axi.
INFO-FLOW: Append model kernel_matmul_gmem1_m_axi
INFO-FLOW: Found component kernel_matmul_control_s_axi.
INFO-FLOW: Append model kernel_matmul_control_s_axi
INFO-FLOW: Append model kernel_matmul_Pipeline_VITIS_LOOP_17_1
INFO-FLOW: Append model kernel_matmul_Pipeline_VITIS_LOOP_26_3
INFO-FLOW: Append model kernel_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_matmul_flow_control_loop_pipe_sequential_init kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1 kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1 kernel_matmul_flow_control_loop_pipe_sequential_init kernel_matmul_vec_local_RAM_AUTO_1R1W kernel_matmul_gmem0_m_axi kernel_matmul_gmem1_m_axi kernel_matmul_control_s_axi kernel_matmul_Pipeline_VITIS_LOOP_17_1 kernel_matmul_Pipeline_VITIS_LOOP_26_3 kernel_matmul
INFO-FLOW: Generating D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model kernel_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_matmul_vec_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_matmul_gmem0_m_axi
INFO-FLOW: To file: write model kernel_matmul_gmem1_m_axi
INFO-FLOW: To file: write model kernel_matmul_control_s_axi
INFO-FLOW: To file: write model kernel_matmul_Pipeline_VITIS_LOOP_17_1
INFO-FLOW: To file: write model kernel_matmul_Pipeline_VITIS_LOOP_26_3
INFO-FLOW: To file: write model kernel_matmul
INFO-FLOW: Generating D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.118 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/vhdl' dstVlogDir='D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/vlog' tclDir='D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db' modelList='kernel_matmul_flow_control_loop_pipe_sequential_init
kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1
kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1
kernel_matmul_flow_control_loop_pipe_sequential_init
kernel_matmul_vec_local_RAM_AUTO_1R1W
kernel_matmul_gmem0_m_axi
kernel_matmul_gmem1_m_axi
kernel_matmul_control_s_axi
kernel_matmul_Pipeline_VITIS_LOOP_17_1
kernel_matmul_Pipeline_VITIS_LOOP_26_3
kernel_matmul
' expOnly='0'
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.compgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.compgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.455 seconds; current allocated memory: 581.469 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_matmul_flow_control_loop_pipe_sequential_init
kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1
kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1
kernel_matmul_flow_control_loop_pipe_sequential_init
kernel_matmul_vec_local_RAM_AUTO_1R1W
kernel_matmul_gmem0_m_axi
kernel_matmul_gmem1_m_axi
kernel_matmul_control_s_axi
kernel_matmul_Pipeline_VITIS_LOOP_17_1
kernel_matmul_Pipeline_VITIS_LOOP_26_3
kernel_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.tbgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.dataonly.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.dataonly.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.rtl_wrap.cfg.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.compgen.dataonly.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_17_1.tbgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul_Pipeline_VITIS_LOOP_26_3.tbgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.tbgen.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/kernel_matmul.constraint.tcl 
Execute         sc_get_clocks kernel_matmul 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/impl/misc/kernel_matmul_fadd_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute         source D:/College/Project/LLma2_110M/Source_Code/matmul_simple_hls/solution1/impl/misc/kernel_matmul_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST kernel_matmul MODULE2INSTS {kernel_matmul kernel_matmul kernel_matmul_Pipeline_VITIS_LOOP_17_1 grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 kernel_matmul_Pipeline_VITIS_LOOP_26_3 grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187} INST2MODULE {kernel_matmul kernel_matmul grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 kernel_matmul_Pipeline_VITIS_LOOP_17_1 grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187 kernel_matmul_Pipeline_VITIS_LOOP_26_3} INSTDATA {kernel_matmul {DEPTH 1 CHILDREN {grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187}} grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176 {DEPTH 2 CHILDREN {}} grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_matmul_Pipeline_VITIS_LOOP_17_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_113_p2 SOURCE kernel_matmul.cpp:17 VARIABLE icmp_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_119_p2 SOURCE kernel_matmul.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_137_p2 SOURCE kernel_matmul.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_matmul_Pipeline_VITIS_LOOP_26_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_158_p2 SOURCE kernel_matmul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_164_p2 SOURCE kernel_matmul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_174_p2 SOURCE kernel_matmul.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_188_p2 SOURCE kernel_matmul.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U6 SOURCE kernel_matmul.cpp:29 VARIABLE mul LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U5 SOURCE kernel_matmul.cpp:29 VARIABLE sum_1 LOOP VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} kernel_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vec_local_U SOURCE kernel_matmul.cpp:14 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 768 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_fu_198_p2 SOURCE {} VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_204_p2 SOURCE kernel_matmul.cpp:17 VARIABLE xor_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_fu_210_p3 SOURCE kernel_matmul.cpp:17 VARIABLE select_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_23_fu_218_p2 SOURCE kernel_matmul.cpp:17 VARIABLE empty_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_1_fu_224_p2 SOURCE kernel_matmul.cpp:17 VARIABLE xor_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_1_fu_230_p3 SOURCE kernel_matmul.cpp:17 VARIABLE select_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_24_fu_252_p2 SOURCE {} VARIABLE empty_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln23_fu_257_p2 SOURCE kernel_matmul.cpp:23 VARIABLE xor_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_fu_262_p3 SOURCE kernel_matmul.cpp:23 VARIABLE select_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_25_fu_270_p2 SOURCE kernel_matmul.cpp:23 VARIABLE empty_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln23_1_fu_276_p2 SOURCE kernel_matmul.cpp:23 VARIABLE xor_ln23_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_1_fu_282_p3 SOURCE kernel_matmul.cpp:23 VARIABLE select_ln23_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_301_p2 SOURCE kernel_matmul.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_306_p2 SOURCE kernel_matmul.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_311_p2 SOURCE kernel_matmul.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_323_p2 SOURCE kernel_matmul.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.652 seconds; current allocated memory: 587.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matmul.
Execute         syn_report -model kernel_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 5.209 sec.
Command     csynth_design done; 18.929 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:18; Allocated memory: 65.730 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
