
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111539                       # Number of seconds simulated
sim_ticks                                111539051500                       # Number of ticks simulated
final_tick                               111539051500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269982                       # Simulator instruction rate (inst/s)
host_op_rate                                   313016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              151841830                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688660                       # Number of bytes of host memory used
host_seconds                                   734.57                       # Real time elapsed on the host
sim_insts                                   198322096                       # Number of instructions simulated
sim_ops                                     229933423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          274624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          345280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       848064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1467968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       274624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        274624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2462133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3095597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7603292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13161023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2462133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2462133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           61396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                61396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           61396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2462133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3095597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7603292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13222418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        107                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1466560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1467968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  111538979500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.769623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.817340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.802614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3290     55.90%     55.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1143     19.42%     75.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          289      4.91%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      2.33%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      1.95%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      1.27%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.90%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      0.90%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          731     12.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4546.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    703.665710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9301.632045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.358321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.341641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1823048279                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2252704529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     79556.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                98306.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      47                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4840261.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24154620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12819510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                92027460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 448920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2887578720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            665305140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            182911200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5833426170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4530238080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21169518930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            35399322330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            317.371546                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         109601767267                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    377671000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1229892000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85011647500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11797505976                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     329680983                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12792654041                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17949960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9517860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71585640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1874037360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            435715410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            116363520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3937362780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2913018240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23051757900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32427909600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            290.731442                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         110278710376                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    236580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     797954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  94058638500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7585998068                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     225288124                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8634592808                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                67467838                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37774598                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7112332                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             42843221                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31111950                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.618140                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                13539829                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             985716                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4145459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4087478                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            57981                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        86815                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        223078104                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8329964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      359343237                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    67467838                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48739257                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     206985923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                14247750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4497                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         16727                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         8861                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 131092959                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 49519                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          222469847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.909545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.054592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20596867      9.26%      9.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 72892897     32.77%     42.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 35016964     15.74%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 93963119     42.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            222469847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.302440                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.610840                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18551061                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18113431                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 174412211                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4333704                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7059440                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             26186217                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 66817                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              368593740                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              29088833                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7059440                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 40978169                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12121170                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         578267                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 156084814                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5647987                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              338721858                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              14425268                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1174275                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1744161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 211175                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1329230                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           454329294                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1588626617                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        437971251                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748955                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                148580339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9656                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6547                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7842990                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             41658115                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27123593                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1400928                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5863033                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  324628391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12256                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 277230446                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           6012516                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        94707223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    276921981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            741                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     222469847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.246148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.074334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            74593114     33.53%     33.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50222304     22.57%     56.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            67408238     30.30%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28793549     12.94%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1452191      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 451      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       222469847                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                32250875     67.40%     67.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   7252      0.02%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10242698     21.41%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5347337     11.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             213235850     76.92%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1967251      0.71%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37956301     13.69%     91.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24068072      8.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              277230446                       # Type of FU issued
system.cpu.iq.rate                           1.242751                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    47848176                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.172594                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          830791385                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         419360461                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    259179609                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              325078592                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1419469                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16046976                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       375425                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12677                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5322323                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1425830                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         60509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7059440                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6741991                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                109128                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           324641311                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              41658115                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             27123593                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6505                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12103                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 76939                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12677                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4987842                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2703784                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7691626                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             263839797                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33182591                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          13390649                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           664                       # number of nop insts executed
system.cpu.iew.exec_refs                     56174432                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 38376678                       # Number of branches executed
system.cpu.iew.exec_stores                   22991841                       # Number of stores executed
system.cpu.iew.exec_rate                     1.182724                       # Inst execution rate
system.cpu.iew.wb_sent                      259436033                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     259179625                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 158116994                       # num instructions producing a value
system.cpu.iew.wb_consumers                 359481737                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.161834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.439847                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        80202223                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7047897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    209031777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.099993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.567158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     99951730     47.82%     47.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53124194     25.41%     73.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     28775874     13.77%     87.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11735899      5.61%     92.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5988596      2.86%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3398462      1.63%     97.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2160307      1.03%     98.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1032472      0.49%     98.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2864243      1.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    209031777                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322096                       # Number of instructions committed
system.cpu.commit.committedOps              229933423                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412409                       # Number of memory references committed
system.cpu.commit.loads                      25611139                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035091                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897048     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611139     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801254      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933423                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2864243                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    516302218                       # The number of ROB reads
system.cpu.rob.rob_writes                   633727846                       # The number of ROB writes
system.cpu.timesIdled                           10138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          608257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322096                       # Number of Instructions Simulated
system.cpu.committedOps                     229933423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.124827                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.124827                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.889025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.889025                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                322319195                       # number of integer regfile reads
system.cpu.int_regfile_writes               185045242                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 898394883                       # number of cc regfile reads
system.cpu.cc_regfile_writes                158820599                       # number of cc regfile writes
system.cpu.misc_regfile_reads                51062506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            697052                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.454554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49722514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            698076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.227938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          83530500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.454554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102964938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102964938                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     29001570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29001570                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20709452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20709452                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5774                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5774                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49711022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49711022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49711022                       # number of overall hits
system.cpu.dcache.overall_hits::total        49711022                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       707777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        707777                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       702842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       702842                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          327                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          327                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1410619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1410619                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1410619                       # number of overall misses
system.cpu.dcache.overall_misses::total       1410619                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7294437500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7294437500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6218763782                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218763782                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      2434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13513201282                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13513201282                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13513201282                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13513201282                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29709347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29709347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51121641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51121641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51121641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51121641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.023823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023823                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032824                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.053598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.053598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027593                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10306.123963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10306.123963                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8848.025277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8848.025277                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  7444.954128                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7444.954128                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9579.625173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9579.625173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9579.625173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9579.625173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1078                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       442143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               259                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55013                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.162162                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.037064                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       697052                       # number of writebacks
system.cpu.dcache.writebacks::total            697052                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       196164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       196164                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       516364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       516364                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          327                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          327                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       712528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       712528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       712528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       712528                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       511613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       511613                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186478                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       698091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       698091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       698091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       698091                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5147565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5147565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1793113431                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1793113431                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6940678931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6940678931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6940678931                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6940678931                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013655                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10061.443904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10061.443904                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9615.683518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9615.683518                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9942.369879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9942.369879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9942.369879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9942.369879                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            113418                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.739560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           130971365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            113930                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1149.577504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         286762500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.739560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         262299749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        262299749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    130971365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       130971365                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     130971365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        130971365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    130971365                       # number of overall hits
system.cpu.icache.overall_hits::total       130971365                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       121537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        121537                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       121537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         121537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       121537                       # number of overall misses
system.cpu.icache.overall_misses::total        121537                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1534887355                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1534887355                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1534887355                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1534887355                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1534887355                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1534887355                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    131092902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    131092902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    131092902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    131092902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    131092902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    131092902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000927                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000927                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000927                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000927                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000927                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000927                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12628.971877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12628.971877                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12628.971877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12628.971877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12628.971877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12628.971877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       159295                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         2555                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              6793                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.449875                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   283.888889                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       113418                       # number of writebacks
system.cpu.icache.writebacks::total            113418                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7592                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7592                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7592                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7592                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7592                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7592                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       113945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       113945                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       113945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       113945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       113945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       113945                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1328829872                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1328829872                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1328829872                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1328829872                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1328829872                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1328829872                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11662.028803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11662.028803                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11662.028803                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11662.028803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11662.028803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11662.028803                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1456646                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1456996                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  307                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                181484                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       177                       # number of replacements
system.l2.tags.tagsinuse                 14610.872548                       # Cycle average of tags in use
system.l2.tags.total_refs                      728421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.418433                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14172.607751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   438.264797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014618                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.529968                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13772941                       # Number of tag accesses
system.l2.tags.data_accesses                 13772941                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       685338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           685338                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       121720                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           121720                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             183110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                183110                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          109632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             109632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         508367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            508367                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                109632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                691477                       # number of demand (read+write) hits
system.l2.demand_hits::total                   801109                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               109632                       # number of overall hits
system.l2.overall_hits::cpu.data               691477                       # number of overall hits
system.l2.overall_hits::total                  801109                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3368                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4298                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3231                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4298                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6599                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10897                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4298                       # number of overall misses
system.l2.overall_misses::cpu.data               6599                       # number of overall misses
system.l2.overall_misses::total                 10897                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    291889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     291889500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    494879000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    494879000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1055288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1055288000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     494879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1347177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1842056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    494879000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1347177500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1842056500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       685338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       685338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       121720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       121720                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       113930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         113930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       511598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        511598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            113930                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            698076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               812006                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           113930                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           698076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              812006                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018061                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.037725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037725                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006316                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.037725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013420                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.037725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013420                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86665.528504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86665.528504                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 115141.693811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115141.693811                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 326613.432374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 326613.432374                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 115141.693811                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 204148.734657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169042.534643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 115141.693811                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 204148.734657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169042.534643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  107                       # number of writebacks
system.l2.writebacks::total                       107                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1173                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1211                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1211                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       199962                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         199962                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2195                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4291                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3200                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       199962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           209648                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1282768487                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1282768487                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       231000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       231000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    245531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    245531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    468704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    468704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1033339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1033339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    468704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1278871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1747575500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    468704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1278871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1282768487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3030343987                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.037663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006255                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.037663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.037663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258185                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6415.061297                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6415.061297                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15400                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 111859.453303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111859.453303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 109229.666744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109229.666744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 322918.593750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 322918.593750                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 109229.666744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 237047.451344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 180422.826760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 109229.666744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 237047.451344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6415.061297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14454.437853                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          107                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2195                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1474816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1474816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22952                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33473943                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120489083                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1622506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       810499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         186711                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       186628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           83                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111539051500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            625543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       685445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       125132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              70                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           202935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        113945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       511598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       341293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2093234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2434527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14550272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     89288192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103838464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203127                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1015148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390594                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 824799     81.25%     81.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190266     18.74%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     83      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1015148                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1621723000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         170995843                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1047137468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
