Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 28 11:59:01 2019
| Host         : eolab running 64-bit SUSE Linux Enterprise Server 12
| Command      : report_clock_utilization -file base_zynq_design_wrapper_clock_utilization_routed.rpt
| Design       : base_zynq_design_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Clock Region Cell Placement per Global Clock: Region X0Y0
12. Clock Region Cell Placement per Global Clock: Region X0Y2
13. Clock Region Cell Placement per Global Clock: Region X1Y2
14. Clock Region Cell Placement per Global Clock: Region X0Y3
15. Clock Region Cell Placement per Global Clock: Region X1Y3
16. Clock Region Cell Placement per Global Clock: Region X0Y4
17. Clock Region Cell Placement per Global Clock: Region X1Y4
18. Clock Region Cell Placement per Global Clock: Region X0Y5
19. Clock Region Cell Placement per Global Clock: Region X1Y5
20. Clock Region Cell Placement per Global Clock: Region X0Y6
21. Clock Region Cell Placement per Global Clock: Region X1Y6

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    5 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    0 |        16 |   0 |            0 |      0 |
| BUFR     |    0 |        32 |   0 |            0 |      0 |
| MMCM     |    1 |         8 |   0 |            0 |      0 |
| PLL      |    0 |         8 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+---------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                 | Driver Pin                                                                       | Net                                                                         |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+---------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 9 |       15332 |               0 |       25.000 | clk_out1_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O                                  | base_zynq_design_i/clk_wiz_1/inst/clk_out1                                  |
| g1        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 6 |        5020 |               0 |       12.500 | clk_out3_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O                                  | base_zynq_design_i/clk_wiz_1/inst/clk_out3                                  |
| g2        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |                 9 |        4930 |               0 |       12.500 | clk_out2_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O        | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG          |
| g3        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |                 1 |           1 |               0 |       50.000 | clkfbout_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clkf_buf/O                                     | base_zynq_design_i/clk_wiz_1/inst/clkfbout_buf_base_zynq_design_clk_wiz_1_0 |
| g4        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 1 |           1 |               0 |       10.000 | clk_fpga_0                            | base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0                      |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+---------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                          | Driver Pin                                                    | Net                                                                     |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              25.000 | clk_out1_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0       | base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0 |
| src0      | g2        | MMCME2_ADV/CLKOUT1  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              12.500 | clk_out2_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1       | base_zynq_design_i/clk_wiz_1/inst/clk_out2_base_zynq_design_clk_wiz_1_0 |
| src0      | g1        | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              12.500 | clk_out3_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2       | base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0 |
| src0      | g3        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X0Y0 | X0Y0         |           1 |               0 |              50.000 | clkfbout_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT      | base_zynq_design_i/clk_wiz_1/inst/clkfbout_base_zynq_design_clk_wiz_1_0 |
| src1      | g4        | PS7/FCLKCLK[0]      | PS7_X0Y0   | PS7_X0Y0        | X0Y6         |           1 |               0 |              10.000 | clk_fpga_0                            | base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]     |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   38 |  4500 |   10 |  1600 |   16 |    80 |    0 |    40 |    0 |    80 |
| X1Y2              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    8 |  3700 |    3 |  1050 |   13 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  913 |  4500 |  291 |  1600 |   17 |    80 |   20 |    40 |   62 |    80 |
| X1Y3              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |   62 |  3550 |    9 |  1000 |    4 |    70 |    9 |    35 |   42 |    60 |
| X0Y4              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5883 |  4500 | 2009 |  1600 |   10 |    80 |    3 |    40 |   46 |    80 |
| X1Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  634 |  4100 |  278 |  1150 |   10 |   100 |    0 |    50 |   42 |    60 |
| X0Y5              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 7481 |  3200 | 2501 |  1000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y5              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2060 |  3500 |  739 |  1150 |    0 |   100 |    1 |    50 |    0 |    60 |
| X0Y6              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 6444 |  3200 | 2175 |  1000 |    0 |    40 |    8 |    20 |    0 |    40 |
| X1Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1048 |  3500 |  389 |  1150 |    0 |   100 |    7 |    50 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  3 |  2 |
| Y5 |  3 |  3 |
| Y4 |  3 |  2 |
| Y3 |  2 |  2 |
| Y2 |  2 |  2 |
| Y1 |  0 |  0 |
| Y0 |  2 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_out1_base_zynq_design_clk_wiz_1_0 |      25.000 | {0.000 12.500} |       15275 |        0 |              0 |        0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1 |
+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y6 |  6364 |  1047 |
| Y5 |  4681 |  1833 |
| Y4 |  1036 |     0 |
| Y3 |   243 |    17 |
| Y2 |    30 |    24 |
| Y1 |     0 |     0 |
| Y0 |     0 |     0 |
+----+-------+-------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------+
| g1        | BUFG/O          | n/a               | clk_out3_base_zynq_design_clk_wiz_1_0 |      12.500 | {0.000 6.250} |        5011 |        0 |              0 |        0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3 |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y6 |    86 |    8 |
| Y5 |  2790 |  138 |
| Y4 |  1959 |   30 |
| Y3 |     0 |    0 |
| Y2 |     0 |    0 |
| Y1 |     0 |    0 |
| Y0 |     0 |    0 |
+----+-------+------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
| g2        | BUFG/O          | n/a               | clk_out2_base_zynq_design_clk_wiz_1_0 |      12.500 | {0.000 6.250} |        4930 |        0 |              0 |        0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y6 |     4 |    0 |
| Y5 |    93 |   90 |
| Y4 |  2992 |  690 |
| Y3 |   840 |  121 |
| Y2 |    68 |   32 |
| Y1 |     0 |    0 |
| Y0 |     0 |    0 |
+----+-------+------+


9. Device Cell Placement Summary for Global Clock g3
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                         |
+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------+
| g3        | BUFG/O          | n/a               | clkfbout_base_zynq_design_clk_wiz_1_0 |      50.000 | {0.000 25.000} |           0 |        0 |              1 |        0 | base_zynq_design_i/clk_wiz_1/inst/clkfbout_buf_base_zynq_design_clk_wiz_1_0 |
+-----------+-----------------+-------------------+---------------------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  0 |
+----+----+----+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                    |
+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------+
| g4        | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+--------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  0 |
+----+----+----+


11. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------+
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clkfbout_buf_base_zynq_design_clk_wiz_1_0 |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          30 |               0 |  0 |      0 |   16 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g2        | n/a   | BUFG/O          | None       |          68 |               0 | 38 |      0 |   16 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          24 |               0 |  0 |      0 |   13 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g2        | n/a   | BUFG/O          | None       |          32 |               0 |  8 |      0 |   13 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         243 |               0 | 189 |      0 |   37 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g2        | n/a   | BUFG/O          | None       |         840 |               0 | 724 |      0 |   37 |  62 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          17 |               0 |  0 |      0 |   13 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g2        | n/a   | BUFG/O          | None       |         121 |               0 | 62 |      0 |   13 |  42 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1036 |               0 | 1033 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g1        | n/a   | BUFG/O          | None       |        1959 |               0 | 1933 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |
| g2        | n/a   | BUFG/O          | None       |        2992 |               0 | 2917 |      0 |   13 |  46 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g1        | n/a   | BUFG/O          | None       |          30 |               0 |   8 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |
| g2        | n/a   | BUFG/O          | None       |         690 |               0 | 626 |      0 |   10 |  42 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        4681 |               0 | 4598 |     83 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g1        | n/a   | BUFG/O          | None       |        2790 |               0 | 2790 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |
| g2        | n/a   | BUFG/O          | None       |          93 |               0 |   93 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1833 |               0 | 1832 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g1        | n/a   | BUFG/O          | None       |         138 |               0 |  138 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |
| g2        | n/a   | BUFG/O          | None       |          90 |               0 |   90 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        6364 |               0 | 6355 |      0 |    8 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |
| g1        | n/a   | BUFG/O          | None       |          86 |               0 |   85 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |
| g2        | n/a   | BUFG/O          | None       |           4 |               0 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1047 |               0 | 1040 |      0 |    7 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1 |
| g1        | n/a   | BUFG/O          | None       |           8 |               0 |    8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y2 [get_cells base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells base_zynq_design_i/clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells base_zynq_design_i/clk_wiz_1/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells base_zynq_design_i/clk_wiz_1/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG" driven by instance "base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "base_zynq_design_i/clk_wiz_1/inst/clk_out3" driven by instance "base_zynq_design_i/clk_wiz_1/inst/clkout3_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="base_zynq_design_i/clk_wiz_1/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out3}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "base_zynq_design_i/clk_wiz_1/inst/clk_out1" driven by instance "base_zynq_design_i/clk_wiz_1/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="base_zynq_design_i/clk_wiz_1/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_base_zynq_design_i/clk_wiz_1/inst/clk_out1}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
