
---------- Begin Simulation Statistics ----------
final_tick                                89126452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879296                       # Number of bytes of host memory used
host_op_rate                                    94971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2002.81                       # Real time elapsed on the host
host_tick_rate                               44500761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089126                       # Number of seconds simulated
sim_ticks                                 89126452000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 117503986                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 72379978                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.782529                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.782529                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5334102                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3828780                       # number of floating regfile writes
system.cpu.idleCycles                        14139294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3020997                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25097205                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.420254                       # Inst execution rate
system.cpu.iew.exec_refs                     56854698                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21975592                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11867804                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38502080                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              19229                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            274390                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             24538680                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           279371677                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34879106                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4507382                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             253164418                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52191                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4425566                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2665393                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4492992                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          47130                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2094806                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         926191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 271139667                       # num instructions consuming a value
system.cpu.iew.wb_count                     249317795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.647475                       # average fanout of values written-back
system.cpu.iew.wb_producers                 175556224                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.398675                       # insts written-back per cycle
system.cpu.iew.wb_sent                      251701655                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                360734157                       # number of integer regfile reads
system.cpu.int_regfile_writes               195903683                       # number of integer regfile writes
system.cpu.ipc                               0.561001                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.561001                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5401836      2.10%      2.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             192911326     74.87%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               177281      0.07%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26826      0.01%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135551      0.05%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17675      0.01%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               203538      0.08%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                91536      0.04%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378919      0.15%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3967      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             208      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1184      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             111      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            271      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32776109     12.72%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18675689      7.25%     97.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3050403      1.18%     98.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3819133      1.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              257671800                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8682573                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16523799                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7622930                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13787200                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4170374                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016185                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2563649     61.47%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8395      0.20%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    598      0.01%     61.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   492      0.01%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   96      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 260907      6.26%     67.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                487973     11.70%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            719058     17.24%     96.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           129189      3.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              247757765                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          667497703                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    241694865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         354791824                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  279304872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 257671800                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               66805                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        89162172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            393917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          39861                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     91398772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     164113611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.570082                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.222036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            92506890     56.37%     56.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13150690      8.01%     64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12537722      7.64%     72.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11618580      7.08%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10974315      6.69%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8632827      5.26%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7723078      4.71%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4566009      2.78%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2403500      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       164113611                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.445541                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2043137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2578193                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38502080                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24538680                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               115280216                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        178252905                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1478142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        506392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4427895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8860422                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2206                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                34282109                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25570379                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2971992                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15846069                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13083685                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.567386                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1927960                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3850                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2261420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             512101                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1749319                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       401582                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        86805611                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2506636                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    151356661                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.256697                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.252928                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        97052621     64.12%     64.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15704011     10.38%     74.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7966010      5.26%     79.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11157624      7.37%     87.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4638111      3.06%     90.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2365694      1.56%     91.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1802777      1.19%     92.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1455498      0.96%     93.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9214315      6.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    151356661                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9214315                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45277763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45277763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45940459                       # number of overall hits
system.cpu.dcache.overall_hits::total        45940459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1390425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1390425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1405818                       # number of overall misses
system.cpu.dcache.overall_misses::total       1405818                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32376831481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32376831481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32376831481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32376831481                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46668188                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46668188                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47346277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47346277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23285.564832                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23285.564832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23030.599609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23030.599609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99208                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1292                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.239166                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.677419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643914                       # number of writebacks
system.cpu.dcache.writebacks::total            643914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       413790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       413790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       413790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       413790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       976635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       976635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       986695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       986695                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22063492482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22063492482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22339161982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22339161982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22591.339121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22591.339121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22640.392403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22640.392403                       # average overall mshr miss latency
system.cpu.dcache.replacements                 984032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30405298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30405298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1158309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1158309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22755721000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22755721000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31563607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31563607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19645.639462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19645.639462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       403696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       403696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       754613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       754613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12832058000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12832058000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17004.819689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17004.819689                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14872465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14872465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9621110481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9621110481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41449.579008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41449.579008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9231434482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9231434482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41578.917774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41578.917774                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       662696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        662696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15393                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15393                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       678089                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       678089                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10060                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10060                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    275669500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    275669500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014836                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014836                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27402.534791                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27402.534791                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.816584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46929220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            984544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.665945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.816584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          95677098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         95677098                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 83441201                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              31132244                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  44365722                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2509051                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2665393                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12851845                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                482626                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              301496487                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2068988                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34889607                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21980798                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        245987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56102                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           88728194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      165701045                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    34282109                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15523746                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      72155999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6278094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        441                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10414                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         77598                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           58                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1860                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  26254135                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1622326                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        7                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          164113611                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.945492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.159659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                112737353     68.69%     68.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2410962      1.47%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3297291      2.01%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3374072      2.06%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4061924      2.48%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4052184      2.47%     79.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3353251      2.04%     81.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3086691      1.88%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 27739883     16.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            164113611                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192323                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.929584                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     22555761                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22555761                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     22555761                       # number of overall hits
system.cpu.icache.overall_hits::total        22555761                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3698356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3698356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3698356                       # number of overall misses
system.cpu.icache.overall_misses::total       3698356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  53625965443                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53625965443                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53625965443                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53625965443                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26254117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26254117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26254117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26254117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.140868                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.140868                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.140868                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.140868                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14499.946853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14499.946853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14499.946853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14499.946853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        32270                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1698                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.004711                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3443615                       # number of writebacks
system.cpu.icache.writebacks::total           3443615                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       252277                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       252277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       252277                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       252277                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3446079                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3446079                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3446079                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3446079                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47594536953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47594536953                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47594536953                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47594536953                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.131259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.131259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131259                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13811.214703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13811.214703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13811.214703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13811.214703                       # average overall mshr miss latency
system.cpu.icache.replacements                3443615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     22555761                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22555761                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3698356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3698356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53625965443                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53625965443                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26254117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26254117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.140868                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.140868                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14499.946853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14499.946853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       252277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       252277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3446079                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3446079                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47594536953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47594536953                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.131259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13811.214703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13811.214703                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.605182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26001839                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3446078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.545343                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.605182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          389                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55954312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55954312                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    26271344                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        360393                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2463000                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13717412                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17523                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               47130                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9435849                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84437                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  89126452000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2665393                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85300680                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18650397                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13175                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  44695633                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12788333                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              293203262                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                146926                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1271039                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 209273                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10926816                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           318178537                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   718924668                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                430994951                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5838690                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                105599801                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     213                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 216                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8236828                       # count of insts added to the skid buffer
system.cpu.rob.reads                        417617683                       # The number of ROB reads
system.cpu.rob.writes                       566859133                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3351806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               819243                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4171049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3351806                       # number of overall hits
system.l2.overall_hits::.cpu.data              819243                       # number of overall hits
system.l2.overall_hits::total                 4171049                       # number of overall hits
system.l2.demand_misses::.cpu.inst              91994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165301                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             91994                       # number of overall misses
system.l2.overall_misses::.cpu.data            165301                       # number of overall misses
system.l2.overall_misses::total                257295                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6924561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12125393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19049954500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6924561500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12125393000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19049954500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3443800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           984544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4428344                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3443800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          984544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4428344                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.167896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058102                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.167896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058102                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75271.881862                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73353.415890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74039.349774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75271.881862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73353.415890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74039.349774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127681                       # number of writebacks
system.l2.writebacks::total                    127681                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         91992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        91992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5986893000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10439338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16426231500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5986893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10439338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16426231500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.167896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.167896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65080.583094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63153.510868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63842.512233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65080.583094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63153.510868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63842.512233                       # average overall mshr miss latency
system.l2.replacements                         250392                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643914                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3442238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3442238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3442238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3442238                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          472                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           472                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2142                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        12800                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            110536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109619                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7701520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7701520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        220155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.497917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70257.168009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70257.168009                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6581129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6581129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.497917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60036.389677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60036.389677                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3351806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3351806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        91994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6924561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6924561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3443800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3443800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75271.881862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75271.881862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        91992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5986893000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5986893000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65080.583094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65080.583094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        708707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            708707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4423872500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4423872500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       764389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        764389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79448.879351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79448.879351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3858209500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3858209500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69290.066808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69290.066808                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8168.157453                       # Cycle average of tags in use
system.l2.tags.total_refs                     8855970                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    258584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.247943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     193.813955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3654.071083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4320.272416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.446054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.527377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71110216                       # Number of tag accesses
system.l2.tags.data_accesses                 71110216                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     91991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    164842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000988247500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              653936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120114                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127681                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257293                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127681                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    460                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127681                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.589459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.192124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.703651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7643     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.695658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.667054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5042     65.94%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      1.44%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2294     30.00%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.38%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16466752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8171584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    184.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   89126057500                       # Total gap between requests
system.mem_ctrls.avgGap                     231511.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5887424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10549888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8169920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 66056977.113820262253                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 118369886.417109936476                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 91666613.184602037072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        91992                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165301                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127681                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2951112250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4988705500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2124690483000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32080.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30179.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16640615.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5887488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10579264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16466752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5887488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5887488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8171584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8171584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        91992                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         257293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127681                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127681                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     66057695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    118699486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        184757181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     66057695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66057695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     91685283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        91685283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     91685283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     66057695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    118699486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       276442464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               256833                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127655                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8562                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3124199000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1284165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7939817750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12164.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30914.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174503                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72858                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       137126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.449324                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.181156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.693645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        72326     52.74%     52.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36775     26.82%     79.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11097      8.09%     87.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5307      3.87%     91.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3271      2.39%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1936      1.41%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1354      0.99%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          933      0.68%     96.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4127      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       137126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16437312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8169920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              184.426864                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               91.666613                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       488797260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       259801905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      921259920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     333589320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7035169440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25578935820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12684401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47301954945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.728576                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32712412750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2975960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53438079250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       490289520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       260591265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      912527700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     332769780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7035169440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25878556320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12432089280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47341993305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.177807                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32053353750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2975960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54097138250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127681                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109619                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147674                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       763685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       763685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 763685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24638336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24638336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24638336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257303                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           254279000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          321616250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4210467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3443615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          462829                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220155                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3446079                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       764389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10333493                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2957424                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13290917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    440794496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    104221312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              545015808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          252671                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8317440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4683167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4668733     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14431      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4683167                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  89126452000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8517740000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5170296137                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1478540201                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
