// Seed: 3387900309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_5;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_4,
      id_5,
      id_2
  );
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    input  tri1 id_2
    , id_5,
    output wor  id_3
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5
  );
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'h0;
  wire id_7 = id_2;
  assign id_7 = id_1;
  assign id_4 = id_2;
  initial begin : LABEL_0
    id_5 = 1'b0 == id_3;
    id_5 = 1;
  end
  wire id_8;
endmodule
