Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 16 16:49:09 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file HTDI20_clock_utilization_routed.rpt
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X0Y0
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------+---------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin                 | Net                 |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------+---------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 4 |         858 |               4 |       83.330 | sys_clk_pin | CK32MHz_OBUF_BUFG_inst/O   | CK32MHz_OBUF_BUFG   |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 1 |           1 |               0 |              |             | LCB_IN_IBUF_BUFG[0]_inst/O | LCB_IN_IBUF_BUFG[0] |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------+---------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin            | Net            |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
| src0      | g0        | IBUF/O          | IOB_X0Y26  | IOB_X0Y26 | X0Y0         |           1 |               4 |              83.330 | sys_clk_pin  | CK_BASE_IBUF_inst/O   | CK32MHz_OBUF   |
| src1      | g1        | IBUF/O          | IOB_X1Y81  | IOB_X1Y81 | X1Y1         |           1 |               1 |                     |              | LCB_IN_IBUF[0]_inst/O | LCB_IN_IBUF[0] |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-------------------+------------+-----------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin   | Constraint | Site/BEL              | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                                                                                                | Net                                                                                                                                       |
+----------+-------------------+------------+-----------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y32/RAMB18E1 | X1Y1         |          16 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/douta[0] |
| 1        | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y33/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/douta[0] |
| 2        | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y31/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]  | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/douta[0]  |
| 3        | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y25/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/douta[0] |
| 4        | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y30/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/douta[0] |
| 5        | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y24/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/douta[0] |
| 6        | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y26/RAMB18E1 | X1Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/douta[0] |
| 7        | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y21/RAMB18E1 | X0Y1         |          16 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/douta[0] |
| 8        | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y5/RAMB18E1  | X0Y0         |          12 |               2 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/douta[0] |
| 9        | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y21/RAMB18E1 | X1Y1         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/douta[0] |
| 10       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y20/RAMB18E1 | X1Y1         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/douta[0] |
| 11       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y9/RAMB18E1  | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]  | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[0]  |
| 12       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y19/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/douta[0] |
| 13       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y22/RAMB18E1 | X1Y1         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/douta[0] |
| 14       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y19/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/douta[0] |
| 15       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y21/RAMB18E1 | X1Y1         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/douta[0] |
| 16       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y13/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/douta[0] |
| 17       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y13/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/douta[0] |
| 18       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y15/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/douta[0] |
| 19       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y14/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/douta[0] |
| 20       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y10/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/douta[0] |
| 21       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y11/RAMB18E1 | X1Y0         |           8 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]  | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/douta[0]  |
| 22       | RAMB18E1/DOADO[0] | None       | RAMB18_X2Y12/RAMB18E1 | X1Y0         |           7 |               0 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/douta[0] |
| 23       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y9/RAMB18E1  | X0Y0         |           1 |               5 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]  | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/douta[0]  |
| 24       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y19/RAMB18E1 | X0Y0         |           1 |               2 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/douta[0] |
| 25       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y10/RAMB18E1 | X0Y0         |           1 |               2 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/douta[0] |
| 26       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y5/RAMB18E1  | X1Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/douta[0] |
| 27       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y18/RAMB18E1 | X0Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/douta[0] |
| 28       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y7/RAMB18E1  | X1Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/douta[0] |
| 29       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y13/RAMB18E1 | X0Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/douta[0] |
| 30       | RAMB18E1/DOADO[0] | None       | RAMB18_X1Y8/RAMB18E1  | X1Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/douta[0] |
| 31       | RAMB18E1/DOADO[0] | None       | RAMB18_X0Y8/RAMB18E1  | X0Y0         |           1 |               1 |              |       | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] | UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/douta[0] |
+----------+-------------------+------------+-----------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  115 |  1200 |   42 |   400 |    9 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  869 |  1500 |  287 |   450 |   18 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    4 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   32 |  1500 |    0 |   450 |   18 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+-------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net               |
+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+-------------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      83.330 | {0.000 41.660} |         858 |        4 |              0 |        0 | CK32MHz_OBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+-------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+-----------------------+
|    | X0  | X1   | HORIZONTAL PROG DELAY |
+----+-----+------+-----------------------+
| Y2 |   0 |    0 |                     - |
| Y1 |   8 |   35 |                     0 |
| Y0 |  91 |  728 |                     0 |
+----+-----+------+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------+
| g1        | BUFG/O          | n/a               |       |             |               |           1 |        0 |              0 |        0 | LCB_IN_IBUF_BUFG[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  1 |  0 |                     0 |
+----+----+----+-----------------------+


9. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------+
| g0        | n/a   | BUFG/O          | None       |          91 |               0 | 73 |           0 |    9 |   0 |  0 |    0 |   0 |       0 | CK32MHz_OBUF_BUFG   |
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | LCB_IN_IBUF_BUFG[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------+
| g0        | n/a   | BUFG/O          | None       |         724 |               4 | 690 |           0 |   18 |   0 |  0 |    0 |   0 |       0 | CK32MHz_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
| g0        | n/a   | BUFG/O          | None       |           8 |               0 |  0 |           0 |    4 |   0 |  0 |    0 |   0 |       0 | CK32MHz_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
| g0        | n/a   | BUFG/O          | None       |          35 |               0 |  0 |           0 |   18 |   0 |  0 |    0 |   0 |       0 | CK32MHz_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells LCB_IN_IBUF_BUFG[0]_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells CK32MHz_OBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y47 [get_cells CK8MHz_OBUF_inst]
set_property LOC IOB_X1Y44 [get_cells CK4MHz_OBUF_inst]
set_property LOC IOB_X1Y39 [get_cells CK32MHz_OBUF_inst]
set_property LOC IOB_X1Y43 [get_cells CK16MHz_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports CK_BASE]
set_property LOC IOB_X1Y81 [get_ports LCB_IN[0]]

# Clock net "LCB_IN_IBUF_BUFG[0]" driven by instance "LCB_IN_IBUF_BUFG[0]_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_LCB_IN_IBUF_BUFG[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_LCB_IN_IBUF_BUFG[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="LCB_IN_IBUF_BUFG[0]"}]]]
resize_pblock [get_pblocks {CLKAG_LCB_IN_IBUF_BUFG[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "CK32MHz_OBUF_BUFG" driven by instance "CK32MHz_OBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CK32MHz_OBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CK32MHz_OBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=CK8MHz_OBUF_inst && NAME!=CK4MHz_OBUF_inst && NAME!=CK32MHz_OBUF_inst && NAME!=CK16MHz_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CK32MHz_OBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CK32MHz_OBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
