10:38:46 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
10:39:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:39:08 INFO  : Registering command handlers for Vitis TCF services
10:39:09 INFO  : Platform repository initialization has completed.
10:39:11 INFO  : XSCT server has started successfully.
10:39:11 INFO  : Successfully done setting XSCT server connection channel  
10:39:11 INFO  : plnx-install-location is set to ''
10:39:11 INFO  : Successfully done setting workspace for the tool. 
10:39:11 INFO  : Successfully done query RDI_DATADIR 
10:40:13 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
10:40:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:40:14 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:40:15 INFO  : Platform 'clk_div_wrapper_scale_auto' is added to custom repositories.
10:40:26 INFO  : Platform 'clk_div_wrapper_scale_auto' is added to custom repositories.
10:40:48 INFO  : No changes in MSS file content so sources will not be generated.
10:41:39 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
10:41:39 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper_scale_auto|C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/clk_div_wrapper_scale_auto.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:41:47 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
10:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:08 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
10:51:08 INFO  : 'jtag frequency' command is executed.
10:51:08 INFO  : Context for 'APU' is selected.
10:51:08 INFO  : System reset is completed.
10:51:11 INFO  : 'after 3000' command is executed.
10:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
10:51:14 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
10:51:14 INFO  : Context for 'APU' is selected.
10:51:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
10:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:15 INFO  : Context for 'APU' is selected.
10:51:15 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
10:51:15 INFO  : 'ps7_init' command is executed.
10:51:15 INFO  : 'ps7_post_config' command is executed.
10:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:15 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:15 INFO  : 'con' command is executed.
10:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:15 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
11:36:34 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:36:56 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:38:13 INFO  : Example project xgpiops_intr_example_1 has been created successfully.
11:38:21 INFO  : Example project xgpiops_polled_example_1 has been created successfully.
11:39:14 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
11:39:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:39:16 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:39:36 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
12:02:13 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
12:02:27 INFO  : Disconnected from the channel tcfchan#3.
12:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:28 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
12:02:28 INFO  : 'jtag frequency' command is executed.
12:02:28 INFO  : Context for 'APU' is selected.
12:02:29 INFO  : System reset is completed.
12:02:32 INFO  : 'after 3000' command is executed.
12:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
12:02:35 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
12:02:35 INFO  : Context for 'APU' is selected.
12:02:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
12:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:35 INFO  : Context for 'APU' is selected.
12:02:35 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
12:02:35 INFO  : 'ps7_init' command is executed.
12:02:35 INFO  : 'ps7_post_config' command is executed.
12:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:36 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:36 INFO  : 'con' command is executed.
12:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:36 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
13:54:47 INFO  : Disconnected from the channel tcfchan#7.
13:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:54:47 INFO  : 'jtag frequency' command is executed.
13:54:47 INFO  : Context for 'APU' is selected.
13:54:47 INFO  : System reset is completed.
13:54:50 INFO  : 'after 3000' command is executed.
13:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:54:54 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:54:54 INFO  : Context for 'APU' is selected.
13:54:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:54 INFO  : Context for 'APU' is selected.
13:54:54 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:54:54 INFO  : 'ps7_init' command is executed.
13:54:54 INFO  : 'ps7_post_config' command is executed.
13:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:55 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:55 INFO  : 'con' command is executed.
13:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:55 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
14:06:21 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:06:43 INFO  : Disconnected from the channel tcfchan#8.
14:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:06:44 INFO  : 'jtag frequency' command is executed.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : System reset is completed.
14:06:47 INFO  : 'after 3000' command is executed.
14:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:06:50 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:06:50 INFO  : Context for 'APU' is selected.
14:06:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:50 INFO  : Context for 'APU' is selected.
14:06:50 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:06:51 INFO  : 'ps7_init' command is executed.
14:06:51 INFO  : 'ps7_post_config' command is executed.
14:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:51 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:51 INFO  : 'con' command is executed.
14:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:51 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
14:12:57 INFO  : Disconnected from the channel tcfchan#10.
14:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:57 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:12:57 INFO  : 'jtag frequency' command is executed.
14:12:57 INFO  : Context for 'APU' is selected.
14:12:57 INFO  : System reset is completed.
14:13:00 INFO  : 'after 3000' command is executed.
14:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:13:04 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:13:04 INFO  : Context for 'APU' is selected.
14:13:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:04 INFO  : Context for 'APU' is selected.
14:13:04 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:13:04 INFO  : 'ps7_init' command is executed.
14:13:04 INFO  : 'ps7_post_config' command is executed.
14:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:04 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:04 INFO  : 'con' command is executed.
14:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:04 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
14:23:59 INFO  : Hardware specification for platform project 'clk_div_wrapper_scale_auto' is updated.
14:24:18 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
14:24:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:24:22 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:24:26 INFO  : The hardware specification used by project 'clk_div_scale_auto' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:24:26 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\bitstream\clk_div_wrapper_scale_auto.bit' stored in project is removed.
14:24:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\bitstream' in project 'clk_div_scale_auto'.
14:24:26 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:24:33 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\psinit' in project 'clk_div_scale_auto'.
14:24:42 INFO  : Disconnected from the channel tcfchan#11.
14:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:42 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:24:42 INFO  : 'jtag frequency' command is executed.
14:24:42 INFO  : Context for 'APU' is selected.
14:24:42 INFO  : System reset is completed.
14:24:45 INFO  : 'after 3000' command is executed.
14:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:24:49 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:24:49 INFO  : Context for 'APU' is selected.
14:24:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:49 INFO  : Context for 'APU' is selected.
14:24:49 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:24:49 INFO  : 'ps7_init' command is executed.
14:24:49 INFO  : 'ps7_post_config' command is executed.
14:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:49 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:49 INFO  : 'con' command is executed.
14:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:49 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
14:35:57 INFO  : Disconnected from the channel tcfchan#14.
14:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:16 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:36:16 INFO  : 'jtag frequency' command is executed.
14:36:16 INFO  : Context for 'APU' is selected.
14:36:16 INFO  : System reset is completed.
14:36:19 INFO  : 'after 3000' command is executed.
14:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:36:25 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:36:25 INFO  : Context for 'APU' is selected.
14:36:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:25 INFO  : Context for 'APU' is selected.
14:36:25 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:36:26 INFO  : 'ps7_init' command is executed.
14:36:26 INFO  : 'ps7_post_config' command is executed.
14:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:26 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:26 INFO  : 'con' command is executed.
14:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:26 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
15:12:26 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:12:41 INFO  : Disconnected from the channel tcfchan#15.
15:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:13:01 INFO  : 'jtag frequency' command is executed.
15:13:01 INFO  : Context for 'APU' is selected.
15:13:01 INFO  : System reset is completed.
15:13:04 INFO  : 'after 3000' command is executed.
15:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:13:10 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:13:10 INFO  : Context for 'APU' is selected.
15:13:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:10 INFO  : Context for 'APU' is selected.
15:13:10 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:13:10 INFO  : 'ps7_init' command is executed.
15:13:10 INFO  : 'ps7_post_config' command is executed.
15:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:11 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:11 INFO  : 'con' command is executed.
15:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:11 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
15:17:24 INFO  : Disconnected from the channel tcfchan#17.
15:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:17:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:18:09 INFO  : 'jtag frequency' command is executed.
15:18:09 INFO  : Context for 'APU' is selected.
15:18:09 INFO  : System reset is completed.
15:18:12 INFO  : 'after 3000' command is executed.
15:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:18:19 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:18:19 INFO  : Context for 'APU' is selected.
15:18:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:19 INFO  : Context for 'APU' is selected.
15:18:19 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:18:19 INFO  : 'ps7_init' command is executed.
15:18:19 INFO  : 'ps7_post_config' command is executed.
15:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:19 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:19 INFO  : 'con' command is executed.
15:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:19 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
15:35:38 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:37:35 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:37:47 INFO  : Disconnected from the channel tcfchan#18.
15:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:06 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:38:06 INFO  : 'jtag frequency' command is executed.
15:38:06 INFO  : Context for 'APU' is selected.
15:38:06 INFO  : System reset is completed.
15:38:09 INFO  : 'after 3000' command is executed.
15:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:38:15 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:38:15 INFO  : Context for 'APU' is selected.
15:38:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:15 INFO  : Context for 'APU' is selected.
15:38:15 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:38:16 INFO  : 'ps7_init' command is executed.
15:38:16 INFO  : 'ps7_post_config' command is executed.
15:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:16 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:16 INFO  : 'con' command is executed.
15:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:16 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
15:45:14 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:45:48 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:45:59 INFO  : Disconnected from the channel tcfchan#20.
15:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:17 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:46:17 INFO  : 'jtag frequency' command is executed.
15:46:17 INFO  : Context for 'APU' is selected.
15:46:17 INFO  : System reset is completed.
15:46:20 INFO  : 'after 3000' command is executed.
15:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:46:27 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:46:27 INFO  : Context for 'APU' is selected.
15:46:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:27 INFO  : Context for 'APU' is selected.
15:46:27 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:46:27 INFO  : 'ps7_init' command is executed.
15:46:27 INFO  : 'ps7_post_config' command is executed.
15:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:27 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:27 INFO  : 'con' command is executed.
15:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:27 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
15:53:06 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
15:53:16 INFO  : Disconnected from the channel tcfchan#23.
15:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:35 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:53:35 INFO  : 'jtag frequency' command is executed.
15:53:35 INFO  : Context for 'APU' is selected.
15:53:35 INFO  : System reset is completed.
15:53:38 INFO  : 'after 3000' command is executed.
15:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:53:44 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:53:44 INFO  : Context for 'APU' is selected.
15:53:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:44 INFO  : Context for 'APU' is selected.
15:53:44 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:53:44 INFO  : 'ps7_init' command is executed.
15:53:45 INFO  : 'ps7_post_config' command is executed.
15:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:45 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:45 INFO  : 'con' command is executed.
15:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:45 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\systemdebugger_clk_div_scale_auto_system_standalone.tcl'
10:29:33 INFO  : Disconnected from the channel tcfchan#25.
10:38:44 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
10:38:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:38:50 INFO  : XSCT server has started successfully.
10:38:50 INFO  : Successfully done setting XSCT server connection channel  
10:38:50 INFO  : plnx-install-location is set to ''
10:38:50 INFO  : Successfully done setting workspace for the tool. 
10:38:52 INFO  : Registering command handlers for Vitis TCF services
10:38:54 INFO  : Platform repository initialization has completed.
10:38:55 INFO  : Successfully done query RDI_DATADIR 
11:15:23 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
11:15:23 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper_scale_auto|C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/clk_div_wrapper_scale_auto.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:15:25 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:16:06 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:16:46 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:29 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:17:29 INFO  : 'jtag frequency' command is executed.
11:17:29 INFO  : Context for 'APU' is selected.
11:17:29 INFO  : System reset is completed.
11:17:32 INFO  : 'after 3000' command is executed.
11:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:17:39 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:17:39 INFO  : Context for 'APU' is selected.
11:17:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:39 INFO  : Context for 'APU' is selected.
11:17:39 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:17:39 INFO  : 'ps7_init' command is executed.
11:17:39 INFO  : 'ps7_post_config' command is executed.
11:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:40 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:40 INFO  : 'con' command is executed.
11:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:17:40 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:18:27 INFO  : Disconnected from the channel tcfchan#3.
11:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:18:47 INFO  : 'jtag frequency' command is executed.
11:18:47 INFO  : Context for 'APU' is selected.
11:18:47 INFO  : System reset is completed.
11:18:50 INFO  : 'after 3000' command is executed.
11:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:18:56 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:18:56 INFO  : Context for 'APU' is selected.
11:18:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:56 INFO  : Context for 'APU' is selected.
11:18:56 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:18:57 INFO  : 'ps7_init' command is executed.
11:18:57 INFO  : 'ps7_post_config' command is executed.
11:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:57 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:57 INFO  : 'con' command is executed.
11:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:57 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:23:00 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:23:11 INFO  : Disconnected from the channel tcfchan#4.
11:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:31 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:23:31 INFO  : 'jtag frequency' command is executed.
11:23:31 INFO  : Context for 'APU' is selected.
11:23:31 INFO  : System reset is completed.
11:23:34 INFO  : 'after 3000' command is executed.
11:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:23:40 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:23:40 INFO  : Context for 'APU' is selected.
11:23:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:40 INFO  : Context for 'APU' is selected.
11:23:40 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:23:41 INFO  : 'ps7_init' command is executed.
11:23:41 INFO  : 'ps7_post_config' command is executed.
11:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:41 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:41 INFO  : 'con' command is executed.
11:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:41 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:24:26 INFO  : Disconnected from the channel tcfchan#6.
11:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:45 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:24:45 INFO  : 'jtag frequency' command is executed.
11:24:45 INFO  : Context for 'APU' is selected.
11:24:45 INFO  : System reset is completed.
11:24:48 INFO  : 'after 3000' command is executed.
11:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:24:55 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:24:55 INFO  : Context for 'APU' is selected.
11:24:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:55 INFO  : Context for 'APU' is selected.
11:24:55 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:24:55 INFO  : 'ps7_init' command is executed.
11:24:55 INFO  : 'ps7_post_config' command is executed.
11:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:55 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:56 INFO  : 'con' command is executed.
11:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:56 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:29:22 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:29:49 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:30:05 INFO  : Disconnected from the channel tcfchan#7.
11:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:24 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:30:24 INFO  : 'jtag frequency' command is executed.
11:30:24 INFO  : Context for 'APU' is selected.
11:30:24 INFO  : System reset is completed.
11:30:27 INFO  : 'after 3000' command is executed.
11:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:30:34 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:30:34 INFO  : Context for 'APU' is selected.
11:30:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:34 INFO  : Context for 'APU' is selected.
11:30:34 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:30:34 INFO  : 'ps7_init' command is executed.
11:30:34 INFO  : 'ps7_post_config' command is executed.
11:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:34 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:35 INFO  : 'con' command is executed.
11:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:35 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:30:49 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:15 INFO  : Disconnected from the channel tcfchan#9.
11:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:30 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:31:30 INFO  : 'jtag frequency' command is executed.
11:31:30 INFO  : Context for 'APU' is selected.
11:31:33 INFO  : System reset is completed.
11:31:36 INFO  : 'after 3000' command is executed.
11:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:31:49 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:31:52 INFO  : Context for 'APU' is selected.
11:31:52 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:31:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:31:52 INFO  : 'jtag frequency' command is executed.
11:31:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:52 INFO  : Context for 'APU' is selected.
11:31:52 INFO  : Context for 'APU' is selected.
11:31:52 INFO  : System reset is completed.
11:31:52 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:31:55 INFO  : 'after 3000' command is executed.
11:31:55 INFO  : 'ps7_init' command is executed.
11:31:55 INFO  : 'ps7_post_config' command is executed.
11:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:59 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:02 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:02 INFO  : 'con' command is executed.
11:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:02 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:32:02 INFO  : Context for 'APU' is selected.
11:32:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:02 INFO  : Context for 'APU' is selected.
11:32:02 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:32:02 INFO  : 'ps7_init' command is executed.
11:32:02 INFO  : 'ps7_post_config' command is executed.
11:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:03 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:03 INFO  : 'con' command is executed.
11:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:03 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:56:58 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:57:31 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
11:57:58 INFO  : Disconnected from the channel tcfchan#11.
11:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:18 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:58:18 INFO  : 'jtag frequency' command is executed.
11:58:18 INFO  : Context for 'APU' is selected.
11:58:18 INFO  : System reset is completed.
11:58:21 INFO  : 'after 3000' command is executed.
11:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:58:27 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:58:27 INFO  : Context for 'APU' is selected.
11:58:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:27 INFO  : Context for 'APU' is selected.
11:58:27 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:58:27 INFO  : 'ps7_init' command is executed.
11:58:27 INFO  : 'ps7_post_config' command is executed.
11:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:28 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:28 INFO  : 'con' command is executed.
11:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:28 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
11:58:57 INFO  : Disconnected from the channel tcfchan#13.
11:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:17 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
11:59:17 INFO  : 'jtag frequency' command is executed.
11:59:17 INFO  : Context for 'APU' is selected.
11:59:17 INFO  : System reset is completed.
11:59:20 INFO  : 'after 3000' command is executed.
11:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
11:59:26 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
11:59:26 INFO  : Context for 'APU' is selected.
11:59:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
11:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:26 INFO  : Context for 'APU' is selected.
11:59:26 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
11:59:27 INFO  : 'ps7_init' command is executed.
11:59:27 INFO  : 'ps7_post_config' command is executed.
11:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:27 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:27 INFO  : 'con' command is executed.
11:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:27 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
12:02:57 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
12:03:53 INFO  : Disconnected from the channel tcfchan#14.
12:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:12 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
12:04:12 INFO  : 'jtag frequency' command is executed.
12:04:12 INFO  : Context for 'APU' is selected.
12:04:12 INFO  : System reset is completed.
12:04:15 INFO  : 'after 3000' command is executed.
12:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
12:04:22 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
12:04:22 INFO  : Context for 'APU' is selected.
12:04:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
12:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:22 INFO  : Context for 'APU' is selected.
12:04:22 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
12:04:22 INFO  : 'ps7_init' command is executed.
12:04:22 INFO  : 'ps7_post_config' command is executed.
12:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:22 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:23 INFO  : 'con' command is executed.
12:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:23 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
12:45:41 INFO  : Disconnected from the channel tcfchan#16.
12:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:00 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
12:46:00 INFO  : 'jtag frequency' command is executed.
12:46:00 INFO  : Context for 'APU' is selected.
12:46:00 INFO  : System reset is completed.
12:46:03 INFO  : 'after 3000' command is executed.
12:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
12:46:09 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
12:46:10 INFO  : Context for 'APU' is selected.
12:46:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
12:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:10 INFO  : Context for 'APU' is selected.
12:46:10 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
12:46:10 INFO  : 'ps7_init' command is executed.
12:46:10 INFO  : 'ps7_post_config' command is executed.
12:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:10 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:10 INFO  : 'con' command is executed.
12:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:10 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
12:59:54 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
13:01:10 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
13:01:25 INFO  : Disconnected from the channel tcfchan#17.
13:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:01:44 INFO  : 'jtag frequency' command is executed.
13:01:44 INFO  : Context for 'APU' is selected.
13:01:44 INFO  : System reset is completed.
13:01:47 INFO  : 'after 3000' command is executed.
13:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:01:54 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:01:54 INFO  : Context for 'APU' is selected.
13:01:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:54 INFO  : Context for 'APU' is selected.
13:01:54 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:01:54 INFO  : 'ps7_init' command is executed.
13:01:54 INFO  : 'ps7_post_config' command is executed.
13:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:55 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:55 INFO  : 'con' command is executed.
13:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:55 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:02:49 INFO  : Disconnected from the channel tcfchan#19.
13:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:03:09 INFO  : 'jtag frequency' command is executed.
13:03:09 INFO  : Context for 'APU' is selected.
13:03:09 INFO  : System reset is completed.
13:03:12 INFO  : 'after 3000' command is executed.
13:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:03:18 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:03:18 INFO  : Context for 'APU' is selected.
13:03:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:18 INFO  : Context for 'APU' is selected.
13:03:18 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:03:19 INFO  : 'ps7_init' command is executed.
13:03:19 INFO  : 'ps7_post_config' command is executed.
13:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:19 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:19 INFO  : 'con' command is executed.
13:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:19 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:04:10 INFO  : Disconnected from the channel tcfchan#20.
13:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:29 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:04:29 INFO  : 'jtag frequency' command is executed.
13:04:29 INFO  : Context for 'APU' is selected.
13:04:29 INFO  : System reset is completed.
13:04:32 INFO  : 'after 3000' command is executed.
13:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:04:39 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:04:39 INFO  : Context for 'APU' is selected.
13:04:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:39 INFO  : Context for 'APU' is selected.
13:04:39 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:04:39 INFO  : 'ps7_init' command is executed.
13:04:39 INFO  : 'ps7_post_config' command is executed.
13:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:40 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:40 INFO  : 'con' command is executed.
13:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:40 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:06:25 INFO  : Disconnected from the channel tcfchan#21.
13:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:06:44 INFO  : 'jtag frequency' command is executed.
13:06:44 INFO  : Context for 'APU' is selected.
13:06:44 INFO  : System reset is completed.
13:06:47 INFO  : 'after 3000' command is executed.
13:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:06:53 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:06:53 INFO  : Context for 'APU' is selected.
13:06:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:54 INFO  : Context for 'APU' is selected.
13:06:54 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:06:54 INFO  : 'ps7_init' command is executed.
13:06:54 INFO  : 'ps7_post_config' command is executed.
13:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:54 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:54 ERROR : Already running
13:06:54 INFO  : Disconnected from the channel tcfchan#22.
13:08:05 WARN  : channel "tcfchan#9" closed
13:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:24 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:08:24 INFO  : 'jtag frequency' command is executed.
13:08:24 INFO  : Context for 'APU' is selected.
13:08:25 INFO  : System reset is completed.
13:08:28 INFO  : 'after 3000' command is executed.
13:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:08:34 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:08:34 INFO  : Context for 'APU' is selected.
13:08:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:34 INFO  : Context for 'APU' is selected.
13:08:34 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:08:34 INFO  : 'ps7_init' command is executed.
13:08:34 INFO  : 'ps7_post_config' command is executed.
13:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:35 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:35 INFO  : 'con' command is executed.
13:08:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:35 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:09:19 INFO  : Disconnected from the channel tcfchan#23.
13:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:38 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:09:38 INFO  : 'jtag frequency' command is executed.
13:09:38 INFO  : Context for 'APU' is selected.
13:09:38 INFO  : System reset is completed.
13:09:41 INFO  : 'after 3000' command is executed.
13:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:09:48 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:09:48 INFO  : Context for 'APU' is selected.
13:09:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:48 INFO  : Context for 'APU' is selected.
13:09:48 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:09:48 INFO  : 'ps7_init' command is executed.
13:09:48 INFO  : 'ps7_post_config' command is executed.
13:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:49 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:49 INFO  : 'con' command is executed.
13:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:49 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:10:56 INFO  : Disconnected from the channel tcfchan#24.
13:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:16 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:11:16 INFO  : 'jtag frequency' command is executed.
13:11:16 INFO  : Context for 'APU' is selected.
13:11:16 INFO  : System reset is completed.
13:11:19 INFO  : 'after 3000' command is executed.
13:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:11:25 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:11:25 INFO  : Context for 'APU' is selected.
13:11:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:25 INFO  : Context for 'APU' is selected.
13:11:25 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:11:26 INFO  : 'ps7_init' command is executed.
13:11:26 INFO  : 'ps7_post_config' command is executed.
13:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:26 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:26 INFO  : 'con' command is executed.
13:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:26 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
13:11:57 INFO  : Disconnected from the channel tcfchan#25.
13:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:16 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
13:12:16 INFO  : 'jtag frequency' command is executed.
13:12:16 INFO  : Context for 'APU' is selected.
13:12:16 INFO  : System reset is completed.
13:12:19 INFO  : 'after 3000' command is executed.
13:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
13:12:26 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
13:12:26 INFO  : Context for 'APU' is selected.
13:12:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
13:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:26 INFO  : Context for 'APU' is selected.
13:12:26 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
13:12:26 INFO  : 'ps7_init' command is executed.
13:12:26 INFO  : 'ps7_post_config' command is executed.
13:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:26 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:26 INFO  : 'con' command is executed.
13:12:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:26 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
14:14:36 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:14:51 INFO  : Disconnected from the channel tcfchan#26.
14:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:10 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:15:10 INFO  : 'jtag frequency' command is executed.
14:15:10 INFO  : Context for 'APU' is selected.
14:15:10 INFO  : System reset is completed.
14:15:13 INFO  : 'after 3000' command is executed.
14:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:15:20 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:15:20 INFO  : Context for 'APU' is selected.
14:15:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:20 INFO  : Context for 'APU' is selected.
14:15:20 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:15:20 INFO  : 'ps7_init' command is executed.
14:15:20 INFO  : 'ps7_post_config' command is executed.
14:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:20 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:21 INFO  : 'con' command is executed.
14:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:21 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
14:15:37 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:15:49 INFO  : Disconnected from the channel tcfchan#28.
14:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:16:09 INFO  : 'jtag frequency' command is executed.
14:16:09 INFO  : Context for 'APU' is selected.
14:16:09 INFO  : System reset is completed.
14:16:12 INFO  : 'after 3000' command is executed.
14:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:16:18 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:16:18 INFO  : Context for 'APU' is selected.
14:16:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:18 INFO  : Context for 'APU' is selected.
14:16:18 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:16:19 INFO  : 'ps7_init' command is executed.
14:16:19 INFO  : 'ps7_post_config' command is executed.
14:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:19 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:19 INFO  : 'con' command is executed.
14:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:19 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
14:17:58 INFO  : Checking for BSP changes to sync application flags for project 'xgpiops_polled_example_1'...
14:18:00 INFO  : The hardware specification used by project 'xgpiops_polled_example_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:18:00 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\xgpiops_polled_example_1\_ide\bitstream\clk_div_wrapper_scale_auto.bit' stored in project is removed.
14:18:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\xgpiops_polled_example_1\_ide\bitstream' in project 'xgpiops_polled_example_1'.
14:18:00 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\xgpiops_polled_example_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:18:06 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\xgpiops_polled_example_1\_ide\psinit' in project 'xgpiops_polled_example_1'.
14:18:14 INFO  : Disconnected from the channel tcfchan#30.
14:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:33 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:18:33 INFO  : 'jtag frequency' command is executed.
14:18:33 INFO  : Context for 'APU' is selected.
14:18:33 INFO  : System reset is completed.
14:18:36 INFO  : 'after 3000' command is executed.
14:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:18:43 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:18:43 INFO  : Context for 'APU' is selected.
14:18:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:18:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:43 INFO  : Context for 'APU' is selected.
14:18:43 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
14:18:43 INFO  : 'ps7_init' command is executed.
14:18:43 INFO  : 'ps7_post_config' command is executed.
14:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:43 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:44 INFO  : 'con' command is executed.
14:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:44 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\xgpiops_polled_example_1_system\_ide\scripts\debugger_xgpiops_polled_example_1-default.tcl'
14:19:24 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:57 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:19:57 INFO  : 'jtag frequency' command is executed.
14:19:57 INFO  : Context for 'APU' is selected.
14:19:57 INFO  : System reset is completed.
14:20:00 INFO  : 'after 3000' command is executed.
14:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:20:05 ERROR : 'fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit' is cancelled.
14:20:05 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit' is cancelled.
14:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:20:05 ERROR : 'fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit' is cancelled.
14:20:20 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:20:30 INFO  : Disconnected from the channel tcfchan#32.
14:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:49 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:20:49 INFO  : 'jtag frequency' command is executed.
14:20:49 INFO  : Context for 'APU' is selected.
14:20:49 INFO  : System reset is completed.
14:20:52 INFO  : 'after 3000' command is executed.
14:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:20:59 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:20:59 INFO  : 'ps7_init' command is executed.
14:20:59 INFO  : 'ps7_post_config' command is executed.
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : 'con' command is executed.
14:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:59 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
14:31:28 INFO  : Hardware specification for platform project 'clk_div_wrapper_scale_auto' is updated.
14:31:51 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
14:31:51 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper_scale_auto|C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/clk_div_wrapper_scale_auto.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:32:00 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
14:43:40 INFO  : Disconnected from the channel tcfchan#35.
14:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:00 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
14:44:00 INFO  : 'jtag frequency' command is executed.
14:44:00 INFO  : Context for 'APU' is selected.
14:44:00 INFO  : System reset is completed.
14:44:03 INFO  : 'after 3000' command is executed.
14:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
14:44:09 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
14:44:09 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
14:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:09 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
14:44:09 INFO  : 'ps7_init' command is executed.
14:44:09 INFO  : 'ps7_post_config' command is executed.
14:44:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : 'con' command is executed.
14:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:10 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
14:58:02 INFO  : Disconnected from the channel tcfchan#38.
15:41:54 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
15:41:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
15:41:58 INFO  : XSCT server has started successfully.
15:41:58 INFO  : plnx-install-location is set to ''
15:41:58 INFO  : Successfully done setting XSCT server connection channel  
15:41:58 INFO  : Successfully done setting workspace for the tool. 
15:42:01 INFO  : Successfully done query RDI_DATADIR 
15:42:02 INFO  : Registering command handlers for Vitis TCF services
15:42:03 INFO  : Platform repository initialization has completed.
15:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:51 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
15:42:51 INFO  : 'jtag frequency' command is executed.
15:42:51 INFO  : Context for 'APU' is selected.
15:42:51 INFO  : System reset is completed.
15:42:54 INFO  : 'after 3000' command is executed.
15:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
15:43:00 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
15:43:00 INFO  : Context for 'APU' is selected.
15:43:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
15:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:00 INFO  : Context for 'APU' is selected.
15:43:00 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
15:43:01 INFO  : 'ps7_init' command is executed.
15:43:01 INFO  : 'ps7_post_config' command is executed.
15:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:01 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:01 INFO  : 'con' command is executed.
15:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:01 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
16:14:24 INFO  : Hardware specification for platform project 'clk_div_wrapper_scale_auto' is updated.
16:14:49 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
16:14:49 INFO  : Result from executing command 'getPlatforms': clk_div_wrapper_scale_auto|C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/clk_div_wrapper_scale_auto.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:15:16 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
16:15:30 INFO  : Disconnected from the channel tcfchan#1.
16:15:31 INFO  : The hardware specification used by project 'clk_div_scale_auto' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:15:31 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\bitstream\clk_div_wrapper_scale_auto.bit' stored in project is removed.
16:15:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\bitstream' in project 'clk_div_scale_auto'.
16:15:31 INFO  : The file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:15:40 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto\_ide\psinit' in project 'clk_div_scale_auto'.
16:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:59 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
16:15:59 INFO  : 'jtag frequency' command is executed.
16:15:59 INFO  : Context for 'APU' is selected.
16:15:59 INFO  : System reset is completed.
16:16:02 INFO  : 'after 3000' command is executed.
16:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
16:16:09 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
16:16:09 INFO  : Context for 'APU' is selected.
16:16:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
16:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:09 INFO  : Context for 'APU' is selected.
16:16:09 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
16:16:10 INFO  : 'ps7_init' command is executed.
16:16:10 INFO  : 'ps7_post_config' command is executed.
16:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:10 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:10 INFO  : 'con' command is executed.
16:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:10 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
16:17:27 INFO  : Disconnected from the channel tcfchan#3.
16:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:46 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
16:17:46 INFO  : 'jtag frequency' command is executed.
16:17:46 INFO  : Context for 'APU' is selected.
16:17:46 INFO  : System reset is completed.
16:17:49 INFO  : 'after 3000' command is executed.
16:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
16:17:56 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
16:17:56 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
16:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:56 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
16:17:56 INFO  : 'ps7_init' command is executed.
16:17:56 INFO  : 'ps7_post_config' command is executed.
16:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:57 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:57 INFO  : 'con' command is executed.
16:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:57 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
16:18:41 INFO  : Disconnected from the channel tcfchan#4.
16:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:00 INFO  : Jtag cable 'Digilent JTAG-HS2 210249AEC15D' is selected.
16:19:00 INFO  : 'jtag frequency' command is executed.
16:19:00 INFO  : Context for 'APU' is selected.
16:19:00 INFO  : System reset is completed.
16:19:03 INFO  : 'after 3000' command is executed.
16:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}' command is executed.
16:19:10 INFO  : Device configured successfully with "C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit"
16:19:10 INFO  : Context for 'APU' is selected.
16:19:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa'.
16:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:10 INFO  : Context for 'APU' is selected.
16:19:10 INFO  : Sourcing of 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl' is done.
16:19:10 INFO  : 'ps7_init' command is executed.
16:19:11 INFO  : 'ps7_post_config' command is executed.
16:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:11 INFO  : The application 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249AEC15D" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249AEC15D-23727093-0"}
fpga -file C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/bitstream/clk_div_wrapper_scale_auto.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_wrapper_scale_auto/export/clk_div_wrapper_scale_auto/hw/clk_div_wrapper_scale_auto.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/clk_div_scale_auto/Debug/clk_div_scale_auto.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:11 INFO  : 'con' command is executed.
16:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:11 INFO  : Launch script is exported to file 'C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\clk_div_scale_auto_system\_ide\scripts\debugger_clk_div_scale_auto-default.tcl'
21:46:26 INFO  : Disconnected from the channel tcfchan#5.
09:11:32 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
09:11:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
09:11:37 INFO  : XSCT server has started successfully.
09:11:37 INFO  : Registering command handlers for Vitis TCF services
09:11:38 INFO  : Platform repository initialization has completed.
09:11:39 INFO  : Successfully done setting XSCT server connection channel  
09:11:39 INFO  : plnx-install-location is set to ''
09:11:39 INFO  : Successfully done query RDI_DATADIR 
09:11:39 INFO  : Successfully done setting workspace for the tool. 
09:31:35 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
09:31:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
09:31:39 INFO  : XSCT server has started successfully.
09:31:39 INFO  : Successfully done setting XSCT server connection channel  
09:31:39 INFO  : plnx-install-location is set to ''
09:31:39 INFO  : Successfully done setting workspace for the tool. 
09:31:40 INFO  : Successfully done query RDI_DATADIR 
09:31:40 INFO  : Registering command handlers for Vitis TCF services
09:31:41 INFO  : Platform repository initialization has completed.
09:41:01 INFO  : Hardware specification for platform project 'clk_div_wrapper_scale_auto' is updated.
09:41:14 INFO  : Result from executing command 'removePlatformRepo': 
09:41:21 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
09:42:04 INFO  : Result from executing command 'getProjects': clk_div_wrapper_scale_auto
09:42:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:42:17 INFO  : Checking for BSP changes to sync application flags for project 'clk_div_scale_auto'...
09:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:43:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:43:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:45:21 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
09:45:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
09:45:25 INFO  : XSCT server has started successfully.
09:45:25 INFO  : Successfully done setting XSCT server connection channel  
09:45:25 INFO  : plnx-install-location is set to ''
09:45:25 INFO  : Successfully done setting workspace for the tool. 
09:45:28 INFO  : Successfully done query RDI_DATADIR 
09:45:28 INFO  : Registering command handlers for Vitis TCF services
09:45:29 INFO  : Platform repository initialization has completed.
09:45:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:14:38 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
10:14:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
10:14:42 INFO  : Platform repository initialization has completed.
10:14:43 INFO  : Registering command handlers for Vitis TCF services
10:14:44 INFO  : XSCT server has started successfully.
10:14:44 INFO  : Successfully done setting XSCT server connection channel  
10:14:44 INFO  : plnx-install-location is set to ''
10:14:44 INFO  : Successfully done query RDI_DATADIR 
10:14:44 INFO  : Successfully done setting workspace for the tool. 
14:40:51 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
14:40:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
14:40:54 INFO  : Platform repository initialization has completed.
14:40:55 INFO  : Registering command handlers for Vitis TCF services
14:40:57 INFO  : XSCT server has started successfully.
14:40:57 INFO  : plnx-install-location is set to ''
14:40:57 INFO  : Successfully done setting XSCT server connection channel  
14:40:57 INFO  : Successfully done query RDI_DATADIR 
14:40:57 INFO  : Successfully done setting workspace for the tool. 
11:00:57 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
11:01:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
11:01:01 INFO  : Platform repository initialization has completed.
11:01:02 INFO  : Registering command handlers for Vitis TCF services
11:01:03 INFO  : XSCT server has started successfully.
11:01:04 INFO  : plnx-install-location is set to ''
11:01:04 INFO  : Successfully done setting XSCT server connection channel  
11:01:04 INFO  : Successfully done query RDI_DATADIR 
11:01:04 INFO  : Successfully done setting workspace for the tool. 
13:02:23 DEBUG : Logs will be stored at 'C:/Users/17877/Vivado_Projects/project_clk_div_scale_auto/IDE.log'.
13:02:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\17877\Vivado_Projects\project_clk_div_scale_auto\temp_xsdb_launch_script.tcl
13:02:26 INFO  : Platform repository initialization has completed.
13:02:27 INFO  : Registering command handlers for Vitis TCF services
13:02:30 INFO  : XSCT server has started successfully.
13:02:33 INFO  : plnx-install-location is set to ''
13:02:33 INFO  : Successfully done setting XSCT server connection channel  
13:02:33 INFO  : Successfully done query RDI_DATADIR 
13:02:33 INFO  : Successfully done setting workspace for the tool. 
