
---------- Begin Simulation Statistics ----------
final_tick                               187619469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714760                       # Number of bytes of host memory used
host_op_rate                                   192446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   520.66                       # Real time elapsed on the host
host_tick_rate                              360346324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187619                       # Number of seconds simulated
sim_ticks                                187619469000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.562247                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113521                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83518                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390258                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66054                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.876195                       # CPI: cycles per instruction
system.cpu.discardedOps                        196838                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629334                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485852                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034069                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        54192857                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.532994                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        187619469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133426612                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       348367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        697191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       968784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1937692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2187                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             143100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       298459                       # Transaction distribution
system.membus.trans_dist::CleanEvict            49790                       # Transaction distribution
system.membus.trans_dist::ReadExReq            205842                       # Transaction distribution
system.membus.trans_dist::ReadExResp           205842                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        143100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1046133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1046133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    331469312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               331469312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              348942                       # Request fanout histogram
system.membus.respLayer1.occupancy        11681604250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10247879000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1206384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          112241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           430326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          430326                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       538306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2905832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2906602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       251904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    960797184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              961049088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          350057                       # Total snoops (count)
system.tol2bus.snoopTraffic                 152811008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1318967                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1316514     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2444      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1318967                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16467916000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16466748995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4726999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               619897                       # number of demand (read+write) hits
system.l2.demand_hits::total                   619962                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  65                       # number of overall hits
system.l2.overall_hits::.cpu.data              619897                       # number of overall hits
system.l2.overall_hits::total                  619962                       # number of overall hits
system.l2.demand_misses::.cpu.inst                213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             348735                       # number of demand (read+write) misses
system.l2.demand_misses::total                 348948                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               213                       # number of overall misses
system.l2.overall_misses::.cpu.data            348735                       # number of overall misses
system.l2.overall_misses::total                348948                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  58404942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58435733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30791000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  58404942000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58435733000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           968632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               968910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          968632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              968910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.766187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.360028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360145                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.766187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.360028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360145                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 144558.685446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 167476.571035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167462.581817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 144558.685446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 167476.571035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167462.581817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              298459                       # number of writebacks
system.l2.writebacks::total                    298459                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        348730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            348942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       348730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           348942                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  51429614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51456115000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  51429614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51456115000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.762590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.360023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.762590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.360023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 125004.716981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 147476.884696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147463.231712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 125004.716981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 147476.884696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147463.231712                       # average overall mshr miss latency
system.l2.replacements                         350057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       907925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           907925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       907925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       907925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          196                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            224484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                224484                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          205842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              205842                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  36215975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36215975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        430326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            430326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.478340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.478340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 175940.648653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 175940.648653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       205842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         205842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  32099135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32099135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.478340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 155940.648653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 155940.648653                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.766187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 144558.685446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 144558.685446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.762590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 125004.716981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 125004.716981                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        395413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            395413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       142893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          142893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  22188967000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22188967000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       538306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        538306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.265449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.265449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 155283.792768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 155283.792768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       142888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       142888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  19330479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19330479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.265440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.265440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 135284.131628                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 135284.131628                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   507.826656                       # Cycle average of tags in use
system.l2.tags.total_refs                     1937043                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    350569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.525426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.170135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.747567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       498.908954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15849993                       # Number of tag accesses
system.l2.tags.data_accesses                 15849993                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         108544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      178549760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178658304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    152811008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       152811008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          348730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              348942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       298459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             298459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            578533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         951659020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             952237553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       578533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           578533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      814473086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            814473086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      814473086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           578533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        951659020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1766710639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2387665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2768819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034654152750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       115347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       115347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3306854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2275152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      348942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     298459                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2791536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2387672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21021                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            158436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            167454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            226314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            161161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            161151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            160625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            166381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            132762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           146959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           202981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           163596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           154702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           199821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            132344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            141960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            203952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            135224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            137120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            135888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            205465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            141481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            109856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           125864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           179664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           141128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           130584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           177160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161363555750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13852575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            213310712000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58243.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76993.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2485076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2098809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2791536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2387672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  277759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  278609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  283081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  285923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  287799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  294478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  298205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  300890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   69184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   67716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  63209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  60313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  58405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  51727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  47958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 119917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 127401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 131482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 124614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 123482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 110285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 105682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  99718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  91784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  79262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  67975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       574263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.860341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   527.461829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.740340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16424      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7195      1.25%      4.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5687      0.99%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19441      3.39%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       428319     74.59%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2136      0.37%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1033      0.18%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2402      0.42%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91626     15.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       574263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       115347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.018752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.970279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        115275     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           47      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        115347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       115347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.699576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.190919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.805239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33384     28.94%     28.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8284      7.18%     36.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15637     13.56%     49.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3502      3.04%     52.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2245      1.95%     54.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4043      3.51%     58.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             6350      5.51%     63.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             3871      3.36%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            19356     16.78%     83.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2399      2.08%     85.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             3486      3.02%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             1125      0.98%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             1107      0.96%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             1203      1.04%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             3046      2.64%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              648      0.56%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             5025      4.36%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              379      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               30      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               14      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               22      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               15      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               20      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               20      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40              111      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        115347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              177312960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1345344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               152808576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               178658304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            152811008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       945.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       814.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    952.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    814.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  187618737000                       # Total gap between requests
system.mem_ctrls.avgGap                     289802.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       108544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    177204416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    152808576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 578532.710803056369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 944488420.868518710136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 814460124.071665406227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2789840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2387672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     93920000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 213216792000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4554139026250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     55377.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     76426.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1907355.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1958294940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1040854650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9514628340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5973188580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14810365440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41808655830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36838587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       111944575140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.657563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95275656750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6264960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86078852250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2141950020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1138473435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10266848760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6490260900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14810365440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41722867980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36910829760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113481596295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.849789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95466907500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6264960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85887601500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7427204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7427204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7427204                       # number of overall hits
system.cpu.icache.overall_hits::total         7427204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          278                       # number of overall misses
system.cpu.icache.overall_misses::total           278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34520000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34520000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7427482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7427482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7427482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7427482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 124172.661871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 124172.661871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 124172.661871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 124172.661871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33964000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33964000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 122172.661871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 122172.661871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 122172.661871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 122172.661871                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7427204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7427204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7427482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7427482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 124172.661871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 124172.661871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 122172.661871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 122172.661871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.997458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7427482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26717.561151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.997458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59420134                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59420134                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51218779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51218779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51223324                       # number of overall hits
system.cpu.dcache.overall_hits::total        51223324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       976693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         976693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       980569                       # number of overall misses
system.cpu.dcache.overall_misses::total        980569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  78853749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78853749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  78853749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78853749000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52195472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52195472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52203893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52203893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018712                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80735.450136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80735.450136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80416.318484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80416.318484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       907925                       # number of writebacks
system.cpu.dcache.writebacks::total            907925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       967640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       967640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       968632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       968632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75640998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75640998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75781000000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75781000000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018555                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78170.598570                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78170.598570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78235.077924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78235.077924                       # average overall mshr miss latency
system.cpu.dcache.replacements                 968568                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40678827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40678827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       538480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        538480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  34295064000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34295064000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41217307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41217307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63688.649532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63688.649532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       537314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       537314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  33105614000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33105614000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61613.161019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61613.161019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10539952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10539952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       438213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       438213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  44558685000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44558685000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101682.709094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101682.709094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       430326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       430326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  42535384000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42535384000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98844.559706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98844.559706                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    140002000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    140002000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 141131.048387                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 141131.048387                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.834144                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52192032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            968632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.882209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.834144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         418600384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        418600384                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 187619469000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
