// Seed: 1516357333
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7,
    output id_8
);
  assign id_1 = id_3;
  logic id_9;
  initial id_5 = 1;
  reg id_10;
  assign id_10 = id_10;
  always @(negedge id_3) begin
    if (id_9) id_8 <= id_10;
  end
endmodule
