<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2x-1.52.12/src/bnx2x_self_test.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_5301097c004101f3ea6f9adde10a0261.html">bnx2x-1.52.12</a>      </li>
      <li class="navelem"><a class="el" href="dir_d6cb1f4f487af6adc5e6314f0ff1fc17.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">bnx2x_self_test.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* bnx2x_self_test.h: Broadcom Everest network driver.</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2007-2009 Broadcom Corporation</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00006"></a>00006 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00007"></a>00007 <span class="comment"> * the Free Software Foundation.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * Maintained by: Eilon Greenstein &lt;eilong@broadcom.com&gt;</span>
<a name="l00010"></a>00010 <span class="comment"> * Written by: Yitchak Gertner &lt;gertner@broadcom.com&gt;</span>
<a name="l00011"></a>00011 <span class="comment"> */</span>
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="comment">/* self test */</span>
<a name="l00014"></a>00014 
<a name="l00015"></a>00015 <span class="keyword">static</span> <span class="keywordtype">int</span> idle_chk_errors;
<a name="l00016"></a>00016 <span class="keyword">static</span> <span class="keywordtype">int</span> idle_chk_warnings;
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#define IDLE_CHK_E1         0x1</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span><span class="preprocessor">#define IDLE_CHK_E1H            0x2</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span>
<a name="l00022"></a>00022 <span class="preprocessor">#define IDLE_CHK_ERROR          1</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define IDLE_CHK_ERROR_NO_TRAFFIC   2</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define IDLE_CHK_WARNING        3</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="preprocessor">#define CHIP_MASK_CHK(chip_mask) \</span>
<a name="l00028"></a>00028 <span class="preprocessor">            (((((chip_mask) &amp; IDLE_CHK_E1) &amp;&amp; is_e1) || \</span>
<a name="l00029"></a>00029 <span class="preprocessor">              (((chip_mask) &amp; IDLE_CHK_E1H) &amp;&amp; is_e1h)) ? 1 : 0)</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#define CONDITION_CHK(condition, severity, fail_msg, arg_list...) \</span>
<a name="l00032"></a>00032 <span class="preprocessor">    do { \</span>
<a name="l00033"></a>00033 <span class="preprocessor">        if (condition) { \</span>
<a name="l00034"></a>00034 <span class="preprocessor">            switch (severity) { \</span>
<a name="l00035"></a>00035 <span class="preprocessor">            case IDLE_CHK_ERROR: \</span>
<a name="l00036"></a>00036 <span class="preprocessor">                BNX2X_DBG_ERR(&quot;ERROR &quot; fail_msg, ##arg_list); \</span>
<a name="l00037"></a>00037 <span class="preprocessor">                idle_chk_errors++; \</span>
<a name="l00038"></a>00038 <span class="preprocessor">                break; \</span>
<a name="l00039"></a>00039 <span class="preprocessor">            case IDLE_CHK_ERROR_NO_TRAFFIC: \</span>
<a name="l00040"></a>00040 <span class="preprocessor">                BNX2X_DBG_ERR(&quot;INFO &quot; fail_msg, ##arg_list); \</span>
<a name="l00041"></a>00041 <span class="preprocessor">                break; \</span>
<a name="l00042"></a>00042 <span class="preprocessor">            case IDLE_CHK_WARNING: \</span>
<a name="l00043"></a>00043 <span class="preprocessor">                BNX2X_DBG_ERR(&quot;WARNING &quot; fail_msg, \</span>
<a name="l00044"></a>00044 <span class="preprocessor">                          ##arg_list); \</span>
<a name="l00045"></a>00045 <span class="preprocessor">                idle_chk_warnings++; \</span>
<a name="l00046"></a>00046 <span class="preprocessor">                break; \</span>
<a name="l00047"></a>00047 <span class="preprocessor">            } \</span>
<a name="l00048"></a>00048 <span class="preprocessor">        } \</span>
<a name="l00049"></a>00049 <span class="preprocessor">    } while (0);</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_idle_chk6(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 chip_mask, u32 offset,
<a name="l00053"></a>00053                 <span class="keywordtype">int</span> loop, <span class="keywordtype">int</span> inc, <span class="keywordtype">int</span> severity)
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055     <span class="keywordtype">int</span> is_e1  = CHIP_IS_E1(bp);
<a name="l00056"></a>00056     <span class="keywordtype">int</span> is_e1h = CHIP_IS_E1H(bp);
<a name="l00057"></a>00057     <span class="keywordtype">int</span> i;
<a name="l00058"></a>00058     u32 val1, val2;
<a name="l00059"></a>00059     u32 rd_ptr, wr_ptr, rd_bank, wr_bank;
<a name="l00060"></a>00060 
<a name="l00061"></a>00061     <span class="keywordflow">if</span> (!CHIP_MASK_CHK(chip_mask))
<a name="l00062"></a>00062         <span class="keywordflow">return</span>;
<a name="l00063"></a>00063 
<a name="l00064"></a>00064     <span class="keywordflow">for</span> (i = 0; i &lt; loop; i++) {
<a name="l00065"></a>00065         val1 = REG_RD(bp, offset + i*inc);
<a name="l00066"></a>00066         val2 = REG_RD(bp, offset + i*inc + 4);
<a name="l00067"></a>00067         rd_ptr = ((val1 &amp; 0x3FFFFFC0) &gt;&gt; 6);
<a name="l00068"></a>00068         wr_ptr = ((((val1 &amp; 0xC0000000) &gt;&gt; 30) &amp; 0x3) |
<a name="l00069"></a>00069               ((val2 &amp; 0x3FFFFF) &lt;&lt; 2));
<a name="l00070"></a>00070         CONDITION_CHK((rd_ptr != wr_ptr), severity,
<a name="l00071"></a>00071                 <span class="stringliteral">&quot;QM: PTRTBL entry %d - rd_ptr is not&quot;</span>
<a name="l00072"></a>00072                 <span class="stringliteral">&quot; equal to wr_ptr. Values are 0x%x 0x%x\n&quot;</span>,
<a name="l00073"></a>00073                 i, rd_ptr, wr_ptr);
<a name="l00074"></a>00074         rd_bank = ((val1 &amp; 0x30) &gt;&gt; 4);
<a name="l00075"></a>00075         wr_bank = (val1 &amp; 0x03);
<a name="l00076"></a>00076         CONDITION_CHK((rd_bank != wr_bank), severity,
<a name="l00077"></a>00077                 <span class="stringliteral">&quot;QM: PTRTBL entry %d - rd_bank is not&quot;</span>
<a name="l00078"></a>00078                 <span class="stringliteral">&quot; equal to wr_bank. Values are 0x%x 0x%x\n&quot;</span>,
<a name="l00079"></a>00079                 i, rd_bank, wr_bank);
<a name="l00080"></a>00080     }
<a name="l00081"></a>00081 }
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="keyword">static</span> <span class="keywordtype">int</span> bnx2x_idle_chk(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="comment">/* read one reg and check the condition */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define IDLE_CHK_1(chip_mask, offset, condition, severity, fail_msg) \</span>
<a name="l00088"></a>00088 <span class="preprocessor">    do { \</span>
<a name="l00089"></a>00089 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) { \</span>
<a name="l00090"></a>00090 <span class="preprocessor">            val = REG_RD(bp, offset); \</span>
<a name="l00091"></a>00091 <span class="preprocessor">            CONDITION_CHK(condition, severity, \</span>
<a name="l00092"></a>00092 <span class="preprocessor">                      fail_msg &quot;. Value is 0x%x\n&quot;, val); \</span>
<a name="l00093"></a>00093 <span class="preprocessor">        } \</span>
<a name="l00094"></a>00094 <span class="preprocessor">    } while (0);</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/* loop to read one reg and check the condition */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define IDLE_CHK_2(chip_mask, offset, loop, inc, condition, severity, \</span>
<a name="l00098"></a>00098 <span class="preprocessor">           fail_msg) \</span>
<a name="l00099"></a>00099 <span class="preprocessor">    do { \</span>
<a name="l00100"></a>00100 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) \</span>
<a name="l00101"></a>00101 <span class="preprocessor">            for (i = 0; i &lt; (loop); i++) { \</span>
<a name="l00102"></a>00102 <span class="preprocessor">                val = REG_RD(bp, offset + i*(inc)); \</span>
<a name="l00103"></a>00103 <span class="preprocessor">                CONDITION_CHK(condition, severity, \</span>
<a name="l00104"></a>00104 <span class="preprocessor">                          fail_msg &quot;. Value is 0x%x\n&quot;, \</span>
<a name="l00105"></a>00105 <span class="preprocessor">                          i, val); \</span>
<a name="l00106"></a>00106 <span class="preprocessor">            } \</span>
<a name="l00107"></a>00107 <span class="preprocessor">    } while (0);</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="comment">/* read two regs and check the condition */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define IDLE_CHK_3(chip_mask, offset1, offset2, condition, severity, \</span>
<a name="l00111"></a>00111 <span class="preprocessor">           fail_msg) \</span>
<a name="l00112"></a>00112 <span class="preprocessor">    do { \</span>
<a name="l00113"></a>00113 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) { \</span>
<a name="l00114"></a>00114 <span class="preprocessor">            val1 = REG_RD(bp, offset1); \</span>
<a name="l00115"></a>00115 <span class="preprocessor">            val2 = REG_RD(bp, offset2); \</span>
<a name="l00116"></a>00116 <span class="preprocessor">            CONDITION_CHK(condition, severity, \</span>
<a name="l00117"></a>00117 <span class="preprocessor">                      fail_msg &quot;. Values are 0x%x 0x%x\n&quot;, \</span>
<a name="l00118"></a>00118 <span class="preprocessor">                      val1, val2); \</span>
<a name="l00119"></a>00119 <span class="preprocessor">        } \</span>
<a name="l00120"></a>00120 <span class="preprocessor">    } while (0);</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="comment">/* loop to read two regs and check the condition */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define IDLE_CHK_4(chip_mask, offset1, offset2, loop, inc, condition, \</span>
<a name="l00124"></a>00124 <span class="preprocessor">           severity, fail_msg) \</span>
<a name="l00125"></a>00125 <span class="preprocessor">    do { \</span>
<a name="l00126"></a>00126 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) \</span>
<a name="l00127"></a>00127 <span class="preprocessor">            for (i = 0; i &lt; (loop); i++) { \</span>
<a name="l00128"></a>00128 <span class="preprocessor">                val1 = REG_RD(bp, offset1 + i*(inc)); \</span>
<a name="l00129"></a>00129 <span class="preprocessor">                val2 = (REG_RD(bp, offset2 + i*(inc)) &gt;&gt; 1); \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                CONDITION_CHK(condition, severity, fail_msg \</span>
<a name="l00131"></a>00131 <span class="preprocessor">                          &quot; - LCID %d CID_CAM 0x%x&quot; \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                          &quot;  Value is 0x%x\n&quot;, \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                          i, val2, val1); \</span>
<a name="l00134"></a>00134 <span class="preprocessor">            } \</span>
<a name="l00135"></a>00135 <span class="preprocessor">    } while (0);</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* read one reg and check according to another reg */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define IDLE_CHK_5(chip_mask, offset, offset1, offset2, condition, severity, \</span>
<a name="l00139"></a>00139 <span class="preprocessor">           fail_msg) \</span>
<a name="l00140"></a>00140 <span class="preprocessor">    do { \</span>
<a name="l00141"></a>00141 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) \</span>
<a name="l00142"></a>00142 <span class="preprocessor">            if (!REG_RD(bp, offset)) \</span>
<a name="l00143"></a>00143 <span class="preprocessor">                IDLE_CHK_3(chip_mask, offset1, offset2, \</span>
<a name="l00144"></a>00144 <span class="preprocessor">                       condition, severity, fail_msg); \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    } while (0);</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="comment">/* read wide-bus reg and check sub-fields */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define IDLE_CHK_6(chip_mask, offset, loop, inc, severity) \</span>
<a name="l00149"></a>00149 <span class="preprocessor">    bnx2x_idle_chk6(bp, chip_mask, offset, loop, inc, severity)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="comment">/* loop to read wide-bus reg and check according to another reg */</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define IDLE_CHK_7(chip_mask, offset, offset1, offset2, loop, inc, condition, \</span>
<a name="l00153"></a>00153 <span class="preprocessor">           severity, fail_msg) \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    do { \</span>
<a name="l00155"></a>00155 <span class="preprocessor">        if (CHIP_MASK_CHK(chip_mask)) \</span>
<a name="l00156"></a>00156 <span class="preprocessor">            for (i = 0; i &lt; (loop); i++) { \</span>
<a name="l00157"></a>00157 <span class="preprocessor">                if (REG_RD(bp, offset + i*4) == 1) { \</span>
<a name="l00158"></a>00158 <span class="preprocessor">                    val1 = REG_RD(bp, offset1 + i*(inc)); \</span>
<a name="l00159"></a>00159 <span class="preprocessor">                    val1 = REG_RD(bp, offset1 + i*(inc) + \</span>
<a name="l00160"></a>00160 <span class="preprocessor">                              4); \</span>
<a name="l00161"></a>00161 <span class="preprocessor">                    val1 = ((REG_RD(bp, offset1 + i*(inc) \</span>
<a name="l00162"></a>00162 <span class="preprocessor">                         + 8) &amp; 0x00000078) &gt;&gt; 3); \</span>
<a name="l00163"></a>00163 <span class="preprocessor">                    val2 = (REG_RD(bp, offset2 + i*4)&gt;&gt;1); \</span>
<a name="l00164"></a>00164 <span class="preprocessor">                    CONDITION_CHK(condition, severity, \</span>
<a name="l00165"></a>00165 <span class="preprocessor">                              fail_msg &quot; - LCID %d &quot; \</span>
<a name="l00166"></a>00166 <span class="preprocessor">                              &quot;CID_CAM 0x%x&quot; \</span>
<a name="l00167"></a>00167 <span class="preprocessor">                              &quot;  Value is 0x%x\n&quot;, \</span>
<a name="l00168"></a>00168 <span class="preprocessor">                              i, val2, val1); \</span>
<a name="l00169"></a>00169 <span class="preprocessor">                } \</span>
<a name="l00170"></a>00170 <span class="preprocessor">            } \</span>
<a name="l00171"></a>00171 <span class="preprocessor">    } while (0);</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <span class="keywordtype">int</span> is_e1  = CHIP_IS_E1(bp);
<a name="l00175"></a>00175     <span class="keywordtype">int</span> is_e1h = CHIP_IS_E1H(bp);
<a name="l00176"></a>00176     <span class="keywordtype">int</span> i;
<a name="l00177"></a>00177     u32 val, val1, val2;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     idle_chk_errors = 0;
<a name="l00180"></a>00180     idle_chk_warnings = 0;
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (!netif_running(bp-&gt;dev))
<a name="l00183"></a>00183         <span class="keywordflow">return</span> idle_chk_errors;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     IDLE_CHK_1(0x7, 0x2114, ((val &amp; 0x0ff010) != 0), IDLE_CHK_ERROR,
<a name="l00186"></a>00186            <span class="stringliteral">&quot;PCIE: ucorr_err_status is not 0&quot;</span>);
<a name="l00187"></a>00187     IDLE_CHK_1(0x7, 0x2114, ((val &amp; 0x100000) != 0), IDLE_CHK_WARNING,
<a name="l00188"></a>00188            <span class="stringliteral">&quot;PCIE: ucorr_err_status - Unsupported request error&quot;</span>);
<a name="l00189"></a>00189     IDLE_CHK_1(0x7, 0x2120,
<a name="l00190"></a>00190            (((val &amp; 0x31c1) != 0x2000) &amp;&amp; ((val &amp; 0x31c1) != 0)),
<a name="l00191"></a>00191            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PCIE: corr_err_status is not 0x2000&quot;</span>);
<a name="l00192"></a>00192     IDLE_CHK_1(0x7, 0x2814, ((val &amp; ~0x40100) != 0), IDLE_CHK_ERROR,
<a name="l00193"></a>00193            <span class="stringliteral">&quot;PCIE: attentions register is not 0x40100&quot;</span>);
<a name="l00194"></a>00194     IDLE_CHK_1(0x6, 0x281c, ((val &amp; ~0x40040100) != 0), IDLE_CHK_ERROR,
<a name="l00195"></a>00195            <span class="stringliteral">&quot;PCIE: attentions register is not 0x40040100&quot;</span>);
<a name="l00196"></a>00196     IDLE_CHK_1(0x6, 0x2820, ((val &amp; ~0x40040100) != 0), IDLE_CHK_ERROR,
<a name="l00197"></a>00197            <span class="stringliteral">&quot;PCIE: attentions register is not 0x40040100&quot;</span>);
<a name="l00198"></a>00198     IDLE_CHK_1(0x3, PXP2_REG_PGL_EXP_ROM2, (val != 0xffffffff),
<a name="l00199"></a>00199            IDLE_CHK_WARNING,
<a name="l00200"></a>00200            <span class="stringliteral">&quot;PXP2: There are outstanding read requests. Not all&quot;</span>
<a name="l00201"></a>00201            <span class="stringliteral">&quot; completions have arrived for read requests on tags that&quot;</span>
<a name="l00202"></a>00202            <span class="stringliteral">&quot; are marked with 0&quot;</span>);
<a name="l00203"></a>00203     IDLE_CHK_2(0x7, 0x212c, 4, 4, ((val != 0) &amp;&amp; (idle_chk_errors &gt; 0)),
<a name="l00204"></a>00204            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PCIE: error packet header %d is not 0&quot;</span>);
<a name="l00205"></a>00205 
<a name="l00206"></a>00206     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ0_ENTRY_CNT, (val != 0),
<a name="l00207"></a>00207            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ0 is not empty&quot;</span>);
<a name="l00208"></a>00208     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ1_ENTRY_CNT, (val != 0),
<a name="l00209"></a>00209            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ1 is not empty&quot;</span>);
<a name="l00210"></a>00210     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ2_ENTRY_CNT, (val != 0),
<a name="l00211"></a>00211            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ2 is not empty&quot;</span>);
<a name="l00212"></a>00212     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ3_ENTRY_CNT, (val &gt; 2),
<a name="l00213"></a>00213            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ3 is not empty&quot;</span>);
<a name="l00214"></a>00214     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ4_ENTRY_CNT, (val != 0),
<a name="l00215"></a>00215            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ4 is not empty&quot;</span>);
<a name="l00216"></a>00216     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ5_ENTRY_CNT, (val != 0),
<a name="l00217"></a>00217            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ5 is not empty&quot;</span>);
<a name="l00218"></a>00218     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ6_ENTRY_CNT, (val != 0),
<a name="l00219"></a>00219            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ6 is not empty&quot;</span>);
<a name="l00220"></a>00220     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ7_ENTRY_CNT, (val != 0),
<a name="l00221"></a>00221            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ7 is not empty&quot;</span>);
<a name="l00222"></a>00222     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ8_ENTRY_CNT, (val != 0),
<a name="l00223"></a>00223            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ8 is not empty&quot;</span>);
<a name="l00224"></a>00224     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ9_ENTRY_CNT, (val != 0),
<a name="l00225"></a>00225            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ9 is not empty&quot;</span>);
<a name="l00226"></a>00226     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ10_ENTRY_CNT, (val != 0),
<a name="l00227"></a>00227            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ10 is not empty&quot;</span>);
<a name="l00228"></a>00228     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ11_ENTRY_CNT, (val != 0),
<a name="l00229"></a>00229            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ11 is not empty&quot;</span>);
<a name="l00230"></a>00230     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ12_ENTRY_CNT, (val != 0),
<a name="l00231"></a>00231            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ12 is not empty&quot;</span>);
<a name="l00232"></a>00232     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ13_ENTRY_CNT, (val != 0),
<a name="l00233"></a>00233            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ13 is not empty&quot;</span>);
<a name="l00234"></a>00234     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ14_ENTRY_CNT, (val != 0),
<a name="l00235"></a>00235            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ14 is not empty&quot;</span>);
<a name="l00236"></a>00236     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ15_ENTRY_CNT, (val != 0),
<a name="l00237"></a>00237            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ15 is not empty&quot;</span>);
<a name="l00238"></a>00238     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ16_ENTRY_CNT, (val != 0),
<a name="l00239"></a>00239            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ16 is not empty&quot;</span>);
<a name="l00240"></a>00240     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ17_ENTRY_CNT, (val != 0),
<a name="l00241"></a>00241            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ17 is not empty&quot;</span>);
<a name="l00242"></a>00242     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ18_ENTRY_CNT, (val != 0),
<a name="l00243"></a>00243            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ18 is not empty&quot;</span>);
<a name="l00244"></a>00244     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ19_ENTRY_CNT, (val != 0),
<a name="l00245"></a>00245            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ19 is not empty&quot;</span>);
<a name="l00246"></a>00246     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ20_ENTRY_CNT, (val != 0),
<a name="l00247"></a>00247            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ20 is not empty&quot;</span>);
<a name="l00248"></a>00248     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ21_ENTRY_CNT, (val != 0),
<a name="l00249"></a>00249            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ21 is not empty&quot;</span>);
<a name="l00250"></a>00250     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ22_ENTRY_CNT, (val != 0),
<a name="l00251"></a>00251            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ22 is not empty&quot;</span>);
<a name="l00252"></a>00252     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ23_ENTRY_CNT, (val != 0),
<a name="l00253"></a>00253            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ23 is not empty&quot;</span>);
<a name="l00254"></a>00254     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ24_ENTRY_CNT, (val != 0),
<a name="l00255"></a>00255            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ24 is not empty&quot;</span>);
<a name="l00256"></a>00256     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ25_ENTRY_CNT, (val != 0),
<a name="l00257"></a>00257            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ25 is not empty&quot;</span>);
<a name="l00258"></a>00258     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ26_ENTRY_CNT, (val != 0),
<a name="l00259"></a>00259            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ26 is not empty&quot;</span>);
<a name="l00260"></a>00260     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ27_ENTRY_CNT, (val != 0),
<a name="l00261"></a>00261            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ27 is not empty&quot;</span>);
<a name="l00262"></a>00262     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ28_ENTRY_CNT, (val != 0),
<a name="l00263"></a>00263            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ28 is not empty&quot;</span>);
<a name="l00264"></a>00264     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ29_ENTRY_CNT, (val != 0),
<a name="l00265"></a>00265            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ29 is not empty&quot;</span>);
<a name="l00266"></a>00266     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ30_ENTRY_CNT, (val != 0),
<a name="l00267"></a>00267            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ30 is not empty&quot;</span>);
<a name="l00268"></a>00268     IDLE_CHK_1(0x7, PXP2_REG_RQ_VQ31_ENTRY_CNT, (val != 0),
<a name="l00269"></a>00269            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PXP2: VQ31 is not empty&quot;</span>);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     IDLE_CHK_1(0x7, PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY, (val != 0),
<a name="l00272"></a>00272            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PXP2: rq_ufifo_num_of_entry is not 0&quot;</span>);
<a name="l00273"></a>00273     IDLE_CHK_1(0x7, PXP2_REG_RQ_RBC_DONE, (val != 1), IDLE_CHK_ERROR,
<a name="l00274"></a>00274            <span class="stringliteral">&quot;PXP2: rq_rbc_done is not 1&quot;</span>);
<a name="l00275"></a>00275     IDLE_CHK_1(0x7, PXP2_REG_RQ_CFG_DONE, (val != 1), IDLE_CHK_ERROR,
<a name="l00276"></a>00276            <span class="stringliteral">&quot;PXP2: rq_cfg_done is not 1&quot;</span>);
<a name="l00277"></a>00277     IDLE_CHK_1(0x7, PXP2_REG_PSWRQ_BW_CREDIT, (val != 0x1b),
<a name="l00278"></a>00278            IDLE_CHK_ERROR,
<a name="l00279"></a>00279            <span class="stringliteral">&quot;PXP2: rq_read_credit and rq_write_credit are not 3&quot;</span>);
<a name="l00280"></a>00280     IDLE_CHK_1(0x7, PXP2_REG_RD_START_INIT, (val != 1), IDLE_CHK_ERROR,
<a name="l00281"></a>00281            <span class="stringliteral">&quot;PXP2: rd_start_init is not 1&quot;</span>);
<a name="l00282"></a>00282     IDLE_CHK_1(0x7, PXP2_REG_RD_INIT_DONE, (val != 1), IDLE_CHK_ERROR,
<a name="l00283"></a>00283            <span class="stringliteral">&quot;PXP2: rd_init_done is not 1&quot;</span>);
<a name="l00284"></a>00284 
<a name="l00285"></a>00285     IDLE_CHK_3(0x7, PXP2_REG_RD_SR_CNT, PXP2_REG_RD_SR_NUM_CFG,
<a name="l00286"></a>00286            (val1 != (val2-1)), IDLE_CHK_WARNING,
<a name="l00287"></a>00287            <span class="stringliteral">&quot;PXP2: rd_sr_cnt is not equal to rd_sr_num_cfg&quot;</span>);
<a name="l00288"></a>00288     IDLE_CHK_3(0x7, PXP2_REG_RD_BLK_CNT, PXP2_REG_RD_BLK_NUM_CFG,
<a name="l00289"></a>00289            (val1 != val2), IDLE_CHK_WARNING,
<a name="l00290"></a>00290            <span class="stringliteral">&quot;PXP2: rd_blk_cnt is not equal to rd_blk_num_cfg&quot;</span>);
<a name="l00291"></a>00291 
<a name="l00292"></a>00292     IDLE_CHK_3(0x7, PXP2_REG_RD_SR_CNT, PXP2_REG_RD_SR_NUM_CFG,
<a name="l00293"></a>00293            (val1 &lt; (val2-3)), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00294"></a>00294            <span class="stringliteral">&quot;PXP2: There are more than two unused SRs&quot;</span>);
<a name="l00295"></a>00295     IDLE_CHK_3(0x7, PXP2_REG_RD_BLK_CNT, PXP2_REG_RD_BLK_NUM_CFG,
<a name="l00296"></a>00296            (val1 &lt; (val2-2)), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00297"></a>00297            <span class="stringliteral">&quot;PXP2: There are more than two unused blocks&quot;</span>);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     IDLE_CHK_1(0x7, PXP2_REG_RD_PORT_IS_IDLE_0, (val != 1),
<a name="l00300"></a>00300            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00301"></a>00301            <span class="stringliteral">&quot;PXP2: P0 All delivery ports are not idle&quot;</span>);
<a name="l00302"></a>00302     IDLE_CHK_1(0x7, PXP2_REG_RD_PORT_IS_IDLE_1, (val != 1),
<a name="l00303"></a>00303            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00304"></a>00304            <span class="stringliteral">&quot;PXP2: P1 All delivery ports are not idle&quot;</span>);
<a name="l00305"></a>00305 
<a name="l00306"></a>00306     IDLE_CHK_2(0x7, PXP2_REG_RD_ALMOST_FULL_0, 11, 4, (val != 0),
<a name="l00307"></a>00307            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PXP2: rd_almost_full_%d is not 0&quot;</span>);
<a name="l00308"></a>00308 
<a name="l00309"></a>00309     IDLE_CHK_1(0x7, PXP2_REG_RD_DISABLE_INPUTS, (val != 0),
<a name="l00310"></a>00310            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PXP2: PSWRD inputs are disabled&quot;</span>);
<a name="l00311"></a>00311     IDLE_CHK_1(0x7, PXP2_REG_HST_HEADER_FIFO_STATUS, (val != 0),
<a name="l00312"></a>00312            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00313"></a>00313            <span class="stringliteral">&quot;PXP2: HST header FIFO status is not 0&quot;</span>);
<a name="l00314"></a>00314     IDLE_CHK_1(0x7, PXP2_REG_HST_DATA_FIFO_STATUS, (val != 0),
<a name="l00315"></a>00315            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00316"></a>00316            <span class="stringliteral">&quot;PXP2: HST data FIFO status is not 0&quot;</span>);
<a name="l00317"></a>00317     IDLE_CHK_1(0x7, PXP2_REG_PGL_WRITE_BLOCKED, (val != 0),
<a name="l00318"></a>00318            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PXP2: pgl_write_blocked is not 0&quot;</span>);
<a name="l00319"></a>00319     IDLE_CHK_1(0x7, PXP2_REG_PGL_READ_BLOCKED, (val != 0), IDLE_CHK_ERROR,
<a name="l00320"></a>00320            <span class="stringliteral">&quot;PXP2: pgl_read_blocked is not 0&quot;</span>);
<a name="l00321"></a>00321     IDLE_CHK_1(0x7, PXP2_REG_PGL_TXW_CDTS, (((val &gt;&gt; 17) &amp; 1) != 0),
<a name="l00322"></a>00322            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00323"></a>00323            <span class="stringliteral">&quot;PXP2: There is data which is ready&quot;</span>);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     IDLE_CHK_1(0x7, PXP_REG_HST_ARB_IS_IDLE, (val != 1), IDLE_CHK_WARNING,
<a name="l00326"></a>00326            <span class="stringliteral">&quot;PXP: HST arbiter is not idle&quot;</span>);
<a name="l00327"></a>00327     IDLE_CHK_1(0x7, PXP_REG_HST_CLIENTS_WAITING_TO_ARB, (val != 0),
<a name="l00328"></a>00328            IDLE_CHK_WARNING,
<a name="l00329"></a>00329            <span class="stringliteral">&quot;PXP: HST one of the clients is waiting for delivery&quot;</span>);
<a name="l00330"></a>00330     IDLE_CHK_1(0x6, PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS,
<a name="l00331"></a>00331            (val != 0), IDLE_CHK_WARNING,
<a name="l00332"></a>00332            <span class="stringliteral">&quot;PXP: HST Close the gates: Discarding internal writes&quot;</span>);
<a name="l00333"></a>00333     IDLE_CHK_1(0x6, PXP_REG_HST_DISCARD_DOORBELLS_STATUS, (val != 0),
<a name="l00334"></a>00334            IDLE_CHK_WARNING,
<a name="l00335"></a>00335            <span class="stringliteral">&quot;PXP: HST Close the gates: Discarding doorbells&quot;</span>);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     IDLE_CHK_1(0x7, DMAE_REG_GO_C0, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00338"></a>00338            <span class="stringliteral">&quot;DMAE: command 0 go is not 0&quot;</span>);
<a name="l00339"></a>00339     IDLE_CHK_1(0x7, DMAE_REG_GO_C1, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00340"></a>00340            <span class="stringliteral">&quot;DMAE: command 1 go is not 0&quot;</span>);
<a name="l00341"></a>00341     IDLE_CHK_1(0x7, DMAE_REG_GO_C2, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00342"></a>00342            <span class="stringliteral">&quot;DMAE: command 2 go is not 0&quot;</span>);
<a name="l00343"></a>00343     IDLE_CHK_1(0x7, DMAE_REG_GO_C3, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00344"></a>00344            <span class="stringliteral">&quot;DMAE: command 3 go is not 0&quot;</span>);
<a name="l00345"></a>00345     IDLE_CHK_1(0x7, DMAE_REG_GO_C4, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00346"></a>00346            <span class="stringliteral">&quot;DMAE: command 4 go is not 0&quot;</span>);
<a name="l00347"></a>00347     IDLE_CHK_1(0x7, DMAE_REG_GO_C5, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00348"></a>00348            <span class="stringliteral">&quot;DMAE: command 5 go is not 0&quot;</span>);
<a name="l00349"></a>00349     IDLE_CHK_1(0x7, DMAE_REG_GO_C6, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00350"></a>00350            <span class="stringliteral">&quot;DMAE: command 6 go is not 0&quot;</span>);
<a name="l00351"></a>00351     IDLE_CHK_1(0x7, DMAE_REG_GO_C7, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00352"></a>00352            <span class="stringliteral">&quot;DMAE: command 7 go is not 0&quot;</span>);
<a name="l00353"></a>00353     IDLE_CHK_1(0x7, DMAE_REG_GO_C8, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00354"></a>00354            <span class="stringliteral">&quot;DMAE: command 8 go is not 0&quot;</span>);
<a name="l00355"></a>00355     IDLE_CHK_1(0x7, DMAE_REG_GO_C9, (val != 0), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00356"></a>00356            <span class="stringliteral">&quot;DMAE: command 9 go is not 0&quot;</span>);
<a name="l00357"></a>00357     IDLE_CHK_1(0x7, DMAE_REG_GO_C10, (val != 0),
<a name="l00358"></a>00358            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 10 go is not 0&quot;</span>);
<a name="l00359"></a>00359     IDLE_CHK_1(0x7, DMAE_REG_GO_C11, (val != 0),
<a name="l00360"></a>00360            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 11 go is not 0&quot;</span>);
<a name="l00361"></a>00361     IDLE_CHK_1(0x7, DMAE_REG_GO_C12, (val != 0),
<a name="l00362"></a>00362            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 12 go is not 0&quot;</span>);
<a name="l00363"></a>00363     IDLE_CHK_1(0x7, DMAE_REG_GO_C13, (val != 0),
<a name="l00364"></a>00364            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 13 go is not 0&quot;</span>);
<a name="l00365"></a>00365     IDLE_CHK_1(0x7, DMAE_REG_GO_C14, (val != 0),
<a name="l00366"></a>00366            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 14 go is not 0&quot;</span>);
<a name="l00367"></a>00367     IDLE_CHK_1(0x7, DMAE_REG_GO_C15, (val != 0),
<a name="l00368"></a>00368            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DMAE: command 15 go is not 0&quot;</span>);
<a name="l00369"></a>00369 
<a name="l00370"></a>00370     IDLE_CHK_1(0x7, CFC_REG_ERROR_VECTOR, (val != 0), IDLE_CHK_ERROR,
<a name="l00371"></a>00371            <span class="stringliteral">&quot;CFC: error vector is not 0&quot;</span>);
<a name="l00372"></a>00372     IDLE_CHK_1(0x7, CFC_REG_NUM_LCIDS_ARRIVING, (val != 0),
<a name="l00373"></a>00373            IDLE_CHK_ERROR, <span class="stringliteral">&quot;CFC: number of arriving LCIDs is not 0&quot;</span>);
<a name="l00374"></a>00374     IDLE_CHK_1(0x7, CFC_REG_NUM_LCIDS_ALLOC, (val != 0), IDLE_CHK_ERROR,
<a name="l00375"></a>00375            <span class="stringliteral">&quot;CFC: number of alloc LCIDs is not 0&quot;</span>);
<a name="l00376"></a>00376     IDLE_CHK_1(0x7, CFC_REG_NUM_LCIDS_LEAVING, (val != 0), IDLE_CHK_ERROR,
<a name="l00377"></a>00377            <span class="stringliteral">&quot;CFC: number of leaving LCIDs is not 0&quot;</span>);
<a name="l00378"></a>00378 
<a name="l00379"></a>00379     IDLE_CHK_4(0x7, CFC_REG_ACTIVITY_COUNTER, CFC_REG_CID_CAM,
<a name="l00380"></a>00380            (CFC_REG_ACTIVITY_COUNTER_SIZE &gt;&gt; 2), 4, (val1 &gt; 1),
<a name="l00381"></a>00381            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;CFC: AC &gt; 1&quot;</span>);
<a name="l00382"></a>00382     IDLE_CHK_7(0x7, CFC_REG_ACTIVITY_COUNTER, CFC_REG_INFO_RAM,
<a name="l00383"></a>00383            CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE &gt;&gt; 4), 16,
<a name="l00384"></a>00384            (val1 == 3), IDLE_CHK_WARNING,
<a name="l00385"></a>00385            <span class="stringliteral">&quot;CFC: AC is 1, connType is 3&quot;</span>);
<a name="l00386"></a>00386     IDLE_CHK_7(0x7, CFC_REG_ACTIVITY_COUNTER, CFC_REG_INFO_RAM,
<a name="l00387"></a>00387            CFC_REG_CID_CAM, (CFC_REG_INFO_RAM_SIZE &gt;&gt; 4), 16,
<a name="l00388"></a>00388            ((val1 != 0) &amp;&amp; (val1 != 3)), IDLE_CHK_ERROR,
<a name="l00389"></a>00389            <span class="stringliteral">&quot;CFC: AC is 1, connType is not 0 nor 3&quot;</span>);
<a name="l00390"></a>00390 
<a name="l00391"></a>00391     IDLE_CHK_2(0x7, QM_REG_QTASKCTR_0, 64, 4, (val != 0),
<a name="l00392"></a>00392            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;QM: Q_%d, queue is not empty&quot;</span>);
<a name="l00393"></a>00393 
<a name="l00394"></a>00394     IDLE_CHK_3(0x7, QM_REG_VOQCREDIT_0, QM_REG_VOQINITCREDIT_0,
<a name="l00395"></a>00395            (val1 != val2), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00396"></a>00396            <span class="stringliteral">&quot;QM: VOQ_0, VOQ credit is not equal to initial credit&quot;</span>);
<a name="l00397"></a>00397     IDLE_CHK_3(0x7, QM_REG_VOQCREDIT_1, QM_REG_VOQINITCREDIT_1,
<a name="l00398"></a>00398            (val1 != val2), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00399"></a>00399            <span class="stringliteral">&quot;QM: VOQ_1, VOQ credit is not equal to initial credit&quot;</span>);
<a name="l00400"></a>00400     IDLE_CHK_3(0x7, QM_REG_VOQCREDIT_4, QM_REG_VOQINITCREDIT_4,
<a name="l00401"></a>00401            (val1 != val2), IDLE_CHK_ERROR,
<a name="l00402"></a>00402            <span class="stringliteral">&quot;QM: VOQ_4, VOQ credit is not equal to initial credit&quot;</span>);
<a name="l00403"></a>00403 
<a name="l00404"></a>00404     IDLE_CHK_3(0x3, QM_REG_PORT0BYTECRD, QM_REG_BYTECRDINITVAL,
<a name="l00405"></a>00405            (val1 != val2), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00406"></a>00406            <span class="stringliteral">&quot;QM: P0 Byte credit is not equal to initial credit&quot;</span>);
<a name="l00407"></a>00407     IDLE_CHK_3(0x3, QM_REG_PORT1BYTECRD, QM_REG_BYTECRDINITVAL,
<a name="l00408"></a>00408            (val1 != val2), IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00409"></a>00409            <span class="stringliteral">&quot;QM: P1 Byte credit is not equal to initial credit&quot;</span>);
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     IDLE_CHK_1(0x7, CCM_REG_CAM_OCCUP, (val != 0),
<a name="l00412"></a>00412            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00413"></a>00413            <span class="stringliteral">&quot;CCM: XX protection CAM is not empty&quot;</span>);
<a name="l00414"></a>00414     IDLE_CHK_1(0x7, TCM_REG_CAM_OCCUP, (val != 0), IDLE_CHK_ERROR,
<a name="l00415"></a>00415            <span class="stringliteral">&quot;TCM: XX protection CAM is not empty&quot;</span>);
<a name="l00416"></a>00416     IDLE_CHK_1(0x7, UCM_REG_CAM_OCCUP, (val != 0),
<a name="l00417"></a>00417            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00418"></a>00418            <span class="stringliteral">&quot;UCM: XX protection CAM is not empty&quot;</span>);
<a name="l00419"></a>00419     IDLE_CHK_1(0x7, XCM_REG_CAM_OCCUP, (val != 0),
<a name="l00420"></a>00420            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00421"></a>00421            <span class="stringliteral">&quot;XCM: XX protection CAM is not empty&quot;</span>);
<a name="l00422"></a>00422 
<a name="l00423"></a>00423     IDLE_CHK_1(0x7, BRB1_REG_NUM_OF_FULL_BLOCKS, (val != 0),
<a name="l00424"></a>00424            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;BRB1: BRB is not empty&quot;</span>);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426     IDLE_CHK_1(0x7, CSEM_REG_SLEEP_THREADS_VALID, (val != 0),
<a name="l00427"></a>00427            IDLE_CHK_ERROR, <span class="stringliteral">&quot;CSEM: There are sleeping threads&quot;</span>);
<a name="l00428"></a>00428     IDLE_CHK_1(0x7, TSEM_REG_SLEEP_THREADS_VALID, (val != 0),
<a name="l00429"></a>00429            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00430"></a>00430            <span class="stringliteral">&quot;TSEM: There are sleeping threads&quot;</span>);
<a name="l00431"></a>00431     IDLE_CHK_1(0x7, USEM_REG_SLEEP_THREADS_VALID, (val != 0),
<a name="l00432"></a>00432            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00433"></a>00433            <span class="stringliteral">&quot;USEM: There are sleeping threads&quot;</span>);
<a name="l00434"></a>00434     IDLE_CHK_1(0x7, XSEM_REG_SLEEP_THREADS_VALID, (val != 0),
<a name="l00435"></a>00435            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00436"></a>00436            <span class="stringliteral">&quot;XSEM: There are sleeping threads&quot;</span>);
<a name="l00437"></a>00437 
<a name="l00438"></a>00438     IDLE_CHK_1(0x7, CSEM_REG_SLOW_EXT_STORE_EMPTY, (val != 1),
<a name="l00439"></a>00439            IDLE_CHK_ERROR, <span class="stringliteral">&quot;CSEM: External store FIFO is not empty&quot;</span>);
<a name="l00440"></a>00440     IDLE_CHK_1(0x7, TSEM_REG_SLOW_EXT_STORE_EMPTY, (val != 1),
<a name="l00441"></a>00441            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00442"></a>00442            <span class="stringliteral">&quot;TSEM: External store FIFO is not empty&quot;</span>);
<a name="l00443"></a>00443     IDLE_CHK_1(0x7, USEM_REG_SLOW_EXT_STORE_EMPTY, (val != 1),
<a name="l00444"></a>00444            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00445"></a>00445            <span class="stringliteral">&quot;USEM: External store FIFO is not empty&quot;</span>);
<a name="l00446"></a>00446     IDLE_CHK_1(0x7, XSEM_REG_SLOW_EXT_STORE_EMPTY, (val != 1),
<a name="l00447"></a>00447            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00448"></a>00448            <span class="stringliteral">&quot;XSEM: External store FIFO is not empty&quot;</span>);
<a name="l00449"></a>00449 
<a name="l00450"></a>00450     IDLE_CHK_1(0x7, CSDM_REG_SYNC_PARSER_EMPTY, (val != 1),
<a name="l00451"></a>00451            IDLE_CHK_ERROR, <span class="stringliteral">&quot;CSDM: Parser serial FIFO is not empty&quot;</span>);
<a name="l00452"></a>00452     IDLE_CHK_1(0x7, TSDM_REG_SYNC_PARSER_EMPTY, (val != 1),
<a name="l00453"></a>00453            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00454"></a>00454            <span class="stringliteral">&quot;TSDM: Parser serial FIFO is not empty&quot;</span>);
<a name="l00455"></a>00455     IDLE_CHK_1(0x7, USDM_REG_SYNC_PARSER_EMPTY, (val != 1),
<a name="l00456"></a>00456            IDLE_CHK_ERROR, <span class="stringliteral">&quot;USDM: Parser serial FIFO is not empty&quot;</span>);
<a name="l00457"></a>00457     IDLE_CHK_1(0x7, XSDM_REG_SYNC_PARSER_EMPTY, (val != 1),
<a name="l00458"></a>00458            IDLE_CHK_ERROR, <span class="stringliteral">&quot;XSDM: Parser serial FIFO is not empty&quot;</span>);
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     IDLE_CHK_1(0x7, CSDM_REG_SYNC_SYNC_EMPTY, (val != 1), IDLE_CHK_ERROR,
<a name="l00461"></a>00461            <span class="stringliteral">&quot;CSDM: Parser SYNC serial FIFO is not empty&quot;</span>);
<a name="l00462"></a>00462     IDLE_CHK_1(0x7, TSDM_REG_SYNC_SYNC_EMPTY, (val != 1), IDLE_CHK_ERROR,
<a name="l00463"></a>00463            <span class="stringliteral">&quot;TSDM: Parser SYNC serial FIFO is not empty&quot;</span>);
<a name="l00464"></a>00464     IDLE_CHK_1(0x7, USDM_REG_SYNC_SYNC_EMPTY, (val != 1), IDLE_CHK_ERROR,
<a name="l00465"></a>00465            <span class="stringliteral">&quot;USDM: Parser SYNC serial FIFO is not empty&quot;</span>);
<a name="l00466"></a>00466     IDLE_CHK_1(0x7, XSDM_REG_SYNC_SYNC_EMPTY, (val != 1), IDLE_CHK_ERROR,
<a name="l00467"></a>00467            <span class="stringliteral">&quot;XSDM: Parser SYNC serial FIFO is not empty&quot;</span>);
<a name="l00468"></a>00468 
<a name="l00469"></a>00469     IDLE_CHK_1(0x7, CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY, (val != 1),
<a name="l00470"></a>00470            IDLE_CHK_ERROR,
<a name="l00471"></a>00471            <span class="stringliteral">&quot;CSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp&quot;</span>
<a name="l00472"></a>00472            <span class="stringliteral">&quot; block&quot;</span>);
<a name="l00473"></a>00473     IDLE_CHK_1(0x7, TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY, (val != 1),
<a name="l00474"></a>00474            IDLE_CHK_ERROR,
<a name="l00475"></a>00475            <span class="stringliteral">&quot;TSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp&quot;</span>
<a name="l00476"></a>00476            <span class="stringliteral">&quot; block&quot;</span>);
<a name="l00477"></a>00477     IDLE_CHK_1(0x7, USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY, (val != 1),
<a name="l00478"></a>00478            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00479"></a>00479            <span class="stringliteral">&quot;USDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp&quot;</span>
<a name="l00480"></a>00480            <span class="stringliteral">&quot; block&quot;</span>);
<a name="l00481"></a>00481     IDLE_CHK_1(0x7, XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY, (val != 1),
<a name="l00482"></a>00482            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00483"></a>00483            <span class="stringliteral">&quot;XSDM: pxp_ctrl rd_data fifo is not empty in sdm_dma_rsp&quot;</span>
<a name="l00484"></a>00484            <span class="stringliteral">&quot; block&quot;</span>);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     IDLE_CHK_1(0x7, DORQ_REG_DQ_FILL_LVLF, (val != 0),
<a name="l00487"></a>00487            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;DQ: DORQ queue is not empty&quot;</span>);
<a name="l00488"></a>00488 
<a name="l00489"></a>00489     IDLE_CHK_1(0x7, CFC_REG_CFC_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00490"></a>00490            <span class="stringliteral">&quot;CFC: interrupt status is not 0&quot;</span>);
<a name="l00491"></a>00491     IDLE_CHK_1(0x7, CDU_REG_CDU_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00492"></a>00492            <span class="stringliteral">&quot;CDU: interrupt status is not 0&quot;</span>);
<a name="l00493"></a>00493     IDLE_CHK_1(0x7, CCM_REG_CCM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00494"></a>00494            <span class="stringliteral">&quot;CCM: interrupt status is not 0&quot;</span>);
<a name="l00495"></a>00495     IDLE_CHK_1(0x7, TCM_REG_TCM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00496"></a>00496            <span class="stringliteral">&quot;TCM: interrupt status is not 0&quot;</span>);
<a name="l00497"></a>00497     IDLE_CHK_1(0x7, UCM_REG_UCM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00498"></a>00498            <span class="stringliteral">&quot;UCM: interrupt status is not 0&quot;</span>);
<a name="l00499"></a>00499     IDLE_CHK_1(0x7, XCM_REG_XCM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00500"></a>00500            <span class="stringliteral">&quot;XCM: interrupt status is not 0&quot;</span>);
<a name="l00501"></a>00501     IDLE_CHK_1(0x7, PBF_REG_PBF_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00502"></a>00502            <span class="stringliteral">&quot;PBF: interrupt status is not 0&quot;</span>);
<a name="l00503"></a>00503     IDLE_CHK_1(0x7, TM_REG_TM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00504"></a>00504            <span class="stringliteral">&quot;TIMERS: interrupt status is not 0&quot;</span>);
<a name="l00505"></a>00505     IDLE_CHK_1(0x7, DORQ_REG_DORQ_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00506"></a>00506            <span class="stringliteral">&quot;DQ: interrupt status is not 0&quot;</span>);
<a name="l00507"></a>00507     IDLE_CHK_1(0x7, SRC_REG_SRC_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00508"></a>00508            <span class="stringliteral">&quot;SRCH: interrupt status is not 0&quot;</span>);
<a name="l00509"></a>00509     IDLE_CHK_1(0x7, PRS_REG_PRS_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00510"></a>00510            <span class="stringliteral">&quot;PRS: interrupt status is not 0&quot;</span>);
<a name="l00511"></a>00511     IDLE_CHK_1(0x7, BRB1_REG_BRB1_INT_STS, ((val &amp; ~0xfc00) != 0),
<a name="l00512"></a>00512            IDLE_CHK_ERROR, <span class="stringliteral">&quot;BRB1: interrupt status is not 0&quot;</span>);
<a name="l00513"></a>00513     IDLE_CHK_1(0x7, GRCBASE_XPB + PB_REG_PB_INT_STS, (val != 0),
<a name="l00514"></a>00514            IDLE_CHK_ERROR, <span class="stringliteral">&quot;XPB: interrupt status is not 0&quot;</span>);
<a name="l00515"></a>00515     IDLE_CHK_1(0x7, GRCBASE_UPB + PB_REG_PB_INT_STS, (val != 0),
<a name="l00516"></a>00516            IDLE_CHK_ERROR, <span class="stringliteral">&quot;UPB: interrupt status is not 0&quot;</span>);
<a name="l00517"></a>00517     IDLE_CHK_1(0x7, PXP2_REG_PXP2_INT_STS_0, (val != 0), IDLE_CHK_WARNING,
<a name="l00518"></a>00518            <span class="stringliteral">&quot;PXP2: interrupt status 0 is not 0&quot;</span>);
<a name="l00519"></a>00519     IDLE_CHK_1(0x6, PXP2_REG_PXP2_INT_STS_1, (val != 0), IDLE_CHK_WARNING,
<a name="l00520"></a>00520            <span class="stringliteral">&quot;PXP2: interrupt status 1 is not 0&quot;</span>);
<a name="l00521"></a>00521     IDLE_CHK_1(0x7, QM_REG_QM_INT_STS, (val != 0), IDLE_CHK_ERROR,
<a name="l00522"></a>00522            <span class="stringliteral">&quot;QM: interrupt status is not 0&quot;</span>);
<a name="l00523"></a>00523     IDLE_CHK_1(0x7, PXP_REG_PXP_INT_STS_0, (val != 0), IDLE_CHK_ERROR,
<a name="l00524"></a>00524            <span class="stringliteral">&quot;PXP: interrupt status 0 is not 0&quot;</span>);
<a name="l00525"></a>00525     IDLE_CHK_1(0x7, PXP_REG_PXP_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00526"></a>00526            <span class="stringliteral">&quot;PXP: interrupt status 1 is not 0&quot;</span>);
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     IDLE_CHK_1(0x7, DORQ_REG_RSPA_CRD_CNT, (val != 2),
<a name="l00529"></a>00529            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00530"></a>00530            <span class="stringliteral">&quot;DQ: Credit to XCM is not full&quot;</span>);
<a name="l00531"></a>00531     IDLE_CHK_1(0x7, DORQ_REG_RSPB_CRD_CNT, (val != 2), IDLE_CHK_ERROR,
<a name="l00532"></a>00532            <span class="stringliteral">&quot;DQ: Credit to UCM is not full&quot;</span>);
<a name="l00533"></a>00533 
<a name="l00534"></a>00534     IDLE_CHK_1(0x3, QM_REG_VOQCRDERRREG, (val != 0), IDLE_CHK_ERROR,
<a name="l00535"></a>00535            <span class="stringliteral">&quot;QM: Credit error register is not 0 (byte or credit&quot;</span>
<a name="l00536"></a>00536            <span class="stringliteral">&quot; overflow/underflow)&quot;</span>);
<a name="l00537"></a>00537     IDLE_CHK_1(0x7, DORQ_REG_DQ_FULL_ST, (val != 0), IDLE_CHK_ERROR,
<a name="l00538"></a>00538            <span class="stringliteral">&quot;DQ: DORQ queue is full&quot;</span>);
<a name="l00539"></a>00539 
<a name="l00540"></a>00540     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_1_FUNC_0,
<a name="l00541"></a>00541            ((val &amp; ~0xcffc) != 0), IDLE_CHK_WARNING,
<a name="l00542"></a>00542            <span class="stringliteral">&quot;AEU: P0 AFTER_INVERT_1 is not 0&quot;</span>);
<a name="l00543"></a>00543     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_2_FUNC_0, (val != 0),
<a name="l00544"></a>00544            IDLE_CHK_ERROR, <span class="stringliteral">&quot;AEU: P0 AFTER_INVERT_2 is not 0&quot;</span>);
<a name="l00545"></a>00545     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_3_FUNC_0,
<a name="l00546"></a>00546            ((val &amp; ~0xc21b0000) != 0), IDLE_CHK_ERROR,
<a name="l00547"></a>00547            <span class="stringliteral">&quot;AEU: P0 AFTER_INVERT_3 is not 0&quot;</span>);
<a name="l00548"></a>00548     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_4_FUNC_0,
<a name="l00549"></a>00549            ((val &amp; ~0x801fffff) != 0), IDLE_CHK_ERROR,
<a name="l00550"></a>00550            <span class="stringliteral">&quot;AEU: P0 AFTER_INVERT_4 is not 0&quot;</span>);
<a name="l00551"></a>00551 
<a name="l00552"></a>00552     IDLE_CHK_1(0x3, MISC_REG_AEU_AFTER_INVERT_1_FUNC_1,
<a name="l00553"></a>00553            ((val &amp; ~0xcffc) != 0), IDLE_CHK_WARNING,
<a name="l00554"></a>00554            <span class="stringliteral">&quot;AEU: P1 AFTER_INVERT_1 is not 0&quot;</span>);
<a name="l00555"></a>00555     IDLE_CHK_1(0x3, MISC_REG_AEU_AFTER_INVERT_2_FUNC_1, (val != 0),
<a name="l00556"></a>00556            IDLE_CHK_ERROR, <span class="stringliteral">&quot;AEU: P1 AFTER_INVERT_2 is not 0&quot;</span>);
<a name="l00557"></a>00557     IDLE_CHK_1(0x3, MISC_REG_AEU_AFTER_INVERT_3_FUNC_1,
<a name="l00558"></a>00558            ((val &amp; ~0xc21b0000) != 0), IDLE_CHK_ERROR,
<a name="l00559"></a>00559            <span class="stringliteral">&quot;AEU: P1 AFTER_INVERT_3 is not 0&quot;</span>);
<a name="l00560"></a>00560     IDLE_CHK_1(0x3, MISC_REG_AEU_AFTER_INVERT_4_FUNC_1,
<a name="l00561"></a>00561            ((val &amp; ~0x801fffff) != 0), IDLE_CHK_ERROR,
<a name="l00562"></a>00562            <span class="stringliteral">&quot;AEU: P1 AFTER_INVERT_4 is not 0&quot;</span>);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_1_MCP,
<a name="l00565"></a>00565            ((val &amp; ~0xcffc) != 0), IDLE_CHK_WARNING,
<a name="l00566"></a>00566            <span class="stringliteral">&quot;AEU: MCP AFTER_INVERT_1 is not 0&quot;</span>);
<a name="l00567"></a>00567     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_2_MCP, (val != 0),
<a name="l00568"></a>00568            IDLE_CHK_ERROR, <span class="stringliteral">&quot;AEU: MCP AFTER_INVERT_2 is not 0&quot;</span>);
<a name="l00569"></a>00569     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_3_MCP,
<a name="l00570"></a>00570            ((val &amp; ~0xc21b0000) != 0), IDLE_CHK_ERROR,
<a name="l00571"></a>00571            <span class="stringliteral">&quot;AEU: MCP AFTER_INVERT_3 is not 0&quot;</span>);
<a name="l00572"></a>00572     IDLE_CHK_1(0x7, MISC_REG_AEU_AFTER_INVERT_4_MCP,
<a name="l00573"></a>00573            ((val &amp; ~0x801fffff) != 0), IDLE_CHK_ERROR,
<a name="l00574"></a>00574            <span class="stringliteral">&quot;AEU: MCP AFTER_INVERT_4 is not 0&quot;</span>);
<a name="l00575"></a>00575 
<a name="l00576"></a>00576     IDLE_CHK_5(0x7, PBF_REG_DISABLE_NEW_TASK_PROC_P0, PBF_REG_P0_CREDIT,
<a name="l00577"></a>00577            PBF_REG_P0_INIT_CRD, (val1 != val2),
<a name="l00578"></a>00578            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00579"></a>00579            <span class="stringliteral">&quot;PBF: P0 credit is not equal to init_crd&quot;</span>);
<a name="l00580"></a>00580     IDLE_CHK_5(0x7, PBF_REG_DISABLE_NEW_TASK_PROC_P1, PBF_REG_P1_CREDIT,
<a name="l00581"></a>00581            PBF_REG_P1_INIT_CRD, (val1 != val2),
<a name="l00582"></a>00582            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00583"></a>00583            <span class="stringliteral">&quot;PBF: P1 credit is not equal to init_crd&quot;</span>);
<a name="l00584"></a>00584     IDLE_CHK_3(0x7, PBF_REG_P4_CREDIT, PBF_REG_P4_INIT_CRD,
<a name="l00585"></a>00585            (val1 != val2), IDLE_CHK_ERROR,
<a name="l00586"></a>00586            <span class="stringliteral">&quot;PBF: P4 credit is not equal to init_crd&quot;</span>);
<a name="l00587"></a>00587 
<a name="l00588"></a>00588     IDLE_CHK_1(0x7, PBF_REG_P0_TASK_CNT, (val != 0),
<a name="l00589"></a>00589            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PBF: P0 task_cnt is not 0&quot;</span>);
<a name="l00590"></a>00590     IDLE_CHK_1(0x7, PBF_REG_P1_TASK_CNT, (val != 0),
<a name="l00591"></a>00591            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;PBF: P1 task_cnt is not 0&quot;</span>);
<a name="l00592"></a>00592     IDLE_CHK_1(0x7, PBF_REG_P4_TASK_CNT, (val != 0), IDLE_CHK_ERROR,
<a name="l00593"></a>00593            <span class="stringliteral">&quot;PBF: P4 task_cnt is not 0&quot;</span>);
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     IDLE_CHK_1(0x7, XCM_REG_CFC_INIT_CRD, (val != 1), IDLE_CHK_ERROR,
<a name="l00596"></a>00596            <span class="stringliteral">&quot;XCM: CFC_INIT_CRD is not 1&quot;</span>);
<a name="l00597"></a>00597     IDLE_CHK_1(0x7, UCM_REG_CFC_INIT_CRD, (val != 1), IDLE_CHK_ERROR,
<a name="l00598"></a>00598            <span class="stringliteral">&quot;UCM: CFC_INIT_CRD is not 1&quot;</span>);
<a name="l00599"></a>00599     IDLE_CHK_1(0x7, TCM_REG_CFC_INIT_CRD, (val != 1), IDLE_CHK_ERROR,
<a name="l00600"></a>00600            <span class="stringliteral">&quot;TCM: CFC_INIT_CRD is not 1&quot;</span>);
<a name="l00601"></a>00601     IDLE_CHK_1(0x7, CCM_REG_CFC_INIT_CRD, (val != 1),
<a name="l00602"></a>00602            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;CCM: CFC_INIT_CRD is not 1&quot;</span>);
<a name="l00603"></a>00603 
<a name="l00604"></a>00604     IDLE_CHK_1(0x7, XCM_REG_XQM_INIT_CRD, (val != 32), IDLE_CHK_ERROR,
<a name="l00605"></a>00605            <span class="stringliteral">&quot;XCM: XQM_INIT_CRD is not 32&quot;</span>);
<a name="l00606"></a>00606     IDLE_CHK_1(0x7, UCM_REG_UQM_INIT_CRD, (val != 32), IDLE_CHK_ERROR,
<a name="l00607"></a>00607            <span class="stringliteral">&quot;UCM: UQM_INIT_CRD is not 32&quot;</span>);
<a name="l00608"></a>00608     IDLE_CHK_1(0x7, TCM_REG_TQM_INIT_CRD, (val != 32), IDLE_CHK_ERROR,
<a name="l00609"></a>00609            <span class="stringliteral">&quot;TCM: TQM_INIT_CRD is not 32&quot;</span>);
<a name="l00610"></a>00610     IDLE_CHK_1(0x7, CCM_REG_CQM_INIT_CRD, (val != 32),
<a name="l00611"></a>00611            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;CCM: CQM_INIT_CRD is not 32&quot;</span>);
<a name="l00612"></a>00612 
<a name="l00613"></a>00613     IDLE_CHK_1(0x7, XCM_REG_TM_INIT_CRD, (val != 4), IDLE_CHK_ERROR,
<a name="l00614"></a>00614            <span class="stringliteral">&quot;XCM: TM_INIT_CRD is not 4&quot;</span>);
<a name="l00615"></a>00615     IDLE_CHK_1(0x7, UCM_REG_TM_INIT_CRD, (val != 4), IDLE_CHK_ERROR,
<a name="l00616"></a>00616            <span class="stringliteral">&quot;UCM: TM_INIT_CRD is not 4&quot;</span>);
<a name="l00617"></a>00617 
<a name="l00618"></a>00618     IDLE_CHK_1(0x7, XCM_REG_FIC0_INIT_CRD, (val != 64), IDLE_CHK_WARNING,
<a name="l00619"></a>00619            <span class="stringliteral">&quot;XCM: FIC0_INIT_CRD is not 64&quot;</span>);
<a name="l00620"></a>00620     IDLE_CHK_1(0x7, UCM_REG_FIC0_INIT_CRD, (val != 64),
<a name="l00621"></a>00621            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;UCM: FIC0_INIT_CRD is not 64&quot;</span>);
<a name="l00622"></a>00622     IDLE_CHK_1(0x7, TCM_REG_FIC0_INIT_CRD, (val != 64),
<a name="l00623"></a>00623            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;TCM: FIC0_INIT_CRD is not 64&quot;</span>);
<a name="l00624"></a>00624     IDLE_CHK_1(0x7, CCM_REG_FIC0_INIT_CRD, (val != 64),
<a name="l00625"></a>00625            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;CCM: FIC0_INIT_CRD is not 64&quot;</span>);
<a name="l00626"></a>00626 
<a name="l00627"></a>00627     IDLE_CHK_1(0x7, XCM_REG_FIC1_INIT_CRD, (val != 64), IDLE_CHK_ERROR,
<a name="l00628"></a>00628            <span class="stringliteral">&quot;XCM: FIC1_INIT_CRD is not 64&quot;</span>);
<a name="l00629"></a>00629     IDLE_CHK_1(0x7, UCM_REG_FIC1_INIT_CRD, (val != 64), IDLE_CHK_ERROR,
<a name="l00630"></a>00630            <span class="stringliteral">&quot;UCM: FIC1_INIT_CRD is not 64&quot;</span>);
<a name="l00631"></a>00631     IDLE_CHK_1(0x7, TCM_REG_FIC1_INIT_CRD, (val != 64), IDLE_CHK_ERROR,
<a name="l00632"></a>00632            <span class="stringliteral">&quot;TCM: FIC1_INIT_CRD is not 64&quot;</span>);
<a name="l00633"></a>00633     IDLE_CHK_1(0x7, CCM_REG_FIC1_INIT_CRD, (val != 64), IDLE_CHK_ERROR,
<a name="l00634"></a>00634            <span class="stringliteral">&quot;CCM: FIC1_INIT_CRD is not 64&quot;</span>);
<a name="l00635"></a>00635 
<a name="l00636"></a>00636     IDLE_CHK_1(0x1, XCM_REG_XX_FREE, (val != 31), IDLE_CHK_ERROR,
<a name="l00637"></a>00637            <span class="stringliteral">&quot;XCM: XX_FREE is not 31&quot;</span>);
<a name="l00638"></a>00638     IDLE_CHK_1(0x6, XCM_REG_XX_FREE, (val != 32), IDLE_CHK_ERROR,
<a name="l00639"></a>00639            <span class="stringliteral">&quot;XCM: XX_FREE is not 32&quot;</span>);
<a name="l00640"></a>00640     IDLE_CHK_1(0x7, UCM_REG_XX_FREE, (val != 27),
<a name="l00641"></a>00641            IDLE_CHK_ERROR_NO_TRAFFIC, <span class="stringliteral">&quot;UCM: XX_FREE is not 27&quot;</span>);
<a name="l00642"></a>00642     IDLE_CHK_1(0x7, TCM_REG_XX_FREE, (val != 32), IDLE_CHK_ERROR,
<a name="l00643"></a>00643            <span class="stringliteral">&quot;TCM: XX_FREE is not 32&quot;</span>);
<a name="l00644"></a>00644     IDLE_CHK_1(0x7, CCM_REG_XX_FREE, (val != 24), IDLE_CHK_ERROR,
<a name="l00645"></a>00645            <span class="stringliteral">&quot;CCM: XX_FREE is not 24&quot;</span>);
<a name="l00646"></a>00646 
<a name="l00647"></a>00647     IDLE_CHK_1(0x7, XSEM_REG_FAST_MEMORY + 0x18000, (val !=  0),
<a name="l00648"></a>00648            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00649"></a>00649            <span class="stringliteral">&quot;XSEM: FOC0 credit less than initial credit&quot;</span>);
<a name="l00650"></a>00650     IDLE_CHK_1(0x7, XSEM_REG_FAST_MEMORY + 0x18040, (val !=  24),
<a name="l00651"></a>00651            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00652"></a>00652            <span class="stringliteral">&quot;XSEM: FOC1 credit less than initial credit&quot;</span>);
<a name="l00653"></a>00653     IDLE_CHK_1(0x7, XSEM_REG_FAST_MEMORY + 0x18080, (val !=  12),
<a name="l00654"></a>00654            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00655"></a>00655            <span class="stringliteral">&quot;XSEM: FOC2 credit less than initial credit&quot;</span>);
<a name="l00656"></a>00656     IDLE_CHK_1(0x7, XSEM_REG_FAST_MEMORY + 0x180C0, (val !=  102),
<a name="l00657"></a>00657            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00658"></a>00658            <span class="stringliteral">&quot;XSEM: FOC3 credit less than initial credit&quot;</span>);
<a name="l00659"></a>00659 
<a name="l00660"></a>00660     IDLE_CHK_1(0x7, USEM_REG_FAST_MEMORY + 0x18000, (val != 26),
<a name="l00661"></a>00661            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00662"></a>00662            <span class="stringliteral">&quot;USEM: FOC0 credit less than initial credit&quot;</span>);
<a name="l00663"></a>00663     IDLE_CHK_1(0x7, USEM_REG_FAST_MEMORY + 0x18040, (val != 78),
<a name="l00664"></a>00664            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00665"></a>00665            <span class="stringliteral">&quot;USEM: FOC1 credit less than initial credit&quot;</span>);
<a name="l00666"></a>00666     IDLE_CHK_1(0x7, USEM_REG_FAST_MEMORY + 0x18080, (val != 16),
<a name="l00667"></a>00667            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00668"></a>00668            <span class="stringliteral">&quot;USEM: FOC2 credit less than initial credit&quot;</span>);
<a name="l00669"></a>00669     IDLE_CHK_1(0x7, USEM_REG_FAST_MEMORY + 0x180C0, (val != 32),
<a name="l00670"></a>00670            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00671"></a>00671            <span class="stringliteral">&quot;USEM: FOC3 credit less than initial credit&quot;</span>);
<a name="l00672"></a>00672 
<a name="l00673"></a>00673     IDLE_CHK_1(0x7, TSEM_REG_FAST_MEMORY + 0x18000, (val != 52),
<a name="l00674"></a>00674            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00675"></a>00675            <span class="stringliteral">&quot;TSEM: FOC0 credit less than initial credit&quot;</span>);
<a name="l00676"></a>00676     IDLE_CHK_1(0x7, TSEM_REG_FAST_MEMORY + 0x18040, (val != 24),
<a name="l00677"></a>00677            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00678"></a>00678            <span class="stringliteral">&quot;TSEM: FOC1 credit less than initial credit&quot;</span>);
<a name="l00679"></a>00679     IDLE_CHK_1(0x7, TSEM_REG_FAST_MEMORY + 0x18080, (val != 12),
<a name="l00680"></a>00680            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00681"></a>00681            <span class="stringliteral">&quot;TSEM: FOC2 credit less than initial credit&quot;</span>);
<a name="l00682"></a>00682     IDLE_CHK_1(0x7, TSEM_REG_FAST_MEMORY + 0x180C0, (val != 32),
<a name="l00683"></a>00683            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00684"></a>00684            <span class="stringliteral">&quot;TSEM: FOC3 credit less than initial credit&quot;</span>);
<a name="l00685"></a>00685 
<a name="l00686"></a>00686     IDLE_CHK_1(0x7, CSEM_REG_FAST_MEMORY + 0x18000, (val != 16),
<a name="l00687"></a>00687            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00688"></a>00688            <span class="stringliteral">&quot;CSEM: FOC0 credit less than initial credit&quot;</span>);
<a name="l00689"></a>00689     IDLE_CHK_1(0x7, CSEM_REG_FAST_MEMORY + 0x18040, (val != 18),
<a name="l00690"></a>00690            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00691"></a>00691            <span class="stringliteral">&quot;CSEM: FOC1 credit less than initial credit&quot;</span>);
<a name="l00692"></a>00692     IDLE_CHK_1(0x7, CSEM_REG_FAST_MEMORY + 0x18080, (val != 48),
<a name="l00693"></a>00693            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00694"></a>00694            <span class="stringliteral">&quot;CSEM: FOC2 credit less than initial credit&quot;</span>);
<a name="l00695"></a>00695     IDLE_CHK_1(0x7, CSEM_REG_FAST_MEMORY + 0x180C0, (val != 14),
<a name="l00696"></a>00696            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00697"></a>00697            <span class="stringliteral">&quot;CSEM: FOC3 credit less than initial credit&quot;</span>);
<a name="l00698"></a>00698 
<a name="l00699"></a>00699     IDLE_CHK_1(0x7, PRS_REG_TSDM_CURRENT_CREDIT, (val != 0),
<a name="l00700"></a>00700            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00701"></a>00701            <span class="stringliteral">&quot;PRS: TSDM current credit is not 0&quot;</span>);
<a name="l00702"></a>00702     IDLE_CHK_1(0x7, PRS_REG_TCM_CURRENT_CREDIT, (val != 0),
<a name="l00703"></a>00703            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00704"></a>00704            <span class="stringliteral">&quot;PRS: TCM current credit is not 0&quot;</span>);
<a name="l00705"></a>00705     IDLE_CHK_1(0x7, PRS_REG_CFC_LD_CURRENT_CREDIT, (val != 0),
<a name="l00706"></a>00706            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PRS: CFC_LD current credit is not 0&quot;</span>);
<a name="l00707"></a>00707     IDLE_CHK_1(0x7, PRS_REG_CFC_SEARCH_CURRENT_CREDIT, (val != 0),
<a name="l00708"></a>00708            IDLE_CHK_ERROR, <span class="stringliteral">&quot;PRS: CFC_SEARCH current credit is not 0&quot;</span>);
<a name="l00709"></a>00709     IDLE_CHK_1(0x7, PRS_REG_SRC_CURRENT_CREDIT, (val != 0),
<a name="l00710"></a>00710            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00711"></a>00711            <span class="stringliteral">&quot;PRS: SRCH current credit is not 0&quot;</span>);
<a name="l00712"></a>00712 
<a name="l00713"></a>00713     IDLE_CHK_1(0x7, PRS_REG_PENDING_BRB_PRS_RQ, (val != 0),
<a name="l00714"></a>00714            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00715"></a>00715            <span class="stringliteral">&quot;PRS: PENDING_BRB_PRS_RQ is not 0&quot;</span>);
<a name="l00716"></a>00716     IDLE_CHK_2(0x7, PRS_REG_PENDING_BRB_CAC0_RQ, 5, 4, (val != 0),
<a name="l00717"></a>00717            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00718"></a>00718            <span class="stringliteral">&quot;PRS: PENDING_BRB_CAC%d_RQ is not 0&quot;</span>);
<a name="l00719"></a>00719 
<a name="l00720"></a>00720     IDLE_CHK_1(0x7, PRS_REG_SERIAL_NUM_STATUS_LSB, (val != 0),
<a name="l00721"></a>00721            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00722"></a>00722            <span class="stringliteral">&quot;PRS: SERIAL_NUM_STATUS_LSB is not 0&quot;</span>);
<a name="l00723"></a>00723     IDLE_CHK_1(0x7, PRS_REG_SERIAL_NUM_STATUS_MSB, (val != 0),
<a name="l00724"></a>00724            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00725"></a>00725            <span class="stringliteral">&quot;PRS: SERIAL_NUM_STATUS_MSB is not 0&quot;</span>);
<a name="l00726"></a>00726 
<a name="l00727"></a>00727     IDLE_CHK_1(0x7, CDU_REG_ERROR_DATA, (val != 0), IDLE_CHK_ERROR,
<a name="l00728"></a>00728            <span class="stringliteral">&quot;CDU: ERROR_DATA is not 0&quot;</span>);
<a name="l00729"></a>00729 
<a name="l00730"></a>00730     IDLE_CHK_1(0x7, CCM_REG_STORM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00731"></a>00731            <span class="stringliteral">&quot;CCM: STORM declared message length unequal to actual&quot;</span>);
<a name="l00732"></a>00732     IDLE_CHK_1(0x7, CCM_REG_CSDM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00733"></a>00733            <span class="stringliteral">&quot;CCM: CSDM declared message length unequal to actual&quot;</span>);
<a name="l00734"></a>00734     IDLE_CHK_1(0x7, CCM_REG_TSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00735"></a>00735            <span class="stringliteral">&quot;CCM: TSEM declared message length unequal to actual&quot;</span>);
<a name="l00736"></a>00736     IDLE_CHK_1(0x7, CCM_REG_XSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00737"></a>00737            <span class="stringliteral">&quot;CCM: XSEM declared message length unequal to actual&quot;</span>);
<a name="l00738"></a>00738     IDLE_CHK_1(0x7, CCM_REG_USEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00739"></a>00739            <span class="stringliteral">&quot;CCM: USEM declared message length unequal to actual&quot;</span>);
<a name="l00740"></a>00740     IDLE_CHK_1(0x7, CCM_REG_PBF_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00741"></a>00741            <span class="stringliteral">&quot;CCM: PBF declared message length unequal to actual&quot;</span>);
<a name="l00742"></a>00742 
<a name="l00743"></a>00743     IDLE_CHK_1(0x7, TCM_REG_STORM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00744"></a>00744            <span class="stringliteral">&quot;TCM: STORM declared message length unequal to actual&quot;</span>);
<a name="l00745"></a>00745     IDLE_CHK_1(0x7, TCM_REG_TSDM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00746"></a>00746            <span class="stringliteral">&quot;TCM: TSDM declared message length unequal to actual&quot;</span>);
<a name="l00747"></a>00747     IDLE_CHK_1(0x7, TCM_REG_PRS_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00748"></a>00748            <span class="stringliteral">&quot;TCM: PRS declared message length unequal to actual&quot;</span>);
<a name="l00749"></a>00749     IDLE_CHK_1(0x7, TCM_REG_PBF_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00750"></a>00750            <span class="stringliteral">&quot;TCM: PBF declared message length unequal to actual&quot;</span>);
<a name="l00751"></a>00751     IDLE_CHK_1(0x7, TCM_REG_USEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00752"></a>00752            <span class="stringliteral">&quot;TCM: USEM declared message length unequal to actual&quot;</span>);
<a name="l00753"></a>00753     IDLE_CHK_1(0x7, TCM_REG_CSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00754"></a>00754            <span class="stringliteral">&quot;TCM: CSEM declared message length unequal to actual&quot;</span>);
<a name="l00755"></a>00755 
<a name="l00756"></a>00756     IDLE_CHK_1(0x7, UCM_REG_STORM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00757"></a>00757            <span class="stringliteral">&quot;UCM: STORM declared message length unequal to actual&quot;</span>);
<a name="l00758"></a>00758     IDLE_CHK_1(0x7, UCM_REG_USDM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00759"></a>00759            <span class="stringliteral">&quot;UCM: USDM declared message length unequal to actual&quot;</span>);
<a name="l00760"></a>00760     IDLE_CHK_1(0x7, UCM_REG_TSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00761"></a>00761            <span class="stringliteral">&quot;UCM: TSEM declared message length unequal to actual&quot;</span>);
<a name="l00762"></a>00762     IDLE_CHK_1(0x7, UCM_REG_CSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00763"></a>00763            <span class="stringliteral">&quot;UCM: CSEM declared message length unequal to actual&quot;</span>);
<a name="l00764"></a>00764     IDLE_CHK_1(0x7, UCM_REG_XSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00765"></a>00765            <span class="stringliteral">&quot;UCM: XSEM declared message length unequal to actual&quot;</span>);
<a name="l00766"></a>00766     IDLE_CHK_1(0x7, UCM_REG_DORQ_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00767"></a>00767            <span class="stringliteral">&quot;UCM: DORQ declared message length unequal to actual&quot;</span>);
<a name="l00768"></a>00768 
<a name="l00769"></a>00769     IDLE_CHK_1(0x7, XCM_REG_STORM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00770"></a>00770            <span class="stringliteral">&quot;XCM: STORM declared message length unequal to actual&quot;</span>);
<a name="l00771"></a>00771     IDLE_CHK_1(0x7, XCM_REG_XSDM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00772"></a>00772            <span class="stringliteral">&quot;XCM: XSDM declared message length unequal to actual&quot;</span>);
<a name="l00773"></a>00773     IDLE_CHK_1(0x7, XCM_REG_TSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00774"></a>00774            <span class="stringliteral">&quot;XCM: TSEM declared message length unequal to actual&quot;</span>);
<a name="l00775"></a>00775     IDLE_CHK_1(0x7, XCM_REG_CSEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00776"></a>00776            <span class="stringliteral">&quot;XCM: CSEM declared message length unequal to actual&quot;</span>);
<a name="l00777"></a>00777     IDLE_CHK_1(0x7, XCM_REG_USEM_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00778"></a>00778            <span class="stringliteral">&quot;XCM: USEM declared message length unequal to actual&quot;</span>);
<a name="l00779"></a>00779     IDLE_CHK_1(0x7, XCM_REG_DORQ_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00780"></a>00780            <span class="stringliteral">&quot;XCM: DORQ declared message length unequal to actual&quot;</span>);
<a name="l00781"></a>00781     IDLE_CHK_1(0x7, XCM_REG_PBF_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00782"></a>00782            <span class="stringliteral">&quot;XCM: PBF declared message length unequal to actual&quot;</span>);
<a name="l00783"></a>00783     IDLE_CHK_1(0x7, XCM_REG_NIG0_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00784"></a>00784            <span class="stringliteral">&quot;XCM: NIG0 declared message length unequal to actual&quot;</span>);
<a name="l00785"></a>00785     IDLE_CHK_1(0x7, XCM_REG_NIG1_LENGTH_MIS, (val != 0), IDLE_CHK_ERROR,
<a name="l00786"></a>00786            <span class="stringliteral">&quot;XCM: NIG1 declared message length unequal to actual&quot;</span>);
<a name="l00787"></a>00787 
<a name="l00788"></a>00788     IDLE_CHK_1(0x7, QM_REG_XQM_WRC_FIFOLVL, (val != 0), IDLE_CHK_ERROR,
<a name="l00789"></a>00789            <span class="stringliteral">&quot;QM: XQM wrc_fifolvl is not 0&quot;</span>);
<a name="l00790"></a>00790     IDLE_CHK_1(0x7, QM_REG_UQM_WRC_FIFOLVL, (val != 0), IDLE_CHK_ERROR,
<a name="l00791"></a>00791            <span class="stringliteral">&quot;QM: UQM wrc_fifolvl is not 0&quot;</span>);
<a name="l00792"></a>00792     IDLE_CHK_1(0x7, QM_REG_TQM_WRC_FIFOLVL, (val != 0), IDLE_CHK_ERROR,
<a name="l00793"></a>00793            <span class="stringliteral">&quot;QM: TQM wrc_fifolvl is not 0&quot;</span>);
<a name="l00794"></a>00794     IDLE_CHK_1(0x7, QM_REG_CQM_WRC_FIFOLVL, (val != 0), IDLE_CHK_ERROR,
<a name="l00795"></a>00795            <span class="stringliteral">&quot;QM: CQM wrc_fifolvl is not 0&quot;</span>);
<a name="l00796"></a>00796     IDLE_CHK_1(0x7, QM_REG_QSTATUS_LOW, (val != 0), IDLE_CHK_ERROR,
<a name="l00797"></a>00797            <span class="stringliteral">&quot;QM: QSTATUS_LOW is not 0&quot;</span>);
<a name="l00798"></a>00798     IDLE_CHK_1(0x7, QM_REG_QSTATUS_HIGH, (val != 0), IDLE_CHK_ERROR,
<a name="l00799"></a>00799            <span class="stringliteral">&quot;QM: QSTATUS_HIGH is not 0&quot;</span>);
<a name="l00800"></a>00800     IDLE_CHK_1(0x7, QM_REG_PAUSESTATE0, (val != 0), IDLE_CHK_ERROR,
<a name="l00801"></a>00801            <span class="stringliteral">&quot;QM: PAUSESTATE0 is not 0&quot;</span>);
<a name="l00802"></a>00802     IDLE_CHK_1(0x7, QM_REG_PAUSESTATE1, (val != 0), IDLE_CHK_ERROR,
<a name="l00803"></a>00803            <span class="stringliteral">&quot;QM: PAUSESTATE1 is not 0&quot;</span>);
<a name="l00804"></a>00804     IDLE_CHK_1(0x7, QM_REG_OVFQNUM, (val != 0), IDLE_CHK_ERROR,
<a name="l00805"></a>00805            <span class="stringliteral">&quot;QM: OVFQNUM is not 0&quot;</span>);
<a name="l00806"></a>00806     IDLE_CHK_1(0x7, QM_REG_OVFERROR, (val != 0), IDLE_CHK_ERROR,
<a name="l00807"></a>00807            <span class="stringliteral">&quot;QM: OVFERROR is not 0&quot;</span>);
<a name="l00808"></a>00808 
<a name="l00809"></a>00809     IDLE_CHK_6(0x7, QM_REG_PTRTBL, 64, 8, IDLE_CHK_ERROR_NO_TRAFFIC);
<a name="l00810"></a>00810 
<a name="l00811"></a>00811     IDLE_CHK_1(0x7, BRB1_REG_BRB1_PRTY_STS, ((val &amp; ~0x8) != 0),
<a name="l00812"></a>00812            IDLE_CHK_WARNING, <span class="stringliteral">&quot;BRB1: parity status is not 0&quot;</span>);
<a name="l00813"></a>00813     IDLE_CHK_1(0x7, CDU_REG_CDU_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00814"></a>00814            <span class="stringliteral">&quot;CDU: parity status is not 0&quot;</span>);
<a name="l00815"></a>00815     IDLE_CHK_1(0x7, CFC_REG_CFC_PRTY_STS, ((val &amp; ~0x2) != 0),
<a name="l00816"></a>00816            IDLE_CHK_WARNING, <span class="stringliteral">&quot;CFC: parity status is not 0&quot;</span>);
<a name="l00817"></a>00817     IDLE_CHK_1(0x7, CSDM_REG_CSDM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00818"></a>00818            <span class="stringliteral">&quot;CSDM: parity status is not 0&quot;</span>);
<a name="l00819"></a>00819     IDLE_CHK_1(0x7, DBG_REG_DBG_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00820"></a>00820            <span class="stringliteral">&quot;DBG: parity status is not 0&quot;</span>);
<a name="l00821"></a>00821     IDLE_CHK_1(0x7, DMAE_REG_DMAE_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00822"></a>00822            <span class="stringliteral">&quot;DMAE: parity status is not 0&quot;</span>);
<a name="l00823"></a>00823     IDLE_CHK_1(0x7, DORQ_REG_DORQ_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00824"></a>00824            <span class="stringliteral">&quot;DQ: parity status is not 0&quot;</span>);
<a name="l00825"></a>00825     IDLE_CHK_1(0x1, TCM_REG_TCM_PRTY_STS, ((val &amp; ~0x3ffc0) != 0),
<a name="l00826"></a>00826            IDLE_CHK_WARNING, <span class="stringliteral">&quot;TCM: parity status is not 0&quot;</span>);
<a name="l00827"></a>00827     IDLE_CHK_1(0x6, TCM_REG_TCM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00828"></a>00828            <span class="stringliteral">&quot;TCM: parity status is not 0&quot;</span>);
<a name="l00829"></a>00829     IDLE_CHK_1(0x1, CCM_REG_CCM_PRTY_STS, ((val &amp; ~0x3ffc0) != 0),
<a name="l00830"></a>00830            IDLE_CHK_WARNING, <span class="stringliteral">&quot;CCM: parity status is not 0&quot;</span>);
<a name="l00831"></a>00831     IDLE_CHK_1(0x6, CCM_REG_CCM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00832"></a>00832            <span class="stringliteral">&quot;CCM: parity status is not 0&quot;</span>);
<a name="l00833"></a>00833     IDLE_CHK_1(0x1, UCM_REG_UCM_PRTY_STS, ((val &amp; ~0x3ffc0) != 0),
<a name="l00834"></a>00834            IDLE_CHK_WARNING, <span class="stringliteral">&quot;UCM: parity status is not 0&quot;</span>);
<a name="l00835"></a>00835     IDLE_CHK_1(0x6, UCM_REG_UCM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00836"></a>00836            <span class="stringliteral">&quot;UCM: parity status is not 0&quot;</span>);
<a name="l00837"></a>00837     IDLE_CHK_1(0x1, XCM_REG_XCM_PRTY_STS, ((val &amp; ~0x3ffc0) != 0),
<a name="l00838"></a>00838            IDLE_CHK_WARNING, <span class="stringliteral">&quot;XCM: parity status is not 0&quot;</span>);
<a name="l00839"></a>00839     IDLE_CHK_1(0x6, XCM_REG_XCM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00840"></a>00840            <span class="stringliteral">&quot;XCM: parity status is not 0&quot;</span>);
<a name="l00841"></a>00841     IDLE_CHK_1(0x1, HC_REG_HC_PRTY_STS, ((val &amp; ~0x1) != 0),
<a name="l00842"></a>00842            IDLE_CHK_WARNING, <span class="stringliteral">&quot;HC: parity status is not 0&quot;</span>);
<a name="l00843"></a>00843     IDLE_CHK_1(0x1, MISC_REG_MISC_PRTY_STS, ((val &amp; ~0x1) != 0),
<a name="l00844"></a>00844            IDLE_CHK_WARNING, <span class="stringliteral">&quot;MISC: parity status is not 0&quot;</span>);
<a name="l00845"></a>00845     IDLE_CHK_1(0x7, PRS_REG_PRS_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00846"></a>00846            <span class="stringliteral">&quot;PRS: parity status is not 0&quot;</span>);
<a name="l00847"></a>00847     IDLE_CHK_1(0x7, PXP_REG_PXP_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00848"></a>00848            <span class="stringliteral">&quot;PXP: parity status is not 0&quot;</span>);
<a name="l00849"></a>00849     IDLE_CHK_1(0x7, QM_REG_QM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00850"></a>00850            <span class="stringliteral">&quot;QM: parity status is not 0&quot;</span>);
<a name="l00851"></a>00851     IDLE_CHK_1(0x1, SRC_REG_SRC_PRTY_STS, ((val &amp; ~0x4) != 0),
<a name="l00852"></a>00852            IDLE_CHK_WARNING, <span class="stringliteral">&quot;SRCH: parity status is not 0&quot;</span>);
<a name="l00853"></a>00853     IDLE_CHK_1(0x7, TSDM_REG_TSDM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00854"></a>00854            <span class="stringliteral">&quot;TSDM: parity status is not 0&quot;</span>);
<a name="l00855"></a>00855     IDLE_CHK_1(0x7, USDM_REG_USDM_PRTY_STS, ((val &amp; ~0x20) != 0),
<a name="l00856"></a>00856            IDLE_CHK_WARNING, <span class="stringliteral">&quot;USDM: parity status is not 0&quot;</span>);
<a name="l00857"></a>00857     IDLE_CHK_1(0x7, XSDM_REG_XSDM_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00858"></a>00858            <span class="stringliteral">&quot;XSDM: parity status is not 0&quot;</span>);
<a name="l00859"></a>00859     IDLE_CHK_1(0x7, GRCBASE_XPB + PB_REG_PB_PRTY_STS, (val != 0),
<a name="l00860"></a>00860            IDLE_CHK_WARNING, <span class="stringliteral">&quot;XPB: parity status is not 0&quot;</span>);
<a name="l00861"></a>00861     IDLE_CHK_1(0x7, GRCBASE_UPB + PB_REG_PB_PRTY_STS, (val != 0),
<a name="l00862"></a>00862            IDLE_CHK_WARNING, <span class="stringliteral">&quot;UPB: parity status is not 0&quot;</span>);
<a name="l00863"></a>00863 
<a name="l00864"></a>00864     IDLE_CHK_1(0x7, CSEM_REG_CSEM_PRTY_STS_0, (val != 0),
<a name="l00865"></a>00865            IDLE_CHK_WARNING, <span class="stringliteral">&quot;CSEM: parity status 0 is not 0&quot;</span>);
<a name="l00866"></a>00866     IDLE_CHK_1(0x1, PXP2_REG_PXP2_PRTY_STS_0, ((val &amp; ~0xfff40020) != 0),
<a name="l00867"></a>00867            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PXP2: parity status 0 is not 0&quot;</span>);
<a name="l00868"></a>00868     IDLE_CHK_1(0x6, PXP2_REG_PXP2_PRTY_STS_0, ((val &amp; ~0x20) != 0),
<a name="l00869"></a>00869            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PXP2: parity status 0 is not 0&quot;</span>);
<a name="l00870"></a>00870     IDLE_CHK_1(0x7, TSEM_REG_TSEM_PRTY_STS_0, (val != 0),
<a name="l00871"></a>00871            IDLE_CHK_WARNING, <span class="stringliteral">&quot;TSEM: parity status 0 is not 0&quot;</span>);
<a name="l00872"></a>00872     IDLE_CHK_1(0x7, USEM_REG_USEM_PRTY_STS_0, (val != 0),
<a name="l00873"></a>00873            IDLE_CHK_WARNING, <span class="stringliteral">&quot;USEM: parity status 0 is not 0&quot;</span>);
<a name="l00874"></a>00874     IDLE_CHK_1(0x7, XSEM_REG_XSEM_PRTY_STS_0, (val != 0),
<a name="l00875"></a>00875            IDLE_CHK_WARNING, <span class="stringliteral">&quot;XSEM: parity status 0 is not 0&quot;</span>);
<a name="l00876"></a>00876 
<a name="l00877"></a>00877     IDLE_CHK_1(0x7, CSEM_REG_CSEM_PRTY_STS_1, (val != 0),
<a name="l00878"></a>00878            IDLE_CHK_WARNING, <span class="stringliteral">&quot;CSEM: parity status 1 is not 0&quot;</span>);
<a name="l00879"></a>00879     IDLE_CHK_1(0x1, PXP2_REG_PXP2_PRTY_STS_1, ((val &amp; ~0x20) != 0),
<a name="l00880"></a>00880            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PXP2: parity status 1 is not 0&quot;</span>);
<a name="l00881"></a>00881     IDLE_CHK_1(0x6, PXP2_REG_PXP2_PRTY_STS_1, (val != 0),
<a name="l00882"></a>00882            IDLE_CHK_WARNING, <span class="stringliteral">&quot;PXP2: parity status 1 is not 0&quot;</span>);
<a name="l00883"></a>00883     IDLE_CHK_1(0x7, TSEM_REG_TSEM_PRTY_STS_1, (val != 0),
<a name="l00884"></a>00884            IDLE_CHK_WARNING, <span class="stringliteral">&quot;TSEM: parity status 1 is not 0&quot;</span>);
<a name="l00885"></a>00885     IDLE_CHK_1(0x7, USEM_REG_USEM_PRTY_STS_1, (val != 0),
<a name="l00886"></a>00886            IDLE_CHK_WARNING, <span class="stringliteral">&quot;USEM: parity status 1 is not 0&quot;</span>);
<a name="l00887"></a>00887     IDLE_CHK_1(0x7, XSEM_REG_XSEM_PRTY_STS_1, (val != 0),
<a name="l00888"></a>00888            IDLE_CHK_WARNING, <span class="stringliteral">&quot;XSEM: parity status 1 is not 0&quot;</span>);
<a name="l00889"></a>00889 
<a name="l00890"></a>00890     IDLE_CHK_2(0x2, QM_REG_QTASKCTR_EXT_A_0, 64, 4, (val != 0),
<a name="l00891"></a>00891            IDLE_CHK_ERROR_NO_TRAFFIC,
<a name="l00892"></a>00892            <span class="stringliteral">&quot;QM: Q_EXT_A_%d, queue is not empty&quot;</span>);
<a name="l00893"></a>00893     IDLE_CHK_1(0x2, QM_REG_QSTATUS_LOW_EXT_A, (val != 0), IDLE_CHK_ERROR,
<a name="l00894"></a>00894            <span class="stringliteral">&quot;QM: QSTATUS_LOW_EXT_A is not 0&quot;</span>);
<a name="l00895"></a>00895     IDLE_CHK_1(0x2, QM_REG_QSTATUS_HIGH_EXT_A, (val != 0), IDLE_CHK_ERROR,
<a name="l00896"></a>00896            <span class="stringliteral">&quot;QM: QSTATUS_HIGH_EXT_A is not 0&quot;</span>);
<a name="l00897"></a>00897     IDLE_CHK_1(0x6, QM_REG_PAUSESTATE2, (val != 0), IDLE_CHK_ERROR,
<a name="l00898"></a>00898            <span class="stringliteral">&quot;QM: PAUSESTATE2 is not 0&quot;</span>);
<a name="l00899"></a>00899     IDLE_CHK_1(0x6, QM_REG_PAUSESTATE3, (val != 0), IDLE_CHK_ERROR,
<a name="l00900"></a>00900            <span class="stringliteral">&quot;QM: PAUSESTATE3 is not 0&quot;</span>);
<a name="l00901"></a>00901     IDLE_CHK_1(0x2, QM_REG_PAUSESTATE4, (val != 0), IDLE_CHK_ERROR,
<a name="l00902"></a>00902            <span class="stringliteral">&quot;QM: PAUSESTATE4 is not 0&quot;</span>);
<a name="l00903"></a>00903     IDLE_CHK_1(0x2, QM_REG_PAUSESTATE5, (val != 0), IDLE_CHK_ERROR,
<a name="l00904"></a>00904            <span class="stringliteral">&quot;QM: PAUSESTATE5 is not 0&quot;</span>);
<a name="l00905"></a>00905     IDLE_CHK_1(0x2, QM_REG_PAUSESTATE6, (val != 0), IDLE_CHK_ERROR,
<a name="l00906"></a>00906            <span class="stringliteral">&quot;QM: PAUSESTATE6 is not 0&quot;</span>);
<a name="l00907"></a>00907     IDLE_CHK_1(0x2, QM_REG_PAUSESTATE7, (val != 0), IDLE_CHK_ERROR,
<a name="l00908"></a>00908            <span class="stringliteral">&quot;QM: PAUSESTATE7 is not 0&quot;</span>);
<a name="l00909"></a>00909     IDLE_CHK_6(0x2, QM_REG_PTRTBL_EXT_A, 64, 8,
<a name="l00910"></a>00910            IDLE_CHK_ERROR_NO_TRAFFIC);
<a name="l00911"></a>00911 
<a name="l00912"></a>00912     IDLE_CHK_1(0x6, MISC_REG_AEU_SYS_KILL_OCCURRED, (val != 0),
<a name="l00913"></a>00913            IDLE_CHK_ERROR, <span class="stringliteral">&quot;MISC: system kill occurd;&quot;</span>);
<a name="l00914"></a>00914     IDLE_CHK_1(0x6, MISC_REG_AEU_SYS_KILL_STATUS_0, (val != 0),
<a name="l00915"></a>00915            IDLE_CHK_ERROR,
<a name="l00916"></a>00916            <span class="stringliteral">&quot;MISC: system kill occurd; status_0 register&quot;</span>);
<a name="l00917"></a>00917     IDLE_CHK_1(0x6, MISC_REG_AEU_SYS_KILL_STATUS_1, (val != 0),
<a name="l00918"></a>00918            IDLE_CHK_ERROR,
<a name="l00919"></a>00919            <span class="stringliteral">&quot;MISC: system kill occurd; status_1 register&quot;</span>);
<a name="l00920"></a>00920     IDLE_CHK_1(0x6, MISC_REG_AEU_SYS_KILL_STATUS_2, (val != 0),
<a name="l00921"></a>00921            IDLE_CHK_ERROR,
<a name="l00922"></a>00922            <span class="stringliteral">&quot;MISC: system kill occurd; status_2 register&quot;</span>);
<a name="l00923"></a>00923     IDLE_CHK_1(0x6, MISC_REG_AEU_SYS_KILL_STATUS_3, (val != 0),
<a name="l00924"></a>00924            IDLE_CHK_ERROR,
<a name="l00925"></a>00925            <span class="stringliteral">&quot;MISC: system kill occurd; status_3 register&quot;</span>);
<a name="l00926"></a>00926     IDLE_CHK_1(0x6, MISC_REG_PCIE_HOT_RESET, (val != 0), IDLE_CHK_WARNING,
<a name="l00927"></a>00927            <span class="stringliteral">&quot;MISC: pcie_rst_b was asserted without perst assertion&quot;</span>);
<a name="l00928"></a>00928 
<a name="l00929"></a>00929     IDLE_CHK_1(0x7, NIG_REG_NIG_INT_STS_0, ((val &amp; ~0x300) != 0),
<a name="l00930"></a>00930            IDLE_CHK_ERROR, <span class="stringliteral">&quot;NIG: interrupt status 0 is not 0&quot;</span>);
<a name="l00931"></a>00931     IDLE_CHK_1(0x7, NIG_REG_NIG_INT_STS_0, (val == 0x300),
<a name="l00932"></a>00932            IDLE_CHK_WARNING,
<a name="l00933"></a>00933            <span class="stringliteral">&quot;NIG: Access to BMAC while not active. If tested on FPGA,&quot;</span>
<a name="l00934"></a>00934            <span class="stringliteral">&quot; ignore this warning.&quot;</span>);
<a name="l00935"></a>00935     IDLE_CHK_1(0x7, NIG_REG_NIG_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00936"></a>00936            <span class="stringliteral">&quot;NIG: interrupt status 1 is not 0&quot;</span>);
<a name="l00937"></a>00937     IDLE_CHK_1(0x6, NIG_REG_NIG_PRTY_STS, ((val &amp; ~0xffc00000) != 0),
<a name="l00938"></a>00938            IDLE_CHK_WARNING, <span class="stringliteral">&quot;NIG: parity status is not 0&quot;</span>);
<a name="l00939"></a>00939 
<a name="l00940"></a>00940     IDLE_CHK_1(0x7, TSEM_REG_TSEM_INT_STS_0, ((val &amp; ~0x10000000) != 0),
<a name="l00941"></a>00941            IDLE_CHK_ERROR, <span class="stringliteral">&quot;TSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00942"></a>00942     IDLE_CHK_1(0x7, TSEM_REG_TSEM_INT_STS_0, (val == 0x10000000),
<a name="l00943"></a>00943            IDLE_CHK_WARNING, <span class="stringliteral">&quot;TSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00944"></a>00944     IDLE_CHK_1(0x7, TSEM_REG_TSEM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00945"></a>00945            <span class="stringliteral">&quot;TSEM: interrupt status 1 is not 0&quot;</span>);
<a name="l00946"></a>00946 
<a name="l00947"></a>00947     IDLE_CHK_1(0x7, CSEM_REG_CSEM_INT_STS_0, ((val &amp; ~0x10000000) != 0),
<a name="l00948"></a>00948            IDLE_CHK_ERROR, <span class="stringliteral">&quot;CSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00949"></a>00949     IDLE_CHK_1(0x7, CSEM_REG_CSEM_INT_STS_0, (val == 0x10000000),
<a name="l00950"></a>00950            IDLE_CHK_WARNING, <span class="stringliteral">&quot;CSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00951"></a>00951     IDLE_CHK_1(0x7, CSEM_REG_CSEM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00952"></a>00952            <span class="stringliteral">&quot;CSEM: interrupt status 1 is not 0&quot;</span>);
<a name="l00953"></a>00953 
<a name="l00954"></a>00954     IDLE_CHK_1(0x7, USEM_REG_USEM_INT_STS_0, ((val &amp; ~0x10000000) != 0),
<a name="l00955"></a>00955            IDLE_CHK_ERROR, <span class="stringliteral">&quot;USEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00956"></a>00956     IDLE_CHK_1(0x7, USEM_REG_USEM_INT_STS_0, (val == 0x10000000),
<a name="l00957"></a>00957            IDLE_CHK_WARNING, <span class="stringliteral">&quot;USEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00958"></a>00958     IDLE_CHK_1(0x7, USEM_REG_USEM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00959"></a>00959            <span class="stringliteral">&quot;USEM: interrupt status 1 is not 0&quot;</span>);
<a name="l00960"></a>00960 
<a name="l00961"></a>00961     IDLE_CHK_1(0x7, XSEM_REG_XSEM_INT_STS_0, ((val &amp; ~0x10000000) != 0),
<a name="l00962"></a>00962            IDLE_CHK_ERROR, <span class="stringliteral">&quot;XSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00963"></a>00963     IDLE_CHK_1(0x7, XSEM_REG_XSEM_INT_STS_0, (val == 0x10000000),
<a name="l00964"></a>00964            IDLE_CHK_WARNING, <span class="stringliteral">&quot;XSEM: interrupt status 0 is not 0&quot;</span>);
<a name="l00965"></a>00965     IDLE_CHK_1(0x7, XSEM_REG_XSEM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00966"></a>00966            <span class="stringliteral">&quot;XSEM: interrupt status 1 is not 0&quot;</span>);
<a name="l00967"></a>00967 
<a name="l00968"></a>00968     IDLE_CHK_1(0x7, TSDM_REG_TSDM_INT_STS_0, (val != 0), IDLE_CHK_ERROR,
<a name="l00969"></a>00969            <span class="stringliteral">&quot;TSDM: interrupt status 0 is not 0&quot;</span>);
<a name="l00970"></a>00970     IDLE_CHK_1(0x7, TSDM_REG_TSDM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00971"></a>00971            <span class="stringliteral">&quot;TSDM: interrupt status 1 is not 0&quot;</span>);
<a name="l00972"></a>00972 
<a name="l00973"></a>00973     IDLE_CHK_1(0x7, CSDM_REG_CSDM_INT_STS_0, (val != 0), IDLE_CHK_ERROR,
<a name="l00974"></a>00974            <span class="stringliteral">&quot;CSDM: interrupt status 0 is not 0&quot;</span>);
<a name="l00975"></a>00975     IDLE_CHK_1(0x7, CSDM_REG_CSDM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00976"></a>00976            <span class="stringliteral">&quot;CSDM: interrupt status 1 is not 0&quot;</span>);
<a name="l00977"></a>00977 
<a name="l00978"></a>00978     IDLE_CHK_1(0x7, USDM_REG_USDM_INT_STS_0, (val != 0), IDLE_CHK_ERROR,
<a name="l00979"></a>00979            <span class="stringliteral">&quot;USDM: interrupt status 0 is not 0&quot;</span>);
<a name="l00980"></a>00980     IDLE_CHK_1(0x7, USDM_REG_USDM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00981"></a>00981            <span class="stringliteral">&quot;USDM: interrupt status 1 is not 0&quot;</span>);
<a name="l00982"></a>00982 
<a name="l00983"></a>00983     IDLE_CHK_1(0x7, XSDM_REG_XSDM_INT_STS_0, (val != 0), IDLE_CHK_ERROR,
<a name="l00984"></a>00984            <span class="stringliteral">&quot;XSDM: interrupt status 0 is not 0&quot;</span>);
<a name="l00985"></a>00985     IDLE_CHK_1(0x7, XSDM_REG_XSDM_INT_STS_1, (val != 0), IDLE_CHK_ERROR,
<a name="l00986"></a>00986            <span class="stringliteral">&quot;XSDM: interrupt status 1 is not 0&quot;</span>);
<a name="l00987"></a>00987 
<a name="l00988"></a>00988     IDLE_CHK_1(0x6, HC_REG_HC_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00989"></a>00989            <span class="stringliteral">&quot;HC: parity status is not 0&quot;</span>);
<a name="l00990"></a>00990     IDLE_CHK_1(0x6, MISC_REG_MISC_PRTY_STS, (val != 0), IDLE_CHK_WARNING,
<a name="l00991"></a>00991            <span class="stringliteral">&quot;MISC: parity status is not 0&quot;</span>);
<a name="l00992"></a>00992     IDLE_CHK_1(0x6, SRC_REG_SRC_PRTY_STS, (val  != 0), IDLE_CHK_WARNING,
<a name="l00993"></a>00993            <span class="stringliteral">&quot;SRCH: parity status is not 0&quot;</span>);
<a name="l00994"></a>00994 
<a name="l00995"></a>00995     <span class="keywordflow">if</span> (idle_chk_errors == 0) {
<a name="l00996"></a>00996         BNX2X_DBG_ERR(<span class="stringliteral">&quot;completed successfully (with %d warnings)\n&quot;</span>,
<a name="l00997"></a>00997                   idle_chk_warnings);
<a name="l00998"></a>00998     } <span class="keywordflow">else</span> {
<a name="l00999"></a>00999         BNX2X_DBG_ERR(<span class="stringliteral">&quot;failed (with %d errors, %d warnings)\n&quot;</span>,
<a name="l01000"></a>01000                   idle_chk_errors, idle_chk_warnings);
<a name="l01001"></a>01001     }
<a name="l01002"></a>01002     <span class="keywordflow">return</span> idle_chk_errors;
<a name="l01003"></a>01003 }
<a name="l01004"></a>01004 
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:22 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
