$date
	Tue Dec 12 10:26:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 11 ! out [10:0] $end
$var wire 1 " input_grant $end
$var reg 1 # clk $end
$var reg 8 $ d [7:0] $end
$var reg 1 % rst $end
$scope module m1 $end
$var wire 1 # clk $end
$var wire 8 & d [7:0] $end
$var wire 1 % rst $end
$var reg 8 ' data [7:0] $end
$var reg 3 ( i [2:0] $end
$var reg 1 " input_grant $end
$var reg 11 ) out [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
bx '
bx &
0%
bx $
0#
0"
b0 !
$end
#5
1#
#10
1%
0#
#15
b1 (
1"
bx !
bx )
1#
#20
b10001111 $
b10001111 &
0#
#25
0"
b10 (
1#
#30
0#
#35
b11 (
1#
#40
0#
#45
b10001111 '
b0 (
1#
#50
0#
#55
b1 (
1"
b10001111 !
b10001111 )
1#
#60
0#
#65
b110101101 !
b110101101 )
0"
b10 (
1#
#70
0#
#75
b11 (
b1111101001 !
b1111101001 )
b111 $
b111 &
1#
#80
0#
#85
b10001111000 !
b10001111000 )
b111 '
b0 (
1#
#90
0#
#95
b1 (
1"
b111 !
b111 )
1#
#100
0#
#105
b10101 !
b10101 )
0"
b10 (
1#
#110
0#
#115
b11 (
b110001 !
b110001 )
1#
#120
0#
#125
b111000 !
b111000 )
b0 (
b110 $
b110 &
1#
#130
0#
#135
b1 (
1"
b110 '
b110 !
b110 )
b10000000 $
b10000000 &
1#
#140
0#
#145
b10010 !
b10010 )
0"
b10 (
b10000001 $
b10000001 &
1#
#150
0#
#155
b11 (
b101010 !
b101010 )
1#
#160
0#
#165
b110000 !
b110000 )
b10000001 '
b0 (
1#
#170
0#
#175
b1 (
1"
b10000001 !
b10000001 )
1#
#180
0#
#185
b110000011 !
b110000011 )
0"
b10 (
1#
#190
0#
#195
b11 (
b1110000111 !
b1110000111 )
1#
