Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 13 02:35:06 2023
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_2_timing_summary_routed.rpt -pb demo_2_timing_summary_routed.pb -rpx demo_2_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/l_move_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/l_move_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/l_move_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/l_move_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/level_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/level_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/lucy_y_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/r_move_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/r_move_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/r_move_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/r_move_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/velocityY_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myclkdiv1/clock_out_reg/Q (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: myclkdiv3/clock_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line275/key_down_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line275/key_down_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.073        0.000                      0                  324        0.164        0.000                      0                  324        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.073        0.000                      0                  324        0.164        0.000                      0                  324        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.690ns (54.746%)  route 2.224ns (45.254%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.640    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.974 r  noteGen_00/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.974    noteGen_00/clk_cnt_reg[20]_i_1_n_6
    SLICE_X28Y76         FDCE                                         r  noteGen_00/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.422    14.763    noteGen_00/CLK
    SLICE_X28Y76         FDCE                                         r  noteGen_00/clk_cnt_reg[21]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X28Y76         FDCE (Setup_fdce_C_D)        0.062    15.048    noteGen_00/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.734ns (55.243%)  route 2.215ns (44.757%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.545     5.066    noteGen_00/CLK
    SLICE_X14Y80         FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           0.822     6.405    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  noteGen_00/clk_cnt_next_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.529    noteGen_00/clk_cnt_next_21_carry_i_3_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.079 r  noteGen_00/clk_cnt_next_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.079    noteGen_00/clk_cnt_next_21_carry_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 f  noteGen_00/clk_cnt_next_21_carry__0/CO[3]
                         net (fo=24, routed)          1.393     8.587    noteGen_00/clk_cnt_next_21_carry__0_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.711    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.575    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.015 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.015    noteGen_00/clk_cnt_2_reg[20]_i_1_n_6
    SLICE_X14Y85         FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.435    14.776    noteGen_00/CLK
    SLICE_X14Y85         FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDCE (Setup_fdce_C_D)        0.109    15.122    noteGen_00/clk_cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.579ns (53.700%)  route 2.224ns (46.299%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.640    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.863 r  noteGen_00/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.863    noteGen_00/clk_cnt_reg[20]_i_1_n_7
    SLICE_X28Y76         FDCE                                         r  noteGen_00/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.422    14.763    noteGen_00/CLK
    SLICE_X28Y76         FDCE                                         r  noteGen_00/clk_cnt_reg[20]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X28Y76         FDCE (Setup_fdce_C_D)        0.062    15.048    noteGen_00/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.576ns (53.672%)  route 2.224ns (46.328%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.860 r  noteGen_00/clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.860    noteGen_00/clk_cnt_reg[16]_i_1_n_6
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.420    14.761    noteGen_00/CLK
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[17]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X28Y75         FDCE (Setup_fdce_C_D)        0.062    15.046    noteGen_00/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 2.555ns (53.468%)  route 2.224ns (46.532%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.839 r  noteGen_00/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.839    noteGen_00/clk_cnt_reg[16]_i_1_n_4
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.420    14.761    noteGen_00/CLK
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[19]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X28Y75         FDCE (Setup_fdce_C_D)        0.062    15.046    noteGen_00/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.630ns (54.283%)  route 2.215ns (45.717%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.545     5.066    noteGen_00/CLK
    SLICE_X14Y80         FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           0.822     6.405    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  noteGen_00/clk_cnt_next_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.529    noteGen_00/clk_cnt_next_21_carry_i_3_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.079 r  noteGen_00/clk_cnt_next_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.079    noteGen_00/clk_cnt_next_21_carry_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 f  noteGen_00/clk_cnt_next_21_carry__0/CO[3]
                         net (fo=24, routed)          1.393     8.587    noteGen_00/clk_cnt_next_21_carry__0_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.711    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.575    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.911 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.911    noteGen_00/clk_cnt_2_reg[20]_i_1_n_7
    SLICE_X14Y85         FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.435    14.776    noteGen_00/CLK
    SLICE_X14Y85         FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDCE (Setup_fdce_C_D)        0.109    15.122    noteGen_00/clk_cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 2.617ns (54.160%)  route 2.215ns (45.840%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.545     5.066    noteGen_00/CLK
    SLICE_X14Y80         FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           0.822     6.405    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  noteGen_00/clk_cnt_next_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.529    noteGen_00/clk_cnt_next_21_carry_i_3_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.079 r  noteGen_00/clk_cnt_next_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.079    noteGen_00/clk_cnt_next_21_carry_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 f  noteGen_00/clk_cnt_next_21_carry__0/CO[3]
                         net (fo=24, routed)          1.393     8.587    noteGen_00/clk_cnt_next_21_carry__0_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.711    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.575    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.898 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.898    noteGen_00/clk_cnt_2_reg[16]_i_1_n_6
    SLICE_X14Y84         FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.434    14.775    noteGen_00/CLK
    SLICE_X14Y84         FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y84         FDCE (Setup_fdce_C_D)        0.109    15.121    noteGen_00/clk_cnt_2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 2.609ns (54.084%)  route 2.215ns (45.916%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.545     5.066    noteGen_00/CLK
    SLICE_X14Y80         FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           0.822     6.405    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.529 r  noteGen_00/clk_cnt_next_21_carry_i_3/O
                         net (fo=1, routed)           0.000     6.529    noteGen_00/clk_cnt_next_21_carry_i_3_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.079 r  noteGen_00/clk_cnt_next_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.079    noteGen_00/clk_cnt_next_21_carry_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 f  noteGen_00/clk_cnt_next_21_carry__0/CO[3]
                         net (fo=24, routed)          1.393     8.587    noteGen_00/clk_cnt_next_21_carry__0_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.711    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.224 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.575    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.890 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.890    noteGen_00/clk_cnt_2_reg[16]_i_1_n_4
    SLICE_X14Y84         FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.434    14.775    noteGen_00/CLK
    SLICE_X14Y84         FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y84         FDCE (Setup_fdce_C_D)        0.109    15.121    noteGen_00/clk_cnt_2_reg[19]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 2.481ns (52.736%)  route 2.224ns (47.264%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.765 r  noteGen_00/clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.765    noteGen_00/clk_cnt_reg[16]_i_1_n_5
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.420    14.761    noteGen_00/CLK
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[18]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X28Y75         FDCE (Setup_fdce_C_D)        0.062    15.046    noteGen_00/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.465ns (52.575%)  route 2.224ns (47.425%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.540     5.061    noteGen_00/CLK
    SLICE_X28Y71         FDCE                                         r  noteGen_00/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  noteGen_00/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.824     6.341    noteGen_00/clk_cnt_reg[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.465 r  noteGen_00/clk_cnt_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    noteGen_00/clk_cnt_next1_carry_i_3_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  noteGen_00/clk_cnt_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.015    noteGen_00/clk_cnt_next1_carry_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 f  noteGen_00/clk_cnt_next1_carry__0/CO[3]
                         net (fo=24, routed)          1.390     8.519    noteGen_00/load
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.643 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.643    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.175 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.175    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.289 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.289    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.403    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.526    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.749 r  noteGen_00/clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.749    noteGen_00/clk_cnt_reg[16]_i_1_n_7
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.420    14.761    noteGen_00/CLK
    SLICE_X28Y75         FDCE                                         r  noteGen_00/clk_cnt_reg[16]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X28Y75         FDCE (Setup_fdce_C_D)        0.062    15.046    noteGen_00/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 myclkdiv3/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myclkdiv3/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    myclkdiv3/CLK
    SLICE_X43Y44         FDRE                                         r  myclkdiv3/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  myclkdiv3/counter_reg[16]/Q
                         net (fo=3, routed)           0.111     1.699    myclkdiv3/counter_reg[16]
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  myclkdiv3/clock_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.744    myclkdiv3/clock_out_i_1__0_n_0
    SLICE_X42Y44         FDRE                                         r  myclkdiv3/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    myclkdiv3/CLK
    SLICE_X42Y44         FDRE                                         r  myclkdiv3/clock_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     1.579    myclkdiv3/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.780%)  route 0.142ns (50.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X11Y55         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  nolabel_line275/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.142     1.730    nolabel_line275/inst/inst/rx_data[2]
    SLICE_X12Y55         FDCE                                         r  nolabel_line275/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.961    nolabel_line275/inst/inst/clk
    SLICE_X12Y55         FDCE                                         r  nolabel_line275/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X12Y55         FDCE (Hold_fdce_C_D)         0.076     1.559    nolabel_line275/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.132     1.719    nolabel_line275/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  nolabel_line275/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    nolabel_line275/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.832     1.960    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X14Y59         FDCE (Hold_fdce_C_D)         0.120     1.579    nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line275/op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line275/op/CLK
    SLICE_X12Y54         FDRE                                         r  nolabel_line275/op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  nolabel_line275/op/delay_reg/Q
                         net (fo=1, routed)           0.059     1.654    nolabel_line275/op/delay
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.098     1.752 r  nolabel_line275/op/op_i_1/O
                         net (fo=1, routed)           0.000     1.752    nolabel_line275/op/op_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  nolabel_line275/op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.961    nolabel_line275/op/CLK
    SLICE_X12Y54         FDRE                                         r  nolabel_line275/op/op_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.120     1.567    nolabel_line275/op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.136     1.723    nolabel_line275/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  nolabel_line275/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    nolabel_line275/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.832     1.960    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X14Y59         FDCE (Hold_fdce_C_D)         0.121     1.580    nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.101%)  route 0.146ns (43.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line275/inst/inst/clk
    SLICE_X11Y54         FDCE                                         r  nolabel_line275/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  nolabel_line275/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.146     1.734    nolabel_line275/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X10Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  nolabel_line275/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.779    nolabel_line275/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X10Y53         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.961    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y53         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y53         FDCE (Hold_fdce_C_D)         0.120     1.583    nolabel_line275/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.979%)  route 0.152ns (45.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.591     1.474    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y53          FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  nolabel_line275/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.152     1.768    nolabel_line275/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X6Y53          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X6Y53          FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.861     1.989    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y53          FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y53          FDPE (Hold_fdpe_C_D)         0.120     1.610    nolabel_line275/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.592     1.475    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y58          FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.128     1.603 r  nolabel_line275/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.069     1.672    nolabel_line275/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.099     1.771 r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.771    nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X3Y58          FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.862     1.990    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y58          FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X3Y58          FDPE (Hold_fdpe_C_D)         0.091     1.566    nolabel_line275/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line275/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y59         FDPE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.574 r  nolabel_line275/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.069     1.643    nolabel_line275/inst/inst/Ps2Interface_i/data_inter
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.099     1.742 r  nolabel_line275/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    nolabel_line275/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X15Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.832     1.960    nolabel_line275/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y59         FDCE                                         r  nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X15Y59         FDCE (Hold_fdce_C_D)         0.091     1.537    nolabel_line275/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line275/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line275/key_down_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.828%)  route 0.160ns (46.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line275/CLK
    SLICE_X13Y55         FDCE                                         r  nolabel_line275/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  nolabel_line275/key_reg[3]/Q
                         net (fo=8, routed)           0.160     1.748    nolabel_line275/last_change[3]
    SLICE_X14Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  nolabel_line275/key_down[45]_i_2/O
                         net (fo=1, routed)           0.000     1.793    nolabel_line275/p_0_in[45]
    SLICE_X14Y54         FDCE                                         r  nolabel_line275/key_down_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.961    nolabel_line275/CLK
    SLICE_X14Y54         FDCE                                         r  nolabel_line275/key_down_reg[45]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y54         FDCE (Hold_fdce_C_D)         0.121     1.584    nolabel_line275/key_down_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70    myclkdiv1/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    myclkdiv1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    myclkdiv1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    myclkdiv1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    myclkdiv1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    myclkdiv1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    myclkdiv1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    myclkdiv1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    myclkdiv1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   myclkdiv3/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   myclkdiv3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   myclkdiv3/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   myclkdiv3/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   myclkdiv3/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   myclkdiv3/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   myclkdiv3/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   myclkdiv3/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   myclkdiv3/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   myclkdiv3/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70    myclkdiv1/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    myclkdiv1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    myclkdiv1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    myclkdiv1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    myclkdiv1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    myclkdiv1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    myclkdiv1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    myclkdiv1/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    myclkdiv1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    myclkdiv1/counter_reg[18]/C



