# system info intel_rtile_cxl_top_cxltyp3_ed on 2025.03.13.23:16:18
system_info:
name,value
DEVICE,AGIB027R29A1E2VR3
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for intel_rtile_cxl_top_cxltyp3_ed on 2025.03.13.23:16:18
files:
filepath,kind,attributes,module,is_top
sim/intel_rtile_cxl_top_cxltyp3_ed.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed,true
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_mm_interconnect_1920/sim/avmm_ic_altera_mm_interconnect_1920_twrql5y.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/sim/avmm_ic_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_master_agent_1922/sim/avmm_ic_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_slave_agent_1921/sim/avmm_ic_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_avalon_sc_fifo_1932/sim/avmm_ic_altera_avalon_sc_fifo_1932_w27kryi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_md4aalq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_ysqtmdy.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_fvgieia.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_n7g2zey.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_lnhtona.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_foouj4a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_cxpp3dq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_x7sfdzq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_27gel2a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_d3hx5yi.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_router_1921/sim/avmm_ic_altera_merlin_router_1921_vff64mq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_zkct7ni.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_tzr2s4i.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_us3esby.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_3ig5day.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_sjywvea.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_rqzhvbi.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_kerhpbi.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_kiex5bq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_y5jtq6y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/avmm_ic_altera_merlin_multiplexer_1922_5bodgci.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_slave_translator_191/sim/avmm_ic_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_master_translator_192/sim/avmm_ic_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/avmm_ic.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/xcelium/cds_libs/device.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_56wif6q.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_q5qvq7a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_c5t7b3i.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_gutkciq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_dehjxyq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_lgdnz5y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_2ew5qei.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_ht7zjni.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_demultiplexer_1921/sim/avmm_ic_altera_merlin_demultiplexer_1921_xarkd4y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_ebqu3ea.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/avmm_ic_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_rr4i7ai.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/avmm_ic_altera_merlin_burst_adapter_1932_lnlmyma.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/avmm_ic_altera_merlin_burst_adapter_1932_yejngea.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_z5rnbhq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_aeojcea.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_doqgrsq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_w463o2y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_in2yvvy.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/avmm_ic_altera_merlin_width_adapter_1940_6psetwq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/sim/avmm_ic_altera_merlin_traffic_limiter_1921_cu5sxyq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/sim/avmm_ic_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_npdl4za.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/sim/debug_master_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/debug_master.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/xcelium/cds_libs/debug_master.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/debug_master/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/hip_recfg_clk_in.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/xcelium/cds_libs/hip_recfg_clk_in.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_clk_in/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/sim/ccl_mirror_master_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/ccl_mirror_master.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/xcelium/cds_libs/ccl_mirror_master.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_mirror_master/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/sim/usr_access_master_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/usr_access_master.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/xcelium/cds_libs/usr_access_master.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_access_master/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/sim/ccl_csb2wire_csr_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/ccl_csb2wire_csr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/xcelium/cds_libs/ccl_csb2wire_csr.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_csb2wire_csr/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/ccl_ic_rst.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/xcelium/cds_libs/ccl_ic_rst.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_rst/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/altera_avalon_mm_bridge_2010/sim/cmb2avst_slave_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/cmb2avst_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/xcelium/cds_libs/cmb2avst_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/cmb2avst_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/ccl_slave_st_dc_fifo_1951_tfgfkki.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/sim/ccl_slave_mm_ccb_st_dc_fifo_1921_jsyakfi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/sim/ccl_slave_mm_ccb_st_dc_fifo_1921_tnvhwsy.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/mm_ccb_1921/sim/ccl_slave_mm_ccb_1921_lcsq4ni.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/ccl_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/cds_libs/mm_ccb_1921.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/cds_libs/st_dc_fifo_1951.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/cds_libs/ccl_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/sim/usr_avmm_slave_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/usr_avmm_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/xcelium/cds_libs/usr_avmm_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/usr_avmm_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/sim/afu_slave_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/afu_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/xcelium/cds_libs/afu_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/afu_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1951/sim/hip_recfg_slave_st_dc_fifo_1951_tfgfkki.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1951/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/sim/hip_recfg_slave_mm_ccb_1921_lcsq4ni.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/sim/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_waguglq.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/mm_ccb_1921/sim/hip_recfg_slave_mm_ccb_st_dc_fifo_1921_cp56ncq.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/hip_recfg_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/cds_libs/mm_ccb_1921.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/cds_libs/st_dc_fifo_1951.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/cds_libs/hip_recfg_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1951/sim/ccl_master_st_dc_fifo_1951_tfgfkki.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1951/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/sim/ccl_master_mm_ccb_st_dc_fifo_1921_ps3zngy.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/sim/ccl_master_mm_ccb_st_dc_fifo_1921_avecfti.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/mm_ccb_1921/sim/ccl_master_mm_ccb_1921_lcsq4ni.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/ccl_master.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/cds_libs/ccl_master.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/cds_libs/mm_ccb_1921.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/cds_libs/st_dc_fifo_1951.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_master/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/ccl_ic_clk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/xcelium/cds_libs/ccl_ic_clk.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_ic_clk/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/sim/bbs_slave_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/bbs_slave.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/xcelium/cds_libs/bbs_slave.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/hip_recfg_rst_in.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/xcelium/cds_libs/hip_recfg_rst_in.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/hip_recfg_rst_in/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/sim/ccv_afu_altera_avalon_mm_bridge_2010_xnk2xbi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/ccv_afu.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/xcelium/cds_libs/altera_avalon_mm_bridge_2010.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/xcelium/cds_libs/ccv_afu.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccv_afu/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/xcelium/cds_libs/avmm_ic_clk_in.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_clk_in/sim/avmm_ic_clk_in.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/common/modelsim_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/common/vcs_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/common/xcelium_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/common/riviera_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/common/vcsmx_files.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/aldec/rivierapro_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/mentor/msim_setup.tcl,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/synopsys/vcs/vcs_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/synopsys/vcsmx/vcsmx_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/synopsys/vcsmx/synopsys_sim.setup,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/xcelium/xcelium_setup.sh,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/xcelium/hdl.var,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/xcelium/cds_libs/avmm_ic_rst_in.cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/xcelium/cds.lib,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/avmm_ic_rst_in/sim/avmm_ic_rst_in.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_type3ddr_define.svh.iv,OTHER,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_image_version.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cafu_csr0_reg_macros.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rnr_cxl_soft_ip_intf.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rnr_ial_sip_intf.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtlgen_pkg_latest.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_async_rst_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_async_rst_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_async_set_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_async_set_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_bb_buf.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_buf.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_and.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_and_en.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_buf.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_div2.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_div2_reset.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_gate_and.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_gate_or.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_gate_te.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_gate_te_rst_ss.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_inv.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_mux_2to1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_mux_3to1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_mux_4to1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_nand.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_nand_en.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_nor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_nor_en.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_or.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_clk_or_en.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_doublesync_rst.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_doublesync_rstb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_doublesync_set.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_doublesync_setb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_dq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_rst_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_rst_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_rstd_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_rstd_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_set_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_async_set_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_rst_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_rst_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_rstd_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_rstd_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_set_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_en_set_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_ident.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_inv.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_latch_async_rst.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_latch_async_rst_set.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_latch_async_set.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_mux_2to1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_or2.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_rst_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_rst_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_rstd_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_rstd_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_set_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_set_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_set_rst_latch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_set_rst_latch_p.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_triplesync.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ialtc_ctech_lib_triplesync_rst.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_customsb_cfg_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_customsb_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_custom_sb_global_struct.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pm_data_struct.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rtlgen_include_cmb_customsb.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_customsb_cfg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_global_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_global_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf0_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cxp_flopmacro.vm.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pld_if.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tlp_enum.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_straps_core.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtunit_struct.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_glb_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_glb_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pf0_0_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pf0_1_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pf0_2_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pf0_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pf1_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf0_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf1_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf1_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_avst_parser.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_avst_merger.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_avst_merger_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_credit_add.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_credit_add_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_avst_parser_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_multi_segment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_avst_parser_multiseg_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_credit_steal.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/csb2wire_cdc_bridge.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/csb2wire_csr_avmm_slave.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/csb2wire_status.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_sb_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/csb2wire_adapter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_PM_controller.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_PM_gpf_flow.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_PM_Errinj.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_PM_handler.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/custom_PM_response_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ccip_if_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtlgen_pkg_v12.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtlgen_include_latest.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtlgen_include_v12.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/tmp_cafu_csr0_cfg_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cafu_csr0_cfg_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_tc_bbs_reg_macros.vh.iv,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_tc_bbs_cfg_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gbl_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ext_csr_if_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxlip_top_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/aibwrap_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ff.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ff_en.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ff_reset.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ff_en_reset.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/fair_arbiter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/buffer_alloc.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/buffer_alloc_minmax.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/buffer_alloc_minmax_notopram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/buffer_alloc_topram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/asc_module.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/prienc.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/tmp_tc_bbs_cfg_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gram_sdp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gram_sdp_be.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gram_sdp_2clks.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gram_sdp_2clks_re.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gram_tdp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/quad_ram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ram_1r1w.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ram_2rw.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/nb_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/sbv_gfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/clst_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/fabric_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_aib_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/aibsw_if_credits.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/egress_credit_handling.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/egress_credit_handling_data_fsm.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/egress_credit_handling_pushwrite_data_fsm.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/egress_credit_handling_fsm.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_divide_lpm_divide_1910_o22elqa.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/afu_axi_if_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/mc_axi_if_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/dfc_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_ingress_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_ingress_fifo_ord.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_ingress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_egress_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_egress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/pt_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/pt_m2sreq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/dcc_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ucc_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/devmem_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/devmem_requests.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/devmem_read_responses.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/devmem_write_responses.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/devmem_OOO_resps.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/test_ooo_rd_rsp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ddfc_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ddfc_dataflow.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ddfc_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/dfc_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/m2sq_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/perfmon_slice.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/perfmon_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_slice.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_fme_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_avmm_slave.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_mem_inter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_divide.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_fme_memwrap.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_slice_memwrap.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_slice_wrap.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ram_if.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_mailbox.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_mailbox_cmd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_mailbox_elog.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ial_tc_bbs_cfg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ctech_or2_gen.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_bidir.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/dpram_inf.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_dpram_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_scfifo_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_dp_ram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_read_ptr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_reset_sync.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_status_unit.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_sym.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_synch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_syncore_ram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_vector_extender.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_vector_reducer.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd_write_ptr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_a_mfc_trans_gate.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_a_m_rdy_msk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_a_tfc_trans_gate.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_a_t_rdy_msk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_a_arbiter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_aunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_devreset.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cxpgst_sharedtimer.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_strobe_generator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ckunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ram2r2w144x128.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtprs.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D256.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D224.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D192.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D160.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D128.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D96.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D64.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_CRC32_D32.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gto_ecrc.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtoqc.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtmfcmcu.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtmfctcu.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gt_mctp_errtrk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gt_mctp_seqtrk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtihdrchk.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gterrlog.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtfc.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gti.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gticpctl.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtidq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtihq.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtiqc.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtm.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gto.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtopf.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtsideq.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gtunit.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gt_hiperrlog.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_data_comp.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_generator1.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_generator2.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_errorlog.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_target_bytecntrs.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_master_bytecntrs.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_errindicator.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_gunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_new_dualportram.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_dbgport.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_dmi.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_iointf.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_lunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pm.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_straps.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_triggers.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltrcomp.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_l1subunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltr_tc_cntr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltr_cntr_wr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltr_reg.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tcmon_reg.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tcmon.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ts_comp.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_jtimestamp.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_junit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_build_version.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_glb_regs_2_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf0.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_global.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf0_regs_2_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_pf1_regs_2_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pptm.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_psbmpmmsgctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ctrl_stat_regs.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pcfgrdrdy.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pcfgread_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pcfgwrite_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pcorr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pdecode.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_p_mc_multiply.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pexpbyten.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pfatal.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pnonfatal.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_prdycntrl.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_psbmstrctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_psbrspstrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pmirror.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_pintr.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_punit.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qmgeneralpurpose.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qmvectormachine.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qmunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qtgpslicer.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qtslicer.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qtqueues.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_qsunit.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_phub.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ppgtran.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cmb_avmm_slave.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cmb_avmm_master.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ccl_mirror_avmm_master.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_core.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb2avst_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_side.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_hdr_data_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_crd_type.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_crd_lmt.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_side.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_hdr_data_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_crd_lmt.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tlp_hdr_decode.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cmb2avst_avmm_slave.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_ltssm_logger.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_crd_check.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_adapter_cfg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cmb_adapter_cfg_rdl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/usr2ip_ccl_mirror.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtile_error_mask_dataflip.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_aer_mask_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/gpf_rstprep_quiesce_handler.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/error_intf_arbiter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_reset_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/user2ip_error_intf_cdc_bridge.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/ip2user_error_intf_cdc_bridge.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_cfg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_dp_ram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_read_ptr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_reset_sync.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_status_unit.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_sym.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_synch.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_syncore_ram.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd_write_ptr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_core_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_rx_data_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_core_crd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_core_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_burst_mode.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_tx_data_fifos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_cdc.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_afifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_cfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_dfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_delay_data.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_rx_egress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_rx_ingress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_tx.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_aibsw_if_ingress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_slice_dcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/bbs_slice_fr_dcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/aibsw_if_fr_credits.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_aibsw_if_egress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_ready_delay.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_aibsw_if_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_clk_rst_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_rst_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_fifo_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_io_core0_fifo_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_io_shim_fifo_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_memexp_sip_bbs_fifo_vcd.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/cxl_type3_top.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba,false
intel_rtile_cxl_top_1120/sim/rtile_cxl_ip.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,rtile_cxl_ip,false
intel_rtile_cxl_top_1120/sim/rnr_ial_sip_clkgen_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,rnr_ial_sip_clkgen_pll,false
intel_rtile_cxl_top_1120/sim/cfg_to_iosf_fifo_vcd.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,cfg_to_iosf_fifo_vcd,false
intel_rtile_cxl_top_1120/sim/iosf_to_cfg_fifo_vcd.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,iosf_to_cfg_fifo_vcd,false
intel_rtile_cxl_ast_2331/sim/rnr_cxl_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/z1578a_mdx1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/maib_and_rnr.dv.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ial_rx_mapping.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ial_tx_mapping.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_csbb_gasket.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_io_arb_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_io_tx_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_memcache_priority_mux.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_soft_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_rx_aib_deskew.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_std_synchronizer.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_reset_ctrl.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_user_avmm_adapter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ptm_deser.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_d2h_data_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_credit_counter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_flow_err_detect.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen0.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen1.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen2.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen3.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen4.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen5.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen6.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/common/rtl/lutlen7.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intel_rtile_cxl_ast.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/altera_std_synchronizer_nocut.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/rnr_simple_fifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen0.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen2.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen3.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen4.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen5.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen6.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/lutlen7.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_divclk.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csb_pkg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbcism.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbcport.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbebase.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csb_common_module.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_mux2.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_com_syncfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbccomp.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcegress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csb_cfgif.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcfifo.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcingress.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcinqueue.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbebytecount.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbehierinsert.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbemstrreg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbemstr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/rnr_csbetrgt.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/intelfpga/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_2331/sim/rtile_cxl_settings.svh,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_ast,false
altera_iopll_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_6sgk7mi.vo,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_6sgk7mi,false
fifo_1927/sim/intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_qmktr7y.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_qmktr7y,false
fifo_1927/sim/intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_qmktr7y.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_qmktr7y,false
fifo_1927/sim/intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_wk2nd2y.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_wk2nd2y,false
fifo_1927/sim/intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_wk2nd2y.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_wk2nd2y,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0,intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1120_co5zrba
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rtile_cxl_ip,rtile_cxl_ip
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rtile_cxl_ip.rtile_cxl_ip,intel_rtile_cxl_ast
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll,rnr_ial_sip_clkgen_pll
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll.rnr_ial_sip_clkgen_pll,intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_6sgk7mi
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd,cfg_to_iosf_fifo_vcd
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd.cfg_to_iosf_fifo_vcd,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_qmktr7y
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd,iosf_to_cfg_fifo_vcd
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd.iosf_to_cfg_fifo_vcd,intel_rtile_cxl_top_cxltyp3_ed_fifo_1927_wk2nd2y
