

================================================================
== Vivado HLS Report for 'adjustLocalExtrema'
================================================================
* Date:           Wed Dec  5 18:29:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|  516|   43|  516|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   41|  477|  41 ~ 93 |          -|          -| 1 ~ 5 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_711)
	8  / (!tmp_711)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	15  / (tmp_711 & !tmp_690)
	9  / (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)
	16  / (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)
	52  / (!tmp_711 & tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & tmp_751)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (or_cond_223) | (!or_cond5_224) | (!or_cond6_225)
	2  / (!or_cond_223 & or_cond5_224 & or_cond6_225)
15 --> 
	52  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!tmp_765)
	52  / (tmp_765)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (tmp_774)
	26  / (!tmp_774)
25 --> 
	26  / true
26 --> 
	27  / (tmp_774 & tmp_775)
	52  / (!tmp_774) | (!tmp_775)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_224 = alloca i32"   --->   Operation 53 'alloca' 'p_Val2_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_225 = alloca i32"   --->   Operation 54 'alloca' 'p_Val2_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_226 = alloca i32"   --->   Operation 55 'alloca' 'p_Val2_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kpt_layer_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kpt_layer_read)"   --->   Operation 56 'read' 'kpt_layer_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kpt_octave_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kpt_octave_read)"   --->   Operation 57 'read' 'kpt_octave_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kpt_response_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kpt_response_V_read)"   --->   Operation 58 'read' 'kpt_response_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kpt_sigma_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kpt_sigma_V_read)"   --->   Operation 59 'read' 'kpt_sigma_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kpt_pt_y_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kpt_pt_y_read)"   --->   Operation 60 'read' 'kpt_pt_y_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kpt_pt_x_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kpt_pt_x_read)"   --->   Operation 61 'read' 'kpt_pt_x_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%c_read_1 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %c_read)"   --->   Operation 62 'read' 'c_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%r_read_1 = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %r_read)"   --->   Operation 63 'read' 'r_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_read)"   --->   Operation 64 'read' 'layer_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%octave_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %octave)"   --->   Operation 65 'read' 'octave_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dog_pyr_0_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_cols_read)"   --->   Operation 66 'read' 'dog_pyr_0_cols_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dog_pyr_0_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_rows_read)"   --->   Operation 67 'read' 'dog_pyr_0_rows_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_read_cast = zext i31 %r_read_1 to i32"   --->   Operation 68 'zext' 'r_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%c_read_cast = zext i31 %c_read_1 to i32"   --->   Operation 69 'zext' 'c_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer_read_cast = zext i3 %layer_read_1 to i32"   --->   Operation 70 'zext' 'layer_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%octave_cast = zext i31 %octave_read to i32"   --->   Operation 71 'zext' 'octave_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.57ns)   --->   "%tmp = add nsw i32 %dog_pyr_0_cols_read_3, -5" [./sift.h:272]   --->   Operation 72 'add' 'tmp' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.57ns)   --->   "%tmp_s = add nsw i32 %dog_pyr_0_rows_read_3, -5" [./sift.h:272]   --->   Operation 73 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns)   --->   "br label %0" [./sift.h:240]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_128 = phi i32 [ %c_read_cast, %ap_fixed_base.exit106 ], [ %tmp_743, %3 ]" [./sift.h:269]   --->   Operation 75 'phi' 'p_Val2_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_132 = phi i32 [ %r_read_cast, %ap_fixed_base.exit106 ], [ %tmp_746, %3 ]" [./sift.h:270]   --->   Operation 76 'phi' 'p_Val2_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_164 = phi i32 [ %layer_read_cast, %ap_fixed_base.exit106 ], [ %tmp_749, %3 ]" [./sift.h:271]   --->   Operation 77 'phi' 'p_Val2_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_708 = phi i32 [ 0, %ap_fixed_base.exit106 ], [ %p_Val2_122, %3 ]"   --->   Operation 78 'phi' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_709 = phi i32 [ 0, %ap_fixed_base.exit106 ], [ %p_Val2_121, %3 ]"   --->   Operation 79 'phi' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_710 = phi i32 [ 0, %ap_fixed_base.exit106 ], [ %p_Val2_120, %3 ]"   --->   Operation 80 'phi' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %ap_fixed_base.exit106 ], [ %i_20, %3 ]"   --->   Operation 81 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.63ns)   --->   "%tmp_711 = icmp ult i3 %i, -3" [./sift.h:240]   --->   Operation 82 'icmp' 'tmp_711' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.94ns)   --->   "%i_20 = add i3 %i, 1" [./sift.h:240]   --->   Operation 84 'add' 'i_20' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "br i1 %tmp_711, label %1, label %.loopexit" [./sift.h:240]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1497 = trunc i32 %p_Val2_128 to i18" [./sift.h:244]   --->   Operation 86 'trunc' 'tmp_1497' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.28ns)   --->   "%tmp_1498 = add i18 1, %tmp_1497" [./sift.h:244]   --->   Operation 87 'add' 'tmp_1498' <Predicate = (tmp_711)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1499 = trunc i32 %p_Val2_132 to i10" [./sift.h:270]   --->   Operation 88 'trunc' 'tmp_1499' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_280_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1499, i8 0)" [./sift.h:270]   --->   Operation 89 'bitconcatenate' 'tmp_280_cast' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.28ns)   --->   "%tmp_281 = add i18 %tmp_280_cast, %tmp_1498" [./sift.h:270]   --->   Operation 90 'add' 'tmp_281' <Predicate = (tmp_711)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_281_cast = sext i18 %tmp_281 to i64" [./sift.h:270]   --->   Operation 91 'sext' 'tmp_281_cast' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_281_cast" [./sift.h:270]   --->   Operation 92 'getelementptr' 'dog_pyr_0_val_V_add' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_281_cast" [./sift.h:270]   --->   Operation 93 'getelementptr' 'dog_pyr_1_val_V_add' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_281_cast" [./sift.h:270]   --->   Operation 94 'getelementptr' 'dog_pyr_2_val_V_add' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_281_cast" [./sift.h:270]   --->   Operation 95 'getelementptr' 'dog_pyr_3_val_V_add' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_281_cast" [./sift.h:270]   --->   Operation 96 'getelementptr' 'dog_pyr_4_val_V_add' <Predicate = (tmp_711)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:270]   --->   Operation 97 'load' 'dog_pyr_0_val_V_loa' <Predicate = (tmp_711)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 98 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:270]   --->   Operation 98 'load' 'dog_pyr_1_val_V_loa' <Predicate = (tmp_711)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 99 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:270]   --->   Operation 99 'load' 'dog_pyr_2_val_V_loa' <Predicate = (tmp_711)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 100 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:270]   --->   Operation 100 'load' 'dog_pyr_3_val_V_loa' <Predicate = (tmp_711)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 101 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:270]   --->   Operation 101 'load' 'dog_pyr_4_val_V_loa' <Predicate = (tmp_711)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 4.57>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1500 = trunc i32 %p_Val2_128 to i18" [./sift.h:244]   --->   Operation 102 'trunc' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.28ns)   --->   "%tmp_1501 = add i18 -1, %tmp_1500" [./sift.h:244]   --->   Operation 103 'add' 'tmp_1501' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.28ns)   --->   "%tmp_282 = add i18 %tmp_280_cast, %tmp_1501" [./sift.h:270]   --->   Operation 104 'add' 'tmp_282' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_282_cast = sext i18 %tmp_282 to i64" [./sift.h:270]   --->   Operation 105 'sext' 'tmp_282_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_15 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_282_cast" [./sift.h:270]   --->   Operation 106 'getelementptr' 'dog_pyr_0_val_V_add_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_15 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_282_cast" [./sift.h:270]   --->   Operation 107 'getelementptr' 'dog_pyr_1_val_V_add_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_15 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_282_cast" [./sift.h:270]   --->   Operation 108 'getelementptr' 'dog_pyr_2_val_V_add_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_15 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_282_cast" [./sift.h:270]   --->   Operation 109 'getelementptr' 'dog_pyr_3_val_V_add_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_15 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_282_cast" [./sift.h:270]   --->   Operation 110 'getelementptr' 'dog_pyr_4_val_V_add_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1502 = trunc i32 %p_Val2_164 to i3" [./sift.h:271]   --->   Operation 111 'trunc' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:270]   --->   Operation 112 'load' 'dog_pyr_0_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 113 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:270]   --->   Operation 113 'load' 'dog_pyr_1_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 114 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:270]   --->   Operation 114 'load' 'dog_pyr_2_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 115 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:270]   --->   Operation 115 'load' 'dog_pyr_3_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 116 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:270]   --->   Operation 116 'load' 'dog_pyr_4_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 117 [1/1] (1.05ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa, i32 %dog_pyr_1_val_V_loa, i32 %dog_pyr_2_val_V_loa, i32 %dog_pyr_3_val_V_loa, i32 %dog_pyr_4_val_V_loa, i3 %tmp_1502)" [./sift.h:270]   --->   Operation 117 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_18 = load i32* %dog_pyr_0_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 118 'load' 'dog_pyr_0_val_V_loa_18' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 119 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_19 = load i32* %dog_pyr_1_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 119 'load' 'dog_pyr_1_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 120 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_19 = load i32* %dog_pyr_2_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 120 'load' 'dog_pyr_2_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 121 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_19 = load i32* %dog_pyr_3_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 121 'load' 'dog_pyr_3_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 122 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_18 = load i32* %dog_pyr_4_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 122 'load' 'dog_pyr_4_val_V_loa_18' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1503 = trunc i32 %p_Val2_128 to i18" [./sift.h:269]   --->   Operation 123 'trunc' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1504 = trunc i32 %p_Val2_132 to i10" [./sift.h:245]   --->   Operation 124 'trunc' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.27ns)   --->   "%tmp_1505 = add i10 1, %tmp_1504" [./sift.h:245]   --->   Operation 125 'add' 'tmp_1505' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_285_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1505, i8 0)" [./sift.h:245]   --->   Operation 126 'bitconcatenate' 'tmp_285_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.28ns)   --->   "%tmp_286 = add i18 %tmp_285_cast, %tmp_1503" [./sift.h:245]   --->   Operation 127 'add' 'tmp_286' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_286_cast = sext i18 %tmp_286 to i64" [./sift.h:245]   --->   Operation 128 'sext' 'tmp_286_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_17 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_286_cast" [./sift.h:245]   --->   Operation 129 'getelementptr' 'dog_pyr_0_val_V_add_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_17 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_286_cast" [./sift.h:245]   --->   Operation 130 'getelementptr' 'dog_pyr_1_val_V_add_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_17 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_286_cast" [./sift.h:245]   --->   Operation 131 'getelementptr' 'dog_pyr_2_val_V_add_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_17 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_286_cast" [./sift.h:245]   --->   Operation 132 'getelementptr' 'dog_pyr_3_val_V_add_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_17 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_286_cast" [./sift.h:245]   --->   Operation 133 'getelementptr' 'dog_pyr_4_val_V_add_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_19 = load i32* %dog_pyr_0_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 134 'load' 'dog_pyr_0_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 135 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_20 = load i32* %dog_pyr_1_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 135 'load' 'dog_pyr_1_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 136 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_20 = load i32* %dog_pyr_2_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 136 'load' 'dog_pyr_2_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 137 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_20 = load i32* %dog_pyr_3_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 137 'load' 'dog_pyr_3_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 138 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_19 = load i32* %dog_pyr_4_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 138 'load' 'dog_pyr_4_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 139 [1/1] (0.94ns)   --->   "%tmp_1221_t = add i3 1, %tmp_1502" [./sift.h:271]   --->   Operation 139 'add' 'tmp_1221_t' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.94ns)   --->   "%tmp_1219_t = add i3 -1, %tmp_1502" [./sift.h:271]   --->   Operation 140 'add' 'tmp_1219_t' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.05ns)   --->   "%p_Val2_155 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa, i32 %dog_pyr_1_val_V_loa, i32 %dog_pyr_2_val_V_loa, i32 %dog_pyr_3_val_V_loa, i32 %dog_pyr_4_val_V_loa, i3 %tmp_1221_t)" [./sift.h:270]   --->   Operation 141 'mux' 'p_Val2_155' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.05ns)   --->   "%p_Val2_157 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa, i32 %dog_pyr_1_val_V_loa, i32 %dog_pyr_2_val_V_loa, i32 %dog_pyr_3_val_V_loa, i32 %dog_pyr_4_val_V_loa, i3 %tmp_1219_t)" [./sift.h:270]   --->   Operation 142 'mux' 'p_Val2_157' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 143 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_18 = load i32* %dog_pyr_0_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 143 'load' 'dog_pyr_0_val_V_loa_18' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 144 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_19 = load i32* %dog_pyr_1_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 144 'load' 'dog_pyr_1_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 145 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_19 = load i32* %dog_pyr_2_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 145 'load' 'dog_pyr_2_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 146 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_19 = load i32* %dog_pyr_3_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 146 'load' 'dog_pyr_3_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 147 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_18 = load i32* %dog_pyr_4_val_V_add_15, align 4" [./sift.h:270]   --->   Operation 147 'load' 'dog_pyr_4_val_V_loa_18' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 148 [1/1] (1.05ns)   --->   "%p_Val2_130 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_18, i32 %dog_pyr_1_val_V_loa_19, i32 %dog_pyr_2_val_V_loa_19, i32 %dog_pyr_3_val_V_loa_19, i32 %dog_pyr_4_val_V_loa_18, i3 %tmp_1502)" [./sift.h:270]   --->   Operation 148 'mux' 'p_Val2_130' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.28ns)   --->   "%tmp_283 = add i18 %tmp_280_cast, %tmp_1503" [./sift.h:270]   --->   Operation 149 'add' 'tmp_283' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_283_cast = sext i18 %tmp_283 to i64" [./sift.h:270]   --->   Operation 150 'sext' 'tmp_283_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_16 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_283_cast" [./sift.h:270]   --->   Operation 151 'getelementptr' 'dog_pyr_0_val_V_add_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_16 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_283_cast" [./sift.h:270]   --->   Operation 152 'getelementptr' 'dog_pyr_1_val_V_add_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_16 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_283_cast" [./sift.h:270]   --->   Operation 153 'getelementptr' 'dog_pyr_2_val_V_add_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_16 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_283_cast" [./sift.h:270]   --->   Operation 154 'getelementptr' 'dog_pyr_3_val_V_add_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_16 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_283_cast" [./sift.h:270]   --->   Operation 155 'getelementptr' 'dog_pyr_4_val_V_add_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1506 = trunc i32 %p_Val2_132 to i10" [./sift.h:245]   --->   Operation 156 'trunc' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.27ns)   --->   "%tmp_1507 = add i10 -1, %tmp_1506" [./sift.h:245]   --->   Operation 157 'add' 'tmp_1507' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_290_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1507, i8 0)" [./sift.h:245]   --->   Operation 158 'bitconcatenate' 'tmp_290_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.28ns)   --->   "%tmp_291 = add i18 %tmp_290_cast, %tmp_1503" [./sift.h:245]   --->   Operation 159 'add' 'tmp_291' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_291_cast = sext i18 %tmp_291 to i64" [./sift.h:245]   --->   Operation 160 'sext' 'tmp_291_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_20 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_291_cast" [./sift.h:245]   --->   Operation 161 'getelementptr' 'dog_pyr_0_val_V_add_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_20 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_291_cast" [./sift.h:245]   --->   Operation 162 'getelementptr' 'dog_pyr_1_val_V_add_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_20 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_291_cast" [./sift.h:245]   --->   Operation 163 'getelementptr' 'dog_pyr_2_val_V_add_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_20 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_291_cast" [./sift.h:245]   --->   Operation 164 'getelementptr' 'dog_pyr_3_val_V_add_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_20 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_291_cast" [./sift.h:245]   --->   Operation 165 'getelementptr' 'dog_pyr_4_val_V_add_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_19 = load i32* %dog_pyr_0_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 166 'load' 'dog_pyr_0_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 167 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_20 = load i32* %dog_pyr_1_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 167 'load' 'dog_pyr_1_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 168 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_20 = load i32* %dog_pyr_2_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 168 'load' 'dog_pyr_2_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 169 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_20 = load i32* %dog_pyr_3_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 169 'load' 'dog_pyr_3_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 170 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_19 = load i32* %dog_pyr_4_val_V_add_17, align 4" [./sift.h:245]   --->   Operation 170 'load' 'dog_pyr_4_val_V_loa_19' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 171 [1/1] (1.05ns)   --->   "%p_Val2_141 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_19, i32 %dog_pyr_1_val_V_loa_20, i32 %dog_pyr_2_val_V_loa_20, i32 %dog_pyr_3_val_V_loa_20, i32 %dog_pyr_4_val_V_loa_19, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 171 'mux' 'p_Val2_141' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_20 = load i32* %dog_pyr_0_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 172 'load' 'dog_pyr_0_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 173 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_21 = load i32* %dog_pyr_1_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 173 'load' 'dog_pyr_1_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 174 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_21 = load i32* %dog_pyr_2_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 174 'load' 'dog_pyr_2_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 175 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_21 = load i32* %dog_pyr_3_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 175 'load' 'dog_pyr_3_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 176 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_20 = load i32* %dog_pyr_4_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 176 'load' 'dog_pyr_4_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 177 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_21 = load i32* %dog_pyr_0_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 177 'load' 'dog_pyr_0_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 178 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_22 = load i32* %dog_pyr_1_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 178 'load' 'dog_pyr_1_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 179 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_22 = load i32* %dog_pyr_2_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 179 'load' 'dog_pyr_2_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 180 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_22 = load i32* %dog_pyr_3_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 180 'load' 'dog_pyr_3_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 181 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_21 = load i32* %dog_pyr_4_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 181 'load' 'dog_pyr_4_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_730 = sext i32 %p_Val2_155 to i33" [./sift.h:252]   --->   Operation 182 'sext' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.05ns)   --->   "%p_Val2_156 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_18, i32 %dog_pyr_1_val_V_loa_19, i32 %dog_pyr_2_val_V_loa_19, i32 %dog_pyr_3_val_V_loa_19, i32 %dog_pyr_4_val_V_loa_18, i3 %tmp_1221_t)" [./sift.h:270]   --->   Operation 183 'mux' 'p_Val2_156' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_731 = sext i32 %p_Val2_156 to i33" [./sift.h:252]   --->   Operation 184 'sext' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.57ns)   --->   "%p_Val2_116 = sub nsw i33 %tmp_730, %tmp_731" [./sift.h:252]   --->   Operation 185 'sub' 'p_Val2_116' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_733 = sext i33 %p_Val2_116 to i34" [./sift.h:252]   --->   Operation 186 'sext' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_734 = sext i32 %p_Val2_157 to i34" [./sift.h:252]   --->   Operation 187 'sext' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_117 = sub nsw i34 %tmp_733, %tmp_734" [./sift.h:252]   --->   Operation 188 'sub' 'p_Val2_117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/1] (1.05ns)   --->   "%p_Val2_158 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_18, i32 %dog_pyr_1_val_V_loa_19, i32 %dog_pyr_2_val_V_loa_19, i32 %dog_pyr_3_val_V_loa_19, i32 %dog_pyr_4_val_V_loa_18, i3 %tmp_1219_t)" [./sift.h:270]   --->   Operation 189 'mux' 'p_Val2_158' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_869_cast = sext i32 %p_Val2_158 to i34" [./sift.h:252]   --->   Operation 190 'sext' 'tmp_869_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (2.13ns) (root node of TernaryAdder)   --->   "%r_V_16 = add i34 %tmp_869_cast, %p_Val2_117" [./sift.h:252]   --->   Operation 191 'add' 'r_V_16' <Predicate = true> <Delay = 2.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%H_0_2_V = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %r_V_16, i32 2, i32 33)" [./sift.h:252]   --->   Operation 192 'partselect' 'H_0_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (1.05ns)   --->   "%p_Val2_159 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_19, i32 %dog_pyr_1_val_V_loa_20, i32 %dog_pyr_2_val_V_loa_20, i32 %dog_pyr_3_val_V_loa_20, i32 %dog_pyr_4_val_V_loa_19, i3 %tmp_1221_t)" [./sift.h:245]   --->   Operation 193 'mux' 'p_Val2_159' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (1.05ns)   --->   "%p_Val2_161 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_19, i32 %dog_pyr_1_val_V_loa_20, i32 %dog_pyr_2_val_V_loa_20, i32 %dog_pyr_3_val_V_loa_20, i32 %dog_pyr_4_val_V_loa_19, i3 %tmp_1219_t)" [./sift.h:245]   --->   Operation 194 'mux' 'p_Val2_161' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_712 = sext i32 %p_Val2_s to i33" [./sift.h:244]   --->   Operation 195 'sext' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_713 = sext i32 %p_Val2_130 to i33" [./sift.h:244]   --->   Operation 196 'sext' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (1.57ns)   --->   "%r_V = sub nsw i33 %tmp_712, %tmp_713" [./sift.h:244]   --->   Operation 197 'sub' 'r_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%dD_0_V = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V, i32 1, i32 32)" [./sift.h:244]   --->   Operation 198 'partselect' 'dD_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.28ns)   --->   "%tmp_287 = add i18 %tmp_285_cast, %tmp_1498" [./sift.h:245]   --->   Operation 199 'add' 'tmp_287' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_287_cast = sext i18 %tmp_287 to i64" [./sift.h:245]   --->   Operation 200 'sext' 'tmp_287_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_18 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_287_cast" [./sift.h:245]   --->   Operation 201 'getelementptr' 'dog_pyr_0_val_V_add_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (1.28ns)   --->   "%tmp_288 = add i18 %tmp_285_cast, %tmp_1501" [./sift.h:245]   --->   Operation 202 'add' 'tmp_288' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_288_cast = sext i18 %tmp_288 to i64" [./sift.h:245]   --->   Operation 203 'sext' 'tmp_288_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_19 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_288_cast" [./sift.h:245]   --->   Operation 204 'getelementptr' 'dog_pyr_0_val_V_add_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_18 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_287_cast" [./sift.h:245]   --->   Operation 205 'getelementptr' 'dog_pyr_1_val_V_add_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_19 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_288_cast" [./sift.h:245]   --->   Operation 206 'getelementptr' 'dog_pyr_1_val_V_add_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_18 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_287_cast" [./sift.h:245]   --->   Operation 207 'getelementptr' 'dog_pyr_2_val_V_add_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_19 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_288_cast" [./sift.h:245]   --->   Operation 208 'getelementptr' 'dog_pyr_2_val_V_add_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_18 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_287_cast" [./sift.h:245]   --->   Operation 209 'getelementptr' 'dog_pyr_3_val_V_add_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_19 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_288_cast" [./sift.h:245]   --->   Operation 210 'getelementptr' 'dog_pyr_3_val_V_add_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_18 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_287_cast" [./sift.h:245]   --->   Operation 211 'getelementptr' 'dog_pyr_4_val_V_add_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_19 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_288_cast" [./sift.h:245]   --->   Operation 212 'getelementptr' 'dog_pyr_4_val_V_add_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.28ns)   --->   "%tmp_292 = add i18 %tmp_290_cast, %tmp_1498" [./sift.h:245]   --->   Operation 213 'add' 'tmp_292' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (1.28ns)   --->   "%tmp_293 = add i18 %tmp_290_cast, %tmp_1501" [./sift.h:245]   --->   Operation 214 'add' 'tmp_293' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_714 = sext i32 %p_Val2_141 to i33" [./sift.h:245]   --->   Operation 215 'sext' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_20 = load i32* %dog_pyr_0_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 216 'load' 'dog_pyr_0_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 217 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_21 = load i32* %dog_pyr_1_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 217 'load' 'dog_pyr_1_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 218 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_21 = load i32* %dog_pyr_2_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 218 'load' 'dog_pyr_2_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 219 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_21 = load i32* %dog_pyr_3_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 219 'load' 'dog_pyr_3_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 220 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_20 = load i32* %dog_pyr_4_val_V_add_20, align 4" [./sift.h:245]   --->   Operation 220 'load' 'dog_pyr_4_val_V_loa_20' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 221 [1/1] (1.05ns)   --->   "%p_Val2_147 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_20, i32 %dog_pyr_1_val_V_loa_21, i32 %dog_pyr_2_val_V_loa_21, i32 %dog_pyr_3_val_V_loa_21, i32 %dog_pyr_4_val_V_loa_20, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 221 'mux' 'p_Val2_147' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_715 = sext i32 %p_Val2_147 to i33" [./sift.h:245]   --->   Operation 222 'sext' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.57ns)   --->   "%r_V_13 = sub nsw i33 %tmp_714, %tmp_715" [./sift.h:245]   --->   Operation 223 'sub' 'r_V_13' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%dD_1_V = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V_13, i32 1, i32 32)" [./sift.h:245]   --->   Operation 224 'partselect' 'dD_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_21 = load i32* %dog_pyr_0_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 225 'load' 'dog_pyr_0_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 226 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_22 = load i32* %dog_pyr_1_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 226 'load' 'dog_pyr_1_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 227 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_22 = load i32* %dog_pyr_2_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 227 'load' 'dog_pyr_2_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 228 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_22 = load i32* %dog_pyr_3_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 228 'load' 'dog_pyr_3_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 229 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_21 = load i32* %dog_pyr_4_val_V_add_16, align 4" [./sift.h:270]   --->   Operation 229 'load' 'dog_pyr_4_val_V_loa_21' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 230 [1/1] (1.05ns)   --->   "%p_Val2_148 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_21, i32 %dog_pyr_1_val_V_loa_22, i32 %dog_pyr_2_val_V_loa_22, i32 %dog_pyr_3_val_V_loa_22, i32 %dog_pyr_4_val_V_loa_21, i3 %tmp_1221_t)" [./sift.h:270]   --->   Operation 230 'mux' 'p_Val2_148' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_716 = sext i32 %p_Val2_148 to i33" [./sift.h:246]   --->   Operation 231 'sext' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.05ns)   --->   "%p_Val2_149 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_21, i32 %dog_pyr_1_val_V_loa_22, i32 %dog_pyr_2_val_V_loa_22, i32 %dog_pyr_3_val_V_loa_22, i32 %dog_pyr_4_val_V_loa_21, i3 %tmp_1219_t)" [./sift.h:270]   --->   Operation 232 'mux' 'p_Val2_149' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_721 = sext i32 %p_Val2_149 to i33" [./sift.h:246]   --->   Operation 233 'sext' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.57ns)   --->   "%r_V_14 = sub nsw i33 %tmp_716, %tmp_721" [./sift.h:246]   --->   Operation 234 'sub' 'r_V_14' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%dD_2_V = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V_14, i32 1, i32 32)" [./sift.h:246]   --->   Operation 235 'partselect' 'dD_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (1.05ns)   --->   "%tmp_399 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_21, i32 %dog_pyr_1_val_V_loa_22, i32 %dog_pyr_2_val_V_loa_22, i32 %dog_pyr_3_val_V_loa_22, i32 %dog_pyr_4_val_V_loa_21, i3 %tmp_1502)" [./sift.h:270]   --->   Operation 236 'mux' 'tmp_399' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%p_Val2_227 = shl i32 %tmp_399, 1" [./sift.h:247]   --->   Operation 237 'shl' 'p_Val2_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_112 = add i32 %p_Val2_130, %p_Val2_s" [./sift.h:248]   --->   Operation 238 'add' 'p_Val2_112' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%H_0_0_V = sub i32 %p_Val2_112, %p_Val2_227" [./sift.h:248]   --->   Operation 239 'sub' 'H_0_0_V' <Predicate = true> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_s_221 = add i32 %p_Val2_147, %p_Val2_141" [./sift.h:249]   --->   Operation 240 'add' 'p_Val2_s_221' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 241 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%H_1_1_V = sub i32 %p_Val2_s_221, %p_Val2_227" [./sift.h:249]   --->   Operation 241 'sub' 'H_1_1_V' <Predicate = true> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_113 = add i32 %p_Val2_149, %p_Val2_148" [./sift.h:250]   --->   Operation 242 'add' 'p_Val2_113' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%H_2_2_V = sub i32 %p_Val2_113, %p_Val2_227" [./sift.h:250]   --->   Operation 243 'sub' 'H_2_2_V' <Predicate = true> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 244 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_22 = load i32* %dog_pyr_0_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 244 'load' 'dog_pyr_0_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 245 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_23 = load i32* %dog_pyr_1_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 245 'load' 'dog_pyr_1_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 246 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_23 = load i32* %dog_pyr_2_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 246 'load' 'dog_pyr_2_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 247 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_23 = load i32* %dog_pyr_3_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 247 'load' 'dog_pyr_3_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 248 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_22 = load i32* %dog_pyr_4_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 248 'load' 'dog_pyr_4_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 249 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_23 = load i32* %dog_pyr_0_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 249 'load' 'dog_pyr_0_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 250 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_24 = load i32* %dog_pyr_1_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 250 'load' 'dog_pyr_1_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 251 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_24 = load i32* %dog_pyr_2_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 251 'load' 'dog_pyr_2_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 252 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_24 = load i32* %dog_pyr_3_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 252 'load' 'dog_pyr_3_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 253 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_23 = load i32* %dog_pyr_4_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 253 'load' 'dog_pyr_4_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_735 = sext i32 %p_Val2_159 to i33" [./sift.h:253]   --->   Operation 254 'sext' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (1.05ns)   --->   "%p_Val2_160 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_20, i32 %dog_pyr_1_val_V_loa_21, i32 %dog_pyr_2_val_V_loa_21, i32 %dog_pyr_3_val_V_loa_21, i32 %dog_pyr_4_val_V_loa_20, i3 %tmp_1221_t)" [./sift.h:245]   --->   Operation 255 'mux' 'p_Val2_160' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_738 = sext i32 %p_Val2_160 to i33" [./sift.h:253]   --->   Operation 256 'sext' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (1.57ns)   --->   "%p_Val2_118 = sub nsw i33 %tmp_735, %tmp_738" [./sift.h:253]   --->   Operation 257 'sub' 'p_Val2_118' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_739 = sext i33 %p_Val2_118 to i34" [./sift.h:253]   --->   Operation 258 'sext' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_740 = sext i32 %p_Val2_161 to i34" [./sift.h:253]   --->   Operation 259 'sext' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_119 = sub nsw i34 %tmp_739, %tmp_740" [./sift.h:253]   --->   Operation 260 'sub' 'p_Val2_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/1] (1.05ns)   --->   "%p_Val2_162 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_20, i32 %dog_pyr_1_val_V_loa_21, i32 %dog_pyr_2_val_V_loa_21, i32 %dog_pyr_3_val_V_loa_21, i32 %dog_pyr_4_val_V_loa_20, i3 %tmp_1219_t)" [./sift.h:245]   --->   Operation 261 'mux' 'p_Val2_162' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_875_cast = sext i32 %p_Val2_162 to i34" [./sift.h:253]   --->   Operation 262 'sext' 'tmp_875_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (2.13ns) (root node of TernaryAdder)   --->   "%r_V_17 = add i34 %tmp_875_cast, %p_Val2_119" [./sift.h:253]   --->   Operation 263 'add' 'r_V_17' <Predicate = true> <Delay = 2.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%H_1_2_V = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %r_V_17, i32 2, i32 33)" [./sift.h:253]   --->   Operation 264 'partselect' 'H_1_2_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.63>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_292_cast = sext i18 %tmp_292 to i64" [./sift.h:245]   --->   Operation 265 'sext' 'tmp_292_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_21 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_292_cast" [./sift.h:245]   --->   Operation 266 'getelementptr' 'dog_pyr_0_val_V_add_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_293_cast = sext i18 %tmp_293 to i64" [./sift.h:245]   --->   Operation 267 'sext' 'tmp_293_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_22 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_293_cast" [./sift.h:245]   --->   Operation 268 'getelementptr' 'dog_pyr_0_val_V_add_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_21 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_292_cast" [./sift.h:245]   --->   Operation 269 'getelementptr' 'dog_pyr_1_val_V_add_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_22 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_293_cast" [./sift.h:245]   --->   Operation 270 'getelementptr' 'dog_pyr_1_val_V_add_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_21 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_292_cast" [./sift.h:245]   --->   Operation 271 'getelementptr' 'dog_pyr_2_val_V_add_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_22 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_293_cast" [./sift.h:245]   --->   Operation 272 'getelementptr' 'dog_pyr_2_val_V_add_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_21 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_292_cast" [./sift.h:245]   --->   Operation 273 'getelementptr' 'dog_pyr_3_val_V_add_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_22 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_293_cast" [./sift.h:245]   --->   Operation 274 'getelementptr' 'dog_pyr_3_val_V_add_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_21 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_292_cast" [./sift.h:245]   --->   Operation 275 'getelementptr' 'dog_pyr_4_val_V_add_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_22 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_293_cast" [./sift.h:245]   --->   Operation 276 'getelementptr' 'dog_pyr_4_val_V_add_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_22 = load i32* %dog_pyr_0_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 277 'load' 'dog_pyr_0_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 278 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_23 = load i32* %dog_pyr_1_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 278 'load' 'dog_pyr_1_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 279 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_23 = load i32* %dog_pyr_2_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 279 'load' 'dog_pyr_2_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 280 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_23 = load i32* %dog_pyr_3_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 280 'load' 'dog_pyr_3_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 281 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_22 = load i32* %dog_pyr_4_val_V_add_18, align 4" [./sift.h:245]   --->   Operation 281 'load' 'dog_pyr_4_val_V_loa_22' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 282 [1/1] (1.05ns)   --->   "%p_Val2_150 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_22, i32 %dog_pyr_1_val_V_loa_23, i32 %dog_pyr_2_val_V_loa_23, i32 %dog_pyr_3_val_V_loa_23, i32 %dog_pyr_4_val_V_loa_22, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 282 'mux' 'p_Val2_150' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_725 = sext i32 %p_Val2_150 to i33" [./sift.h:251]   --->   Operation 283 'sext' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_23 = load i32* %dog_pyr_0_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 284 'load' 'dog_pyr_0_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 285 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_24 = load i32* %dog_pyr_1_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 285 'load' 'dog_pyr_1_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 286 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_24 = load i32* %dog_pyr_2_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 286 'load' 'dog_pyr_2_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 287 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_24 = load i32* %dog_pyr_3_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 287 'load' 'dog_pyr_3_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 288 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_23 = load i32* %dog_pyr_4_val_V_add_19, align 4" [./sift.h:245]   --->   Operation 288 'load' 'dog_pyr_4_val_V_loa_23' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 289 [1/1] (1.05ns)   --->   "%p_Val2_151 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_23, i32 %dog_pyr_1_val_V_loa_24, i32 %dog_pyr_2_val_V_loa_24, i32 %dog_pyr_3_val_V_loa_24, i32 %dog_pyr_4_val_V_loa_23, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 289 'mux' 'p_Val2_151' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_726 = sext i32 %p_Val2_151 to i33" [./sift.h:251]   --->   Operation 290 'sext' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (1.57ns)   --->   "%p_Val2_114 = sub nsw i33 %tmp_725, %tmp_726" [./sift.h:251]   --->   Operation 291 'sub' 'p_Val2_114' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_24 = load i32* %dog_pyr_0_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 292 'load' 'dog_pyr_0_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 293 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_25 = load i32* %dog_pyr_1_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 293 'load' 'dog_pyr_1_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 294 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_25 = load i32* %dog_pyr_2_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 294 'load' 'dog_pyr_2_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 295 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_25 = load i32* %dog_pyr_3_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 295 'load' 'dog_pyr_3_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 296 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_24 = load i32* %dog_pyr_4_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 296 'load' 'dog_pyr_4_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 297 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_25 = load i32* %dog_pyr_0_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 297 'load' 'dog_pyr_0_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 298 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_26 = load i32* %dog_pyr_1_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 298 'load' 'dog_pyr_1_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 299 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_26 = load i32* %dog_pyr_2_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 299 'load' 'dog_pyr_2_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 300 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_26 = load i32* %dog_pyr_3_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 300 'load' 'dog_pyr_3_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 301 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_25 = load i32* %dog_pyr_4_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 301 'load' 'dog_pyr_4_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 7 <SV = 6> <Delay = 6.19>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%p_Val2_224_load = load i32* %p_Val2_224" [./sift.h:257]   --->   Operation 302 'load' 'p_Val2_224_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%p_Val2_225_load = load i32* %p_Val2_225" [./sift.h:257]   --->   Operation 303 'load' 'p_Val2_225_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%p_Val2_226_load = load i32* %p_Val2_226" [./sift.h:257]   --->   Operation 304 'load' 'p_Val2_226_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_727 = sext i33 %p_Val2_114 to i34" [./sift.h:251]   --->   Operation 305 'sext' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_24 = load i32* %dog_pyr_0_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 306 'load' 'dog_pyr_0_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 307 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_25 = load i32* %dog_pyr_1_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 307 'load' 'dog_pyr_1_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 308 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_25 = load i32* %dog_pyr_2_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 308 'load' 'dog_pyr_2_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 309 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_25 = load i32* %dog_pyr_3_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 309 'load' 'dog_pyr_3_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 310 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_24 = load i32* %dog_pyr_4_val_V_add_21, align 4" [./sift.h:245]   --->   Operation 310 'load' 'dog_pyr_4_val_V_loa_24' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 311 [1/1] (1.05ns)   --->   "%p_Val2_153 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_24, i32 %dog_pyr_1_val_V_loa_25, i32 %dog_pyr_2_val_V_loa_25, i32 %dog_pyr_3_val_V_loa_25, i32 %dog_pyr_4_val_V_loa_24, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 311 'mux' 'p_Val2_153' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_729 = sext i32 %p_Val2_153 to i34" [./sift.h:251]   --->   Operation 312 'sext' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_115 = sub nsw i34 %tmp_727, %tmp_729" [./sift.h:251]   --->   Operation 313 'sub' 'p_Val2_115' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 314 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_25 = load i32* %dog_pyr_0_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 314 'load' 'dog_pyr_0_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 315 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_26 = load i32* %dog_pyr_1_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 315 'load' 'dog_pyr_1_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 316 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_26 = load i32* %dog_pyr_2_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 316 'load' 'dog_pyr_2_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 317 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_26 = load i32* %dog_pyr_3_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 317 'load' 'dog_pyr_3_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 318 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_25 = load i32* %dog_pyr_4_val_V_add_22, align 4" [./sift.h:245]   --->   Operation 318 'load' 'dog_pyr_4_val_V_loa_25' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 319 [1/1] (1.05ns)   --->   "%p_Val2_154 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_25, i32 %dog_pyr_1_val_V_loa_26, i32 %dog_pyr_2_val_V_loa_26, i32 %dog_pyr_3_val_V_loa_26, i32 %dog_pyr_4_val_V_loa_25, i3 %tmp_1502)" [./sift.h:245]   --->   Operation 319 'mux' 'p_Val2_154' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_863_cast = sext i32 %p_Val2_154 to i34" [./sift.h:251]   --->   Operation 320 'sext' 'tmp_863_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (2.13ns) (root node of TernaryAdder)   --->   "%r_V_15 = add i34 %tmp_863_cast, %p_Val2_115" [./sift.h:251]   --->   Operation 321 'add' 'r_V_15' <Predicate = true> <Delay = 2.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%H_0_1_V = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %r_V_15, i32 2, i32 33)" [./sift.h:251]   --->   Operation 322 'partselect' 'H_0_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [2/2] (1.00ns)   --->   "%call_ret = call fastcc { i1, i32, i32, i32 } @"solve<ap_fixed >"(i32 %H_0_0_V, i32 %H_0_1_V, i32 %H_0_2_V, i32 %H_1_1_V, i32 %H_1_2_V, i32 %H_2_2_V, i32 %dD_0_V, i32 %dD_1_V, i32 %dD_2_V, i32 %p_Val2_226_load, i32 %p_Val2_225_load, i32 %p_Val2_224_load)" [./sift.h:257]   --->   Operation 323 'call' 'call_ret' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.45>
ST_8 : Operation 324 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i1, i32, i32, i32 } @"solve<ap_fixed >"(i32 %H_0_0_V, i32 %H_0_1_V, i32 %H_0_2_V, i32 %H_1_1_V, i32 %H_1_2_V, i32 %H_2_2_V, i32 %dD_0_V, i32 %dD_1_V, i32 %dD_2_V, i32 %p_Val2_226_load, i32 %p_Val2_225_load, i32 %p_Val2_224_load)" [./sift.h:257]   --->   Operation 324 'call' 'call_ret' <Predicate = (tmp_711)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_690 = extractvalue { i1, i32, i32, i32 } %call_ret, 0" [./sift.h:257]   --->   Operation 325 'extractvalue' 'tmp_690' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%X_0_V = extractvalue { i1, i32, i32, i32 } %call_ret, 1" [./sift.h:257]   --->   Operation 326 'extractvalue' 'X_0_V' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%X_1_V = extractvalue { i1, i32, i32, i32 } %call_ret, 2" [./sift.h:257]   --->   Operation 327 'extractvalue' 'X_1_V' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%X_2_V = extractvalue { i1, i32, i32, i32 } %call_ret, 3" [./sift.h:257]   --->   Operation 328 'extractvalue' 'X_2_V' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "store i32 %X_0_V, i32* %p_Val2_226" [./sift.h:257]   --->   Operation 329 'store' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "store i32 %X_1_V, i32* %p_Val2_225" [./sift.h:257]   --->   Operation 330 'store' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "store i32 %X_2_V, i32* %p_Val2_224" [./sift.h:257]   --->   Operation 331 'store' <Predicate = (tmp_711)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.97ns)   --->   "br i1 %tmp_690, label %ap_fixed_base.1.exit45, label %.loopexit1046.loopexit" [./sift.h:257]   --->   Operation 332 'br' <Predicate = (tmp_711)> <Delay = 0.97>
ST_8 : Operation 333 [1/1] (1.57ns)   --->   "%p_Val2_120 = sub i32 0, %X_0_V" [./sift.h:260]   --->   Operation 333 'sub' 'p_Val2_120' <Predicate = (tmp_711 & tmp_690)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (1.57ns)   --->   "%p_Val2_121 = sub i32 0, %X_1_V" [./sift.h:261]   --->   Operation 334 'sub' 'p_Val2_121' <Predicate = (tmp_711 & tmp_690)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (1.57ns)   --->   "%p_Val2_122 = sub i32 0, %X_2_V" [./sift.h:262]   --->   Operation 335 'sub' 'p_Val2_122' <Predicate = (tmp_711 & tmp_690)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%p_Result_317 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %X_2_V, i32 31, i1 false)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 336 'bitset' 'p_Result_317' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%is_neg_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_122, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 337 'bitselect' 'is_neg_12' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_1511 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Result_317, i32 15, i32 31)" [./sift.h:263]   --->   Operation 338 'partselect' 'tmp_1511' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_1512 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_122, i32 15, i32 31)" [./sift.h:263]   --->   Operation 339 'partselect' 'tmp_1512' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_1513 = select i1 %is_neg_12, i17 %tmp_1511, i17 %tmp_1512" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 340 'select' 'tmp_1513' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 341 [1/1] (1.25ns) (out node of the LUT)   --->   "%icmp = icmp slt i17 %tmp_1513, 1" [./sift.h:263]   --->   Operation 341 'icmp' 'icmp' <Predicate = (tmp_711 & tmp_690)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %icmp, label %ap_fixed_base.1.exit35, label %._crit_edge_ifconv" [./sift.h:263]   --->   Operation 342 'br' <Predicate = (tmp_711 & tmp_690)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node icmp15)   --->   "%p_Result_318 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %X_1_V, i32 31, i1 false)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 343 'bitset' 'p_Result_318' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node icmp15)   --->   "%tmp_1515 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_121, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 344 'bitselect' 'tmp_1515' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node icmp15)   --->   "%tmp_1516 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Result_318, i32 15, i32 31)" [./sift.h:263]   --->   Operation 345 'partselect' 'tmp_1516' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp15)   --->   "%tmp_1517 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_121, i32 15, i32 31)" [./sift.h:263]   --->   Operation 346 'partselect' 'tmp_1517' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node icmp15)   --->   "%tmp_1518 = select i1 %tmp_1515, i17 %tmp_1516, i17 %tmp_1517" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 347 'select' 'tmp_1518' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 348 [1/1] (1.25ns) (out node of the LUT)   --->   "%icmp15 = icmp slt i17 %tmp_1518, 1" [./sift.h:263]   --->   Operation 348 'icmp' 'icmp15' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "br i1 %icmp15, label %ap_fixed_base.1.exit, label %._crit_edge_ifconv" [./sift.h:263]   --->   Operation 349 'br' <Predicate = (tmp_711 & tmp_690 & icmp)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node icmp18)   --->   "%p_Result_319 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %X_0_V, i32 31, i1 false)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 350 'bitset' 'p_Result_319' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node icmp18)   --->   "%tmp_1520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_120, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 351 'bitselect' 'tmp_1520' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node icmp18)   --->   "%tmp_1521 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Result_319, i32 15, i32 31)" [./sift.h:263]   --->   Operation 352 'partselect' 'tmp_1521' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node icmp18)   --->   "%tmp_1522 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_120, i32 15, i32 31)" [./sift.h:263]   --->   Operation 353 'partselect' 'tmp_1522' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node icmp18)   --->   "%tmp_1523 = select i1 %tmp_1520, i17 %tmp_1521, i17 %tmp_1522" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 354 'select' 'tmp_1523' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (1.25ns) (out node of the LUT)   --->   "%icmp18 = icmp slt i17 %tmp_1523, 1" [./sift.h:263]   --->   Operation 355 'icmp' 'icmp18' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [1/1] (0.97ns)   --->   "br i1 %icmp18, label %.loopexit, label %._crit_edge_ifconv" [./sift.h:263]   --->   Operation 356 'br' <Predicate = (tmp_711 & tmp_690 & icmp & icmp15)> <Delay = 0.97>
ST_8 : Operation 357 [1/1] (1.31ns)   --->   "%tmp_741 = icmp eq i32 %X_0_V, 0" [./sift.h:269]   --->   Operation 357 'icmp' 'tmp_741' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_120, i32 31)" [./sift.h:269]   --->   Operation 358 'bitselect' 'is_neg' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.45ns)   --->   "%tmp_V = select i1 %is_neg, i32 %X_0_V, i32 %p_Val2_120" [./sift.h:269]   --->   Operation 359 'select' 'tmp_V' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_320 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V, i32 31, i32 0)" [./sift.h:269]   --->   Operation 360 'partselect' 'p_Result_320' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_320, i1 true) nounwind" [./sift.h:269]   --->   Operation 361 'cttz' 'num_zeros' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 362 [1/1] (1.79ns)   --->   "%tmp32_V_87 = shl i32 %tmp_V, %num_zeros" [./sift.h:269]   --->   Operation 362 'shl' 'tmp32_V_87' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_1525 = trunc i32 %num_zeros to i8" [./sift.h:269]   --->   Operation 363 'trunc' 'tmp_1525' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (1.31ns)   --->   "%tmp_744 = icmp eq i32 %X_1_V, 0" [./sift.h:270]   --->   Operation 364 'icmp' 'tmp_744' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%is_neg_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_121, i32 31)" [./sift.h:270]   --->   Operation 365 'bitselect' 'is_neg_11' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.45ns)   --->   "%tmp_V_2 = select i1 %is_neg_11, i32 %X_1_V, i32 %p_Val2_121" [./sift.h:270]   --->   Operation 366 'select' 'tmp_V_2' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_325 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_2, i32 31, i32 0)" [./sift.h:270]   --->   Operation 367 'partselect' 'p_Result_325' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (1.62ns)   --->   "%num_zeros_11 = call i32 @llvm.cttz.i32(i32 %p_Result_325, i1 true) nounwind" [./sift.h:270]   --->   Operation 368 'cttz' 'num_zeros_11' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 369 [1/1] (1.79ns)   --->   "%tmp32_V_91 = shl i32 %tmp_V_2, %num_zeros_11" [./sift.h:270]   --->   Operation 369 'shl' 'tmp32_V_91' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_1533 = trunc i32 %num_zeros_11 to i8" [./sift.h:270]   --->   Operation 370 'trunc' 'tmp_1533' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (1.31ns)   --->   "%tmp_747 = icmp eq i32 %X_2_V, 0" [./sift.h:271]   --->   Operation 371 'icmp' 'tmp_747' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.45ns)   --->   "%tmp_V_3 = select i1 %is_neg_12, i32 %X_2_V, i32 %p_Val2_122" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:263]   --->   Operation 372 'select' 'tmp_V_3' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%p_Result_330 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_3, i32 31, i32 0)" [./sift.h:271]   --->   Operation 373 'partselect' 'p_Result_330' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 374 [1/1] (1.62ns)   --->   "%num_zeros_12 = call i32 @llvm.cttz.i32(i32 %p_Result_330, i1 true) nounwind" [./sift.h:271]   --->   Operation 374 'cttz' 'num_zeros_12' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (1.79ns)   --->   "%tmp32_V_95 = shl i32 %tmp_V_3, %num_zeros_12" [./sift.h:271]   --->   Operation 375 'shl' 'tmp32_V_95' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_1540 = trunc i32 %num_zeros_12 to i8" [./sift.h:271]   --->   Operation 376 'trunc' 'tmp_1540' <Predicate = (tmp_711 & tmp_690 & !icmp) | (tmp_711 & tmp_690 & !icmp15) | (tmp_711 & tmp_690 & !icmp18)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%p_Val2_123 = phi i32 [ %p_Val2_122, %ap_fixed_base.1.exit ], [ %tmp_708, %0 ]"   --->   Operation 377 'phi' 'p_Val2_123' <Predicate = (!tmp_711) | (tmp_690 & icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%p_Val2_124 = phi i32 [ %p_Val2_121, %ap_fixed_base.1.exit ], [ %tmp_709, %0 ]"   --->   Operation 378 'phi' 'p_Val2_124' <Predicate = (!tmp_711) | (tmp_690 & icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%p_Val2_125 = phi i32 [ %p_Val2_120, %ap_fixed_base.1.exit ], [ %tmp_710, %0 ]"   --->   Operation 379 'phi' 'p_Val2_125' <Predicate = (!tmp_711) | (tmp_690 & icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.63ns)   --->   "%tmp_751 = icmp ugt i3 %i, -4" [./sift.h:280]   --->   Operation 380 'icmp' 'tmp_751' <Predicate = (!tmp_711) | (tmp_690 & icmp & icmp15 & icmp18)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.97ns)   --->   "br i1 %tmp_751, label %.loopexit1046, label %4" [./sift.h:280]   --->   Operation 381 'br' <Predicate = (!tmp_711) | (tmp_690 & icmp & icmp15 & icmp18)> <Delay = 0.97>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_1549 = trunc i32 %p_Val2_128 to i18" [./sift.h:288]   --->   Operation 382 'trunc' 'tmp_1549' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (1.28ns)   --->   "%tmp_1550 = add i18 1, %tmp_1549" [./sift.h:288]   --->   Operation 383 'add' 'tmp_1550' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_1551 = trunc i32 %p_Val2_132 to i10" [./sift.h:270]   --->   Operation 384 'trunc' 'tmp_1551' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_308_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1551, i8 0)" [./sift.h:270]   --->   Operation 385 'bitconcatenate' 'tmp_308_cast' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (1.28ns)   --->   "%tmp_309 = add i18 %tmp_308_cast, %tmp_1550" [./sift.h:270]   --->   Operation 386 'add' 'tmp_309' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_309_cast = sext i18 %tmp_309 to i64" [./sift.h:270]   --->   Operation 387 'sext' 'tmp_309_cast' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_23 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_309_cast" [./sift.h:270]   --->   Operation 388 'getelementptr' 'dog_pyr_0_val_V_add_23' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_23 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_309_cast" [./sift.h:270]   --->   Operation 389 'getelementptr' 'dog_pyr_1_val_V_add_23' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_23 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_309_cast" [./sift.h:270]   --->   Operation 390 'getelementptr' 'dog_pyr_2_val_V_add_23' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_23 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_309_cast" [./sift.h:270]   --->   Operation 391 'getelementptr' 'dog_pyr_3_val_V_add_23' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_23 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_309_cast" [./sift.h:270]   --->   Operation 392 'getelementptr' 'dog_pyr_4_val_V_add_23' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 0.00>
ST_8 : Operation 393 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_26 = load i32* %dog_pyr_0_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 393 'load' 'dog_pyr_0_val_V_loa_26' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 394 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_27 = load i32* %dog_pyr_1_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 394 'load' 'dog_pyr_1_val_V_loa_27' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 395 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_27 = load i32* %dog_pyr_2_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 395 'load' 'dog_pyr_2_val_V_loa_27' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 396 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_27 = load i32* %dog_pyr_3_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 396 'load' 'dog_pyr_3_val_V_loa_27' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 397 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_26 = load i32* %dog_pyr_4_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 397 'load' 'dog_pyr_4_val_V_loa_26' <Predicate = (!tmp_711 & !tmp_751) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 398 [2/2] (8.28ns)   --->   "%f_27 = uitofp i32 %tmp32_V_87 to float" [./sift.h:269]   --->   Operation 398 'uitofp' 'f_27' <Predicate = (!tmp_741)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 399 [2/2] (8.28ns)   --->   "%f_28 = uitofp i32 %tmp32_V_91 to float" [./sift.h:270]   --->   Operation 399 'uitofp' 'f_28' <Predicate = (!tmp_744)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 400 [2/2] (8.28ns)   --->   "%f_30 = uitofp i32 %tmp32_V_95 to float" [./sift.h:271]   --->   Operation 400 'uitofp' 'f_30' <Predicate = (!tmp_747)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.28>
ST_10 : Operation 401 [1/2] (8.28ns)   --->   "%f_27 = uitofp i32 %tmp32_V_87 to float" [./sift.h:269]   --->   Operation 401 'uitofp' 'f_27' <Predicate = (!tmp_741)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_27 to i32" [./sift.h:269]   --->   Operation 402 'bitcast' 'tmp32_V' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./sift.h:269]   --->   Operation 403 'partselect' 'p_Result_s' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_10 : Operation 404 [1/2] (8.28ns)   --->   "%f_28 = uitofp i32 %tmp32_V_91 to float" [./sift.h:270]   --->   Operation 404 'uitofp' 'f_28' <Predicate = (!tmp_744)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%tmp32_V_116 = bitcast float %f_28 to i32" [./sift.h:270]   --->   Operation 405 'bitcast' 'tmp32_V_116' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_116, i32 23, i32 30)" [./sift.h:270]   --->   Operation 406 'partselect' 'p_Result_72' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_10 : Operation 407 [1/2] (8.28ns)   --->   "%f_30 = uitofp i32 %tmp32_V_95 to float" [./sift.h:271]   --->   Operation 407 'uitofp' 'f_30' <Predicate = (!tmp_747)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%tmp32_V_117 = bitcast float %f_30 to i32" [./sift.h:271]   --->   Operation 408 'bitcast' 'tmp32_V_117' <Predicate = (!tmp_747)> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%p_Result_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_117, i32 23, i32 30)" [./sift.h:271]   --->   Operation 409 'partselect' 'p_Result_77' <Predicate = (!tmp_747)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.25>
ST_11 : Operation 410 [1/1] (0.98ns)   --->   "%tmp_742 = icmp ne i8 %p_Result_s, -98" [./sift.h:269]   --->   Operation 410 'icmp' 'tmp_742' <Predicate = (!tmp_741)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_692 = sub i8 -114, %tmp_1525" [./sift.h:269]   --->   Operation 411 'sub' 'tmp_692' <Predicate = (!tmp_741)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_693 = zext i1 %tmp_742 to i8" [./sift.h:269]   --->   Operation 412 'zext' 'tmp_693' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_86_trunc = add i8 %tmp_692, %tmp_693" [./sift.h:269]   --->   Operation 413 'add' 'p_Repl2_86_trunc' <Predicate = (!tmp_741)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_694 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_86_trunc)" [./sift.h:269]   --->   Operation 414 'bitconcatenate' 'tmp_694' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%p_Result_321 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_694, i32 23, i32 31)" [./sift.h:269]   --->   Operation 415 'partset' 'p_Result_321' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_321 to float" [./sift.h:269]   --->   Operation 416 'bitcast' 'f' <Predicate = (!tmp_741)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.45ns)   --->   "%x_assign = select i1 %tmp_741, float 0.000000e+00, float %f" [./sift.h:269]   --->   Operation 417 'select' 'x_assign' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%t_V_41 = bitcast float %x_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 418 'bitcast' 't_V_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_41, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 419 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.98ns)   --->   "%tmp_i_i = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 420 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (0.98ns)   --->   "%tmp_1685_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 421 'icmp' 'tmp_1685_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_41, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 422 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_1686_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 423 'zext' 'tmp_1686_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%mask_table1687_addr = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 424 'getelementptr' 'mask_table1687_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1687_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 425 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%one_half_table2683_a = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 426 'getelementptr' 'one_half_table2683_a' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2683_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 427 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_11 : Operation 428 [1/1] (0.98ns)   --->   "%tmp_745 = icmp ne i8 %p_Result_72, -98" [./sift.h:270]   --->   Operation 428 'icmp' 'tmp_745' <Predicate = (!tmp_744)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_717 = sub i8 -114, %tmp_1533" [./sift.h:270]   --->   Operation 429 'sub' 'tmp_717' <Predicate = (!tmp_744)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_718 = zext i1 %tmp_745 to i8" [./sift.h:270]   --->   Operation 430 'zext' 'tmp_718' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_89_trunc = add i8 %tmp_717, %tmp_718" [./sift.h:270]   --->   Operation 431 'add' 'p_Repl2_89_trunc' <Predicate = (!tmp_744)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_719 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_11, i8 %p_Repl2_89_trunc)" [./sift.h:270]   --->   Operation 432 'bitconcatenate' 'tmp_719' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%p_Result_326 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_116, i9 %tmp_719, i32 23, i32 31)" [./sift.h:270]   --->   Operation 433 'partset' 'p_Result_326' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%f_29 = bitcast i32 %p_Result_326 to float" [./sift.h:270]   --->   Operation 434 'bitcast' 'f_29' <Predicate = (!tmp_744)> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.45ns)   --->   "%x_assign_72 = select i1 %tmp_744, float 0.000000e+00, float %f_29" [./sift.h:270]   --->   Operation 435 'select' 'x_assign_72' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%t_V_45 = bitcast float %x_assign_72 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 436 'bitcast' 't_V_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%loc_V_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_45, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 437 'partselect' 'loc_V_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.98ns)   --->   "%tmp_i_i1 = icmp ult i8 %loc_V_33, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 438 'icmp' 'tmp_i_i1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 439 [1/1] (0.98ns)   --->   "%tmp_1685_i_i1 = icmp ugt i8 %loc_V_33, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 439 'icmp' 'tmp_1685_i_i1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%index_V_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_45, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 440 'partselect' 'index_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_1686_i_i1 = zext i5 %index_V_3 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 441 'zext' 'tmp_1686_i_i1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%mask_table1687_addr_1 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 442 'getelementptr' 'mask_table1687_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [2/2] (1.99ns)   --->   "%mask_1 = load i23* %mask_table1687_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 443 'load' 'mask_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%one_half_table2683_a_1 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 444 'getelementptr' 'one_half_table2683_a_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [2/2] (1.99ns)   --->   "%one_half_1 = load i24* %one_half_table2683_a_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 445 'load' 'one_half_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_11 : Operation 446 [1/1] (0.98ns)   --->   "%tmp_748 = icmp ne i8 %p_Result_77, -98" [./sift.h:271]   --->   Operation 446 'icmp' 'tmp_748' <Predicate = (!tmp_747)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_722 = sub i8 -114, %tmp_1540" [./sift.h:271]   --->   Operation 447 'sub' 'tmp_722' <Predicate = (!tmp_747)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_723 = zext i1 %tmp_748 to i8" [./sift.h:271]   --->   Operation 448 'zext' 'tmp_723' <Predicate = (!tmp_747)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_92_trunc = add i8 %tmp_722, %tmp_723" [./sift.h:271]   --->   Operation 449 'add' 'p_Repl2_92_trunc' <Predicate = (!tmp_747)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_724 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_12, i8 %p_Repl2_92_trunc)" [./sift.h:271]   --->   Operation 450 'bitconcatenate' 'tmp_724' <Predicate = (!tmp_747)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_331 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_117, i9 %tmp_724, i32 23, i32 31)" [./sift.h:271]   --->   Operation 451 'partset' 'p_Result_331' <Predicate = (!tmp_747)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%f_31 = bitcast i32 %p_Result_331 to float" [./sift.h:271]   --->   Operation 452 'bitcast' 'f_31' <Predicate = (!tmp_747)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.45ns)   --->   "%x_assign_74 = select i1 %tmp_747, float 0.000000e+00, float %f_31" [./sift.h:271]   --->   Operation 453 'select' 'x_assign_74' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%t_V_49 = bitcast float %x_assign_74 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 454 'bitcast' 't_V_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%loc_V_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_49, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 455 'partselect' 'loc_V_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.98ns)   --->   "%tmp_i_i2 = icmp ult i8 %loc_V_37, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 456 'icmp' 'tmp_i_i2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (0.98ns)   --->   "%tmp_1685_i_i2 = icmp ugt i8 %loc_V_37, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 457 'icmp' 'tmp_1685_i_i2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%index_V_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_49, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 458 'partselect' 'index_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_1686_i_i2 = zext i5 %index_V_4 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 459 'zext' 'tmp_1686_i_i2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%mask_table1687_addr_2 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 460 'getelementptr' 'mask_table1687_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [2/2] (1.99ns)   --->   "%mask_2 = load i23* %mask_table1687_addr_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 461 'load' 'mask_2' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%one_half_table2683_a_2 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 462 'getelementptr' 'one_half_table2683_a_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [2/2] (1.99ns)   --->   "%one_half_2 = load i24* %one_half_table2683_a_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 463 'load' 'one_half_2' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 12 <SV = 11> <Delay = 4.55>
ST_12 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_s_222 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_41, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 464 'bitselect' 'p_Result_s_222' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_322 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_222, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 465 'bitconcatenate' 'p_Result_322' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 466 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1687_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 466 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 467 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2683_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 467 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%one_half_i_cast_i = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 468 'zext' 'one_half_i_cast_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (1.57ns)   --->   "%p_Val2_163 = add i32 %t_V_41, %one_half_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 469 'add' 'p_Val2_163' <Predicate = (!tmp_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%loc_V_30 = trunc i32 %p_Val2_163 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 470 'trunc' 'loc_V_30' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%tmp_1688_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 471 'xor' 'tmp_1688_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%xs_sig_V = and i23 %loc_V_30, %tmp_1688_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 472 'and' 'xs_sig_V' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%tmp_412 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_163, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 473 'partselect' 'tmp_412' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_323 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_412, i23 %xs_sig_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 474 'bitconcatenate' 'p_Result_323' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%sel_tmp_v_i = select i1 %tmp_i_i, i32 %p_Result_322, i32 %p_Result_323" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 475 'select' 'sel_tmp_v_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 476 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i = bitcast i32 %sel_tmp_v_i to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 476 'bitcast' 'sel_tmp_i' <Predicate = true> <Delay = 0.51>
ST_12 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp1_i = xor i1 %tmp_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 477 'xor' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp2_i = and i1 %tmp_1685_i_i, %sel_tmp1_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 478 'and' 'sel_tmp2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_s = select i1 %sel_tmp2_i, float %x_assign, float %sel_tmp_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269]   --->   Operation 479 'select' 'x_assign_s' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_264 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_45, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 480 'bitselect' 'p_Result_264' <Predicate = (tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_327 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_264, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 481 'bitconcatenate' 'p_Result_327' <Predicate = (tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 482 [1/2] (1.99ns)   --->   "%mask_1 = load i23* %mask_table1687_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 482 'load' 'mask_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 483 [1/2] (1.99ns)   --->   "%one_half_1 = load i24* %one_half_table2683_a_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 483 'load' 'one_half_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%one_half_i_cast_i1 = zext i24 %one_half_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 484 'zext' 'one_half_i_cast_i1' <Predicate = (!tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (1.57ns)   --->   "%p_Val2_165 = add i32 %t_V_45, %one_half_i_cast_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 485 'add' 'p_Val2_165' <Predicate = (!tmp_i_i1)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%loc_V_34 = trunc i32 %p_Val2_165 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 486 'trunc' 'loc_V_34' <Predicate = (!tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%tmp_1688_i_i1 = xor i23 %mask_1, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 487 'xor' 'tmp_1688_i_i1' <Predicate = (!tmp_i_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%xs_sig_V_1 = and i23 %loc_V_34, %tmp_1688_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 488 'and' 'xs_sig_V_1' <Predicate = (!tmp_i_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%tmp_413 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_165, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 489 'partselect' 'tmp_413' <Predicate = (!tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_328 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_413, i23 %xs_sig_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 490 'bitconcatenate' 'p_Result_328' <Predicate = (!tmp_i_i1)> <Delay = 0.00>
ST_12 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%sel_tmp_v_i1 = select i1 %tmp_i_i1, i32 %p_Result_327, i32 %p_Result_328" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 491 'select' 'sel_tmp_v_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 492 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i1 = bitcast i32 %sel_tmp_v_i1 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 492 'bitcast' 'sel_tmp_i1' <Predicate = true> <Delay = 0.51>
ST_12 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node x_assign_73)   --->   "%sel_tmp1_i1 = xor i1 %tmp_i_i1, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 493 'xor' 'sel_tmp1_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node x_assign_73)   --->   "%sel_tmp2_i1 = and i1 %tmp_1685_i_i1, %sel_tmp1_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 494 'and' 'sel_tmp2_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_73 = select i1 %sel_tmp2_i1, float %x_assign_72, float %sel_tmp_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:270]   --->   Operation 495 'select' 'x_assign_73' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_278 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_49, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 496 'bitselect' 'p_Result_278' <Predicate = (tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_332 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_278, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 497 'bitconcatenate' 'p_Result_332' <Predicate = (tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 498 [1/2] (1.99ns)   --->   "%mask_2 = load i23* %mask_table1687_addr_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 498 'load' 'mask_2' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 499 [1/2] (1.99ns)   --->   "%one_half_2 = load i24* %one_half_table2683_a_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 499 'load' 'one_half_2' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%one_half_i_cast_i2 = zext i24 %one_half_2 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 500 'zext' 'one_half_i_cast_i2' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (1.57ns)   --->   "%p_Val2_167 = add i32 %t_V_49, %one_half_i_cast_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 501 'add' 'p_Val2_167' <Predicate = (!tmp_i_i2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%loc_V_38 = trunc i32 %p_Val2_167 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 502 'trunc' 'loc_V_38' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%tmp_1688_i_i2 = xor i23 %mask_2, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 503 'xor' 'tmp_1688_i_i2' <Predicate = (!tmp_i_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%xs_sig_V_2 = and i23 %loc_V_38, %tmp_1688_i_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 504 'and' 'xs_sig_V_2' <Predicate = (!tmp_i_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%tmp_414 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_167, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 505 'partselect' 'tmp_414' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_333 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_414, i23 %xs_sig_V_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 506 'bitconcatenate' 'p_Result_333' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%sel_tmp_v_i2 = select i1 %tmp_i_i2, i32 %p_Result_332, i32 %p_Result_333" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 507 'select' 'sel_tmp_v_i2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 508 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i2 = bitcast i32 %sel_tmp_v_i2 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 508 'bitcast' 'sel_tmp_i2' <Predicate = true> <Delay = 0.51>
ST_12 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node x_assign_75)   --->   "%sel_tmp1_i2 = xor i1 %tmp_i_i2, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 509 'xor' 'sel_tmp1_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node x_assign_75)   --->   "%sel_tmp2_i2 = and i1 %tmp_1685_i_i2, %sel_tmp1_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 510 'and' 'sel_tmp2_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_75 = select i1 %sel_tmp2_i2, float %x_assign_74, float %sel_tmp_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:271]   --->   Operation 511 'select' 'x_assign_75' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.97>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%p_Val2_239 = bitcast float %x_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 512 'bitcast' 'p_Val2_239' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node tmp_743)   --->   "%p_Result_324 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_239, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 513 'bitselect' 'p_Result_324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%loc_V_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_239, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 514 'partselect' 'loc_V_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%loc_V_32 = trunc i32 %p_Val2_239 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 515 'trunc' 'loc_V_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_32, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 516 'bitconcatenate' 'tmp_1701_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_1701_i_i_i_cast5 = zext i25 %tmp_1701_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 517 'zext' 'tmp_1701_i_i_i_cast5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V_31 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 518 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 519 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 520 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i = sub i8 127, %loc_V_31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 521 'sub' 'tmp_1702_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 522 'sext' 'tmp_1702_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.42ns)   --->   "%sh_assign_s = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 523 'select' 'sh_assign_s' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%sh_assign_6_i_i_i_ca = sext i9 %sh_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 524 'sext' 'sh_assign_6_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%sh_assign_6_i_i_i_ca_7 = sext i9 %sh_assign_s to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 525 'sext' 'sh_assign_6_i_i_i_ca_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 526 'zext' 'tmp_1703_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 527 'lshr' 'tmp_1704_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast5, %tmp_1703_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 528 'shl' 'tmp_1705_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_1531 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 529 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_296 = zext i1 %tmp_1531 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 530 'zext' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_168)   --->   "%tmp_297 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 531 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_168 = select i1 %isNeg, i32 %tmp_296, i32 %tmp_297" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 532 'select' 'p_Val2_168' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 533 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_168" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 533 'sub' 'p_Val2_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node tmp_743)   --->   "%p_Val2_241 = select i1 %p_Result_324, i32 %p_Val2_i_i_i, i32 %p_Val2_168" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:269]   --->   Operation 534 'select' 'p_Val2_241' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_743 = add nsw i32 %p_Val2_241, %p_Val2_128" [./sift.h:269]   --->   Operation 535 'add' 'tmp_743' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%p_Val2_250 = bitcast float %x_assign_73 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 536 'bitcast' 'p_Val2_250' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp_746)   --->   "%p_Result_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_250, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 537 'bitselect' 'p_Result_329' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%loc_V_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_250, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 538 'partselect' 'loc_V_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%loc_V_36 = trunc i32 %p_Val2_250 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 539 'trunc' 'loc_V_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_36, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 540 'bitconcatenate' 'tmp_1701_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_1701_i_i_i41_cas = zext i25 %tmp_1701_i_i_i2 to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 541 'zext' 'tmp_1701_i_i_i41_cas' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i42_cast = zext i8 %loc_V_35 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 542 'zext' 'tmp_i_i_i_i42_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (1.28ns)   --->   "%sh_assign_1 = add i9 -127, %tmp_i_i_i_i42_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 543 'add' 'sh_assign_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_1, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 544 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i2 = sub i8 127, %loc_V_35" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 545 'sub' 'tmp_1702_i_i_i2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i45_cas = sext i8 %tmp_1702_i_i_i2 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 546 'sext' 'tmp_1702_i_i_i45_cas' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.42ns)   --->   "%sh_assign_2 = select i1 %isNeg_3, i9 %tmp_1702_i_i_i45_cas, i9 %sh_assign_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 547 'select' 'sh_assign_2' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%sh_assign_6_i_i_i46_s = sext i9 %sh_assign_2 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 548 'sext' 'sh_assign_6_i_i_i46_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%sh_assign_6_i_i_i46_1 = sext i9 %sh_assign_2 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 549 'sext' 'sh_assign_6_i_i_i46_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_1703_i_i_i2 = zext i32 %sh_assign_6_i_i_i46_s to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 550 'zext' 'tmp_1703_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_1704_i_i_i2 = lshr i25 %tmp_1701_i_i_i2, %sh_assign_6_i_i_i46_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 551 'lshr' 'tmp_1704_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_1705_i_i_i2 = shl i79 %tmp_1701_i_i_i41_cas, %tmp_1703_i_i_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 552 'shl' 'tmp_1705_i_i_i2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_1539 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i2, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 553 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_300 = zext i1 %tmp_1539 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 554 'zext' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_187)   --->   "%tmp_301 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i2, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 555 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_187 = select i1 %isNeg_3, i32 %tmp_300, i32 %tmp_301" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 556 'select' 'p_Val2_187' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 557 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i2 = sub i32 0, %p_Val2_187" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 557 'sub' 'p_Val2_i_i_i2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node tmp_746)   --->   "%p_Val2_252 = select i1 %p_Result_329, i32 %p_Val2_i_i_i2, i32 %p_Val2_187" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:270]   --->   Operation 558 'select' 'p_Val2_252' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 559 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_746 = add nsw i32 %p_Val2_252, %p_Val2_132" [./sift.h:270]   --->   Operation 559 'add' 'tmp_746' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%p_Val2_261 = bitcast float %x_assign_75 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 560 'bitcast' 'p_Val2_261' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node tmp_749)   --->   "%p_Result_334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_261, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 561 'bitselect' 'p_Result_334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%loc_V_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_261, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 562 'partselect' 'loc_V_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 563 [1/1] (0.00ns)   --->   "%loc_V_40 = trunc i32 %p_Val2_261 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 563 'trunc' 'loc_V_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_40, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 564 'bitconcatenate' 'tmp_1701_i_i_i3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_1701_i_i_i63_cas = zext i25 %tmp_1701_i_i_i3 to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 565 'zext' 'tmp_1701_i_i_i63_cas' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i64_cast = zext i8 %loc_V_39 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 566 'zext' 'tmp_i_i_i_i64_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 567 [1/1] (1.28ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i64_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 567 'add' 'sh_assign_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 568 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 569 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i3 = sub i8 127, %loc_V_39" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 569 'sub' 'tmp_1702_i_i_i3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i67_cas = sext i8 %tmp_1702_i_i_i3 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 570 'sext' 'tmp_1702_i_i_i67_cas' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 571 [1/1] (0.42ns)   --->   "%sh_assign_4 = select i1 %isNeg_4, i9 %tmp_1702_i_i_i67_cas, i9 %sh_assign_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 571 'select' 'sh_assign_4' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%sh_assign_6_i_i_i68_s = sext i9 %sh_assign_4 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 572 'sext' 'sh_assign_6_i_i_i68_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%sh_assign_6_i_i_i68_1 = sext i9 %sh_assign_4 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 573 'sext' 'sh_assign_6_i_i_i68_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_1703_i_i_i3 = zext i32 %sh_assign_6_i_i_i68_s to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 574 'zext' 'tmp_1703_i_i_i3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_1704_i_i_i3 = lshr i25 %tmp_1701_i_i_i3, %sh_assign_6_i_i_i68_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 575 'lshr' 'tmp_1704_i_i_i3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_1705_i_i_i3 = shl i79 %tmp_1701_i_i_i63_cas, %tmp_1703_i_i_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 576 'shl' 'tmp_1705_i_i_i3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_1546 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i3, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 577 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_304 = zext i1 %tmp_1546 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 578 'zext' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%tmp_305 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i3, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 579 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 580 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_191 = select i1 %isNeg_4, i32 %tmp_304, i32 %tmp_305" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 580 'select' 'p_Val2_191' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 581 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i3 = sub i32 0, %p_Val2_191" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 581 'sub' 'p_Val2_i_i_i3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node tmp_749)   --->   "%p_Val2_263 = select i1 %p_Result_334, i32 %p_Val2_i_i_i3, i32 %p_Val2_191" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271]   --->   Operation 582 'select' 'p_Val2_263' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 583 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_749 = add nsw i32 %p_Val2_263, %p_Val2_164" [./sift.h:271]   --->   Operation 583 'add' 'tmp_749' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_1547 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_749, i32 2, i32 31)" [./sift.h:272]   --->   Operation 584 'partselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (1.30ns)   --->   "%icmp26 = icmp sgt i30 %tmp_1547, 0" [./sift.h:272]   --->   Operation 585 'icmp' 'icmp26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 586 [1/1] (1.31ns)   --->   "%tmp_750 = icmp slt i32 %tmp_749, 1" [./sift.h:272]   --->   Operation 586 'icmp' 'tmp_750' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 587 [1/1] (0.46ns)   --->   "%or_cond_223 = or i1 %tmp_750, %icmp26" [./sift.h:272]   --->   Operation 587 'or' 'or_cond_223' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 588 [1/1] (0.97ns)   --->   "br i1 %or_cond_223, label %.loopexit1046.loopexit, label %2" [./sift.h:272]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.97>
ST_14 : Operation 589 [1/1] (1.31ns)   --->   "%tmp_752 = icmp sgt i32 %tmp_743, 4" [./sift.h:272]   --->   Operation 589 'icmp' 'tmp_752' <Predicate = (!or_cond_223)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 590 [1/1] (1.31ns)   --->   "%tmp_753 = icmp slt i32 %tmp_743, %tmp" [./sift.h:272]   --->   Operation 590 'icmp' 'tmp_753' <Predicate = (!or_cond_223)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 591 [1/1] (0.46ns)   --->   "%or_cond5_224 = and i1 %tmp_752, %tmp_753" [./sift.h:272]   --->   Operation 591 'and' 'or_cond5_224' <Predicate = (!or_cond_223)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 592 [1/1] (0.97ns)   --->   "br i1 %or_cond5_224, label %3, label %.loopexit1046.loopexit" [./sift.h:272]   --->   Operation 592 'br' <Predicate = (!or_cond_223)> <Delay = 0.97>
ST_14 : Operation 593 [1/1] (1.31ns)   --->   "%tmp_766 = icmp sgt i32 %tmp_746, 4" [./sift.h:272]   --->   Operation 593 'icmp' 'tmp_766' <Predicate = (!or_cond_223 & or_cond5_224)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 594 [1/1] (1.31ns)   --->   "%tmp_767 = icmp slt i32 %tmp_746, %tmp_s" [./sift.h:272]   --->   Operation 594 'icmp' 'tmp_767' <Predicate = (!or_cond_223 & or_cond5_224)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 595 [1/1] (0.46ns)   --->   "%or_cond6_225 = and i1 %tmp_766, %tmp_767" [./sift.h:272]   --->   Operation 595 'and' 'or_cond6_225' <Predicate = (!or_cond_223 & or_cond5_224)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 596 [1/1] (0.97ns)   --->   "br i1 %or_cond6_225, label %0, label %.loopexit1046.loopexit" [./sift.h:272]   --->   Operation 596 'br' <Predicate = (!or_cond_223 & or_cond5_224)> <Delay = 0.97>

State 15 <SV = 14> <Delay = 0.97>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%c_1_ph = phi i32 [ %p_Val2_128, %1 ], [ %tmp_743, %._crit_edge_ifconv ], [ %tmp_743, %2 ], [ %tmp_743, %3 ]"   --->   Operation 597 'phi' 'c_1_ph' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 598 [1/1] (0.00ns)   --->   "%r_1_ph = phi i32 [ %p_Val2_132, %1 ], [ %tmp_746, %._crit_edge_ifconv ], [ %tmp_746, %2 ], [ %tmp_746, %3 ]"   --->   Operation 598 'phi' 'r_1_ph' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%layer_1_ph = phi i32 [ %p_Val2_164, %1 ], [ %tmp_749, %._crit_edge_ifconv ], [ %tmp_749, %2 ], [ %tmp_749, %3 ]"   --->   Operation 599 'phi' 'layer_1_ph' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 600 [1/1] (0.97ns)   --->   "br label %.loopexit1046"   --->   Operation 600 'br' <Predicate = true> <Delay = 0.97>

State 16 <SV = 8> <Delay = 4.57>
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_1552 = trunc i32 %p_Val2_128 to i18" [./sift.h:288]   --->   Operation 601 'trunc' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 602 [1/1] (1.28ns)   --->   "%tmp_1553 = add i18 -1, %tmp_1552" [./sift.h:288]   --->   Operation 602 'add' 'tmp_1553' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [1/1] (1.28ns)   --->   "%tmp_310 = add i18 %tmp_308_cast, %tmp_1553" [./sift.h:270]   --->   Operation 603 'add' 'tmp_310' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_310_cast = sext i18 %tmp_310 to i64" [./sift.h:270]   --->   Operation 604 'sext' 'tmp_310_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_24 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_310_cast" [./sift.h:270]   --->   Operation 605 'getelementptr' 'dog_pyr_0_val_V_add_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_24 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_310_cast" [./sift.h:270]   --->   Operation 606 'getelementptr' 'dog_pyr_1_val_V_add_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_24 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_310_cast" [./sift.h:270]   --->   Operation 607 'getelementptr' 'dog_pyr_2_val_V_add_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_24 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_310_cast" [./sift.h:270]   --->   Operation 608 'getelementptr' 'dog_pyr_3_val_V_add_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_24 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_310_cast" [./sift.h:270]   --->   Operation 609 'getelementptr' 'dog_pyr_4_val_V_add_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 610 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_26 = load i32* %dog_pyr_0_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 610 'load' 'dog_pyr_0_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 611 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_27 = load i32* %dog_pyr_1_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 611 'load' 'dog_pyr_1_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 612 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_27 = load i32* %dog_pyr_2_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 612 'load' 'dog_pyr_2_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 613 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_27 = load i32* %dog_pyr_3_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 613 'load' 'dog_pyr_3_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 614 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_26 = load i32* %dog_pyr_4_val_V_add_23, align 4" [./sift.h:270]   --->   Operation 614 'load' 'dog_pyr_4_val_V_loa_26' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 615 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_27 = load i32* %dog_pyr_0_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 615 'load' 'dog_pyr_0_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 616 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_28 = load i32* %dog_pyr_1_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 616 'load' 'dog_pyr_1_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 617 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_28 = load i32* %dog_pyr_2_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 617 'load' 'dog_pyr_2_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 618 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_28 = load i32* %dog_pyr_3_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 618 'load' 'dog_pyr_3_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 619 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_27 = load i32* %dog_pyr_4_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 619 'load' 'dog_pyr_4_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_1554 = trunc i32 %p_Val2_128 to i18" [./sift.h:269]   --->   Operation 620 'trunc' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_1555 = trunc i32 %p_Val2_132 to i10" [./sift.h:289]   --->   Operation 621 'trunc' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (1.27ns)   --->   "%tmp_1556 = add i10 1, %tmp_1555" [./sift.h:289]   --->   Operation 622 'add' 'tmp_1556' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_313_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1556, i8 0)" [./sift.h:289]   --->   Operation 623 'bitconcatenate' 'tmp_313_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 624 [1/1] (1.28ns)   --->   "%tmp_314 = add i18 %tmp_313_cast, %tmp_1554" [./sift.h:289]   --->   Operation 624 'add' 'tmp_314' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_314_cast = sext i18 %tmp_314 to i64" [./sift.h:289]   --->   Operation 625 'sext' 'tmp_314_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_26 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_314_cast" [./sift.h:289]   --->   Operation 626 'getelementptr' 'dog_pyr_0_val_V_add_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_26 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_314_cast" [./sift.h:289]   --->   Operation 627 'getelementptr' 'dog_pyr_1_val_V_add_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_26 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_314_cast" [./sift.h:289]   --->   Operation 628 'getelementptr' 'dog_pyr_2_val_V_add_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_26 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_314_cast" [./sift.h:289]   --->   Operation 629 'getelementptr' 'dog_pyr_3_val_V_add_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_26 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_314_cast" [./sift.h:289]   --->   Operation 630 'getelementptr' 'dog_pyr_4_val_V_add_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 631 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_28 = load i32* %dog_pyr_0_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 631 'load' 'dog_pyr_0_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 632 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_29 = load i32* %dog_pyr_1_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 632 'load' 'dog_pyr_1_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 633 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_29 = load i32* %dog_pyr_2_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 633 'load' 'dog_pyr_2_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 634 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_29 = load i32* %dog_pyr_3_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 634 'load' 'dog_pyr_3_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 635 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_28 = load i32* %dog_pyr_4_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 635 'load' 'dog_pyr_4_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 17 <SV = 9> <Delay = 4.56>
ST_17 : Operation 636 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_27 = load i32* %dog_pyr_0_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 636 'load' 'dog_pyr_0_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 637 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_28 = load i32* %dog_pyr_1_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 637 'load' 'dog_pyr_1_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 638 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_28 = load i32* %dog_pyr_2_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 638 'load' 'dog_pyr_2_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 639 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_28 = load i32* %dog_pyr_3_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 639 'load' 'dog_pyr_3_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 640 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_27 = load i32* %dog_pyr_4_val_V_add_24, align 4" [./sift.h:270]   --->   Operation 640 'load' 'dog_pyr_4_val_V_loa_27' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 641 [1/1] (1.28ns)   --->   "%tmp_311 = add i18 %tmp_308_cast, %tmp_1554" [./sift.h:270]   --->   Operation 641 'add' 'tmp_311' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_311_cast = sext i18 %tmp_311 to i64" [./sift.h:270]   --->   Operation 642 'sext' 'tmp_311_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 643 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_25 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_311_cast" [./sift.h:270]   --->   Operation 643 'getelementptr' 'dog_pyr_0_val_V_add_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 644 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_25 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_311_cast" [./sift.h:270]   --->   Operation 644 'getelementptr' 'dog_pyr_1_val_V_add_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 645 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_25 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_311_cast" [./sift.h:270]   --->   Operation 645 'getelementptr' 'dog_pyr_2_val_V_add_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_25 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_311_cast" [./sift.h:270]   --->   Operation 646 'getelementptr' 'dog_pyr_3_val_V_add_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_25 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_311_cast" [./sift.h:270]   --->   Operation 647 'getelementptr' 'dog_pyr_4_val_V_add_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_1557 = trunc i32 %p_Val2_132 to i10" [./sift.h:289]   --->   Operation 648 'trunc' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 649 [1/1] (1.27ns)   --->   "%tmp_1558 = add i10 -1, %tmp_1557" [./sift.h:289]   --->   Operation 649 'add' 'tmp_1558' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_318_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1558, i8 0)" [./sift.h:289]   --->   Operation 650 'bitconcatenate' 'tmp_318_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 651 [1/1] (1.28ns)   --->   "%tmp_319 = add i18 %tmp_318_cast, %tmp_1554" [./sift.h:289]   --->   Operation 651 'add' 'tmp_319' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_319_cast = sext i18 %tmp_319 to i64" [./sift.h:289]   --->   Operation 652 'sext' 'tmp_319_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_29 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_319_cast" [./sift.h:289]   --->   Operation 653 'getelementptr' 'dog_pyr_0_val_V_add_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 654 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_29 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_319_cast" [./sift.h:289]   --->   Operation 654 'getelementptr' 'dog_pyr_1_val_V_add_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_29 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_319_cast" [./sift.h:289]   --->   Operation 655 'getelementptr' 'dog_pyr_2_val_V_add_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 656 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_29 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_319_cast" [./sift.h:289]   --->   Operation 656 'getelementptr' 'dog_pyr_3_val_V_add_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 657 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_29 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_319_cast" [./sift.h:289]   --->   Operation 657 'getelementptr' 'dog_pyr_4_val_V_add_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 658 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_28 = load i32* %dog_pyr_0_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 658 'load' 'dog_pyr_0_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 659 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_29 = load i32* %dog_pyr_1_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 659 'load' 'dog_pyr_1_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 660 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_29 = load i32* %dog_pyr_2_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 660 'load' 'dog_pyr_2_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 661 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_29 = load i32* %dog_pyr_3_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 661 'load' 'dog_pyr_3_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 662 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_28 = load i32* %dog_pyr_4_val_V_add_26, align 4" [./sift.h:289]   --->   Operation 662 'load' 'dog_pyr_4_val_V_loa_28' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 663 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_29 = load i32* %dog_pyr_0_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 663 'load' 'dog_pyr_0_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 664 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_30 = load i32* %dog_pyr_1_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 664 'load' 'dog_pyr_1_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 665 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_30 = load i32* %dog_pyr_2_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 665 'load' 'dog_pyr_2_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 666 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_30 = load i32* %dog_pyr_3_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 666 'load' 'dog_pyr_3_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 667 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_29 = load i32* %dog_pyr_4_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 667 'load' 'dog_pyr_4_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 668 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_30 = load i32* %dog_pyr_0_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 668 'load' 'dog_pyr_0_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 669 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_31 = load i32* %dog_pyr_1_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 669 'load' 'dog_pyr_1_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 670 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_31 = load i32* %dog_pyr_2_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 670 'load' 'dog_pyr_2_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 671 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_31 = load i32* %dog_pyr_3_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 671 'load' 'dog_pyr_3_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 672 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_30 = load i32* %dog_pyr_4_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 672 'load' 'dog_pyr_4_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 18 <SV = 10> <Delay = 1.99>
ST_18 : Operation 673 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_29 = load i32* %dog_pyr_0_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 673 'load' 'dog_pyr_0_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 674 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_30 = load i32* %dog_pyr_1_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 674 'load' 'dog_pyr_1_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 675 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_30 = load i32* %dog_pyr_2_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 675 'load' 'dog_pyr_2_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 676 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_30 = load i32* %dog_pyr_3_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 676 'load' 'dog_pyr_3_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 677 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_29 = load i32* %dog_pyr_4_val_V_add_29, align 4" [./sift.h:289]   --->   Operation 677 'load' 'dog_pyr_4_val_V_loa_29' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 678 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_30 = load i32* %dog_pyr_0_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 678 'load' 'dog_pyr_0_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 679 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_31 = load i32* %dog_pyr_1_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 679 'load' 'dog_pyr_1_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 680 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_31 = load i32* %dog_pyr_2_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 680 'load' 'dog_pyr_2_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 681 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_31 = load i32* %dog_pyr_3_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 681 'load' 'dog_pyr_3_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 682 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_30 = load i32* %dog_pyr_4_val_V_add_25, align 4" [./sift.h:270]   --->   Operation 682 'load' 'dog_pyr_4_val_V_loa_30' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 19 <SV = 11> <Delay = 8.60>
ST_19 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_1548 = trunc i32 %p_Val2_164 to i3" [./sift.h:286]   --->   Operation 683 'trunc' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 684 [1/1] (1.05ns)   --->   "%p_Val2_169 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_26, i32 %dog_pyr_1_val_V_loa_27, i32 %dog_pyr_2_val_V_loa_27, i32 %dog_pyr_3_val_V_loa_27, i32 %dog_pyr_4_val_V_loa_26, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 684 'mux' 'p_Val2_169' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_754 = sext i32 %p_Val2_169 to i33" [./sift.h:288]   --->   Operation 685 'sext' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (1.05ns)   --->   "%p_Val2_170 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_27, i32 %dog_pyr_1_val_V_loa_28, i32 %dog_pyr_2_val_V_loa_28, i32 %dog_pyr_3_val_V_loa_28, i32 %dog_pyr_4_val_V_loa_27, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 686 'mux' 'p_Val2_170' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_755 = sext i32 %p_Val2_170 to i33" [./sift.h:288]   --->   Operation 687 'sext' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (1.57ns)   --->   "%r_V_18 = sub nsw i33 %tmp_754, %tmp_755" [./sift.h:288]   --->   Operation 688 'sub' 'r_V_18' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_756 = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V_18, i32 1, i32 32)" [./sift.h:288]   --->   Operation 689 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (1.05ns)   --->   "%p_Val2_171 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_28, i32 %dog_pyr_1_val_V_loa_29, i32 %dog_pyr_2_val_V_loa_29, i32 %dog_pyr_3_val_V_loa_29, i32 %dog_pyr_4_val_V_loa_28, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 690 'mux' 'p_Val2_171' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_757 = sext i32 %p_Val2_171 to i33" [./sift.h:289]   --->   Operation 691 'sext' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (1.05ns)   --->   "%p_Val2_172 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_29, i32 %dog_pyr_1_val_V_loa_30, i32 %dog_pyr_2_val_V_loa_30, i32 %dog_pyr_3_val_V_loa_30, i32 %dog_pyr_4_val_V_loa_29, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 692 'mux' 'p_Val2_172' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_758 = sext i32 %p_Val2_172 to i33" [./sift.h:289]   --->   Operation 693 'sext' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (1.57ns)   --->   "%r_V_19 = sub nsw i33 %tmp_757, %tmp_758" [./sift.h:289]   --->   Operation 694 'sub' 'r_V_19' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_759 = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V_19, i32 1, i32 32)" [./sift.h:289]   --->   Operation 695 'partselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.94ns)   --->   "%tmp_1291_t = add i3 1, %tmp_1548" [./sift.h:287]   --->   Operation 696 'add' 'tmp_1291_t' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 697 [1/1] (1.05ns)   --->   "%p_Val2_173 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_30, i32 %dog_pyr_1_val_V_loa_31, i32 %dog_pyr_2_val_V_loa_31, i32 %dog_pyr_3_val_V_loa_31, i32 %dog_pyr_4_val_V_loa_30, i3 %tmp_1291_t)" [./sift.h:270]   --->   Operation 697 'mux' 'p_Val2_173' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_760 = sext i32 %p_Val2_173 to i33" [./sift.h:290]   --->   Operation 698 'sext' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 699 [1/1] (0.94ns)   --->   "%tmp_1289_t = add i3 -1, %tmp_1548" [./sift.h:286]   --->   Operation 699 'add' 'tmp_1289_t' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 700 [1/1] (1.05ns)   --->   "%p_Val2_174 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_30, i32 %dog_pyr_1_val_V_loa_31, i32 %dog_pyr_2_val_V_loa_31, i32 %dog_pyr_3_val_V_loa_31, i32 %dog_pyr_4_val_V_loa_30, i3 %tmp_1289_t)" [./sift.h:270]   --->   Operation 700 'mux' 'p_Val2_174' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_761 = sext i32 %p_Val2_174 to i33" [./sift.h:290]   --->   Operation 701 'sext' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 702 [1/1] (1.57ns)   --->   "%r_V_20 = sub nsw i33 %tmp_760, %tmp_761" [./sift.h:290]   --->   Operation 702 'sub' 'r_V_20' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_762 = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %r_V_20, i32 1, i32 32)" [./sift.h:290]   --->   Operation 703 'partselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 704 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %p_Val2_125 to i64" [./sift.h:292]   --->   Operation 704 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 705 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_756 to i64" [./sift.h:292]   --->   Operation 705 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 706 [1/1] (5.02ns)   --->   "%p_Val2_126 = mul nsw i64 %OP2_V, %OP1_V" [./sift.h:292]   --->   Operation 706 'mul' 'p_Val2_126' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 707 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %p_Val2_124 to i64" [./sift.h:292]   --->   Operation 707 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 708 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_759 to i64" [./sift.h:292]   --->   Operation 708 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 709 [1/1] (5.02ns)   --->   "%p_Val2_127 = mul nsw i64 %OP2_V_1, %OP1_V_1" [./sift.h:292]   --->   Operation 709 'mul' 'p_Val2_127' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 710 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %p_Val2_123 to i64" [./sift.h:292]   --->   Operation 710 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 711 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i32 %tmp_762 to i64" [./sift.h:292]   --->   Operation 711 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 712 [1/1] (5.02ns)   --->   "%p_Val2_129 = mul nsw i64 %OP2_V_2, %OP1_V_2" [./sift.h:292]   --->   Operation 712 'mul' 'p_Val2_129' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 7.54>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_763 = sext i64 %p_Val2_126 to i65" [./sift.h:292]   --->   Operation 713 'sext' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_764 = sext i64 %p_Val2_127 to i65" [./sift.h:292]   --->   Operation 714 'sext' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_904_cast = sext i64 %p_Val2_129 to i65" [./sift.h:292]   --->   Operation 715 'sext' 'tmp_904_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp148 = add i65 %tmp_904_cast, %tmp_764" [./sift.h:292]   --->   Operation 716 'add' 'tmp148' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 717 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%r_V_29 = add i65 %tmp_763, %tmp148" [./sift.h:292]   --->   Operation 717 'add' 'r_V_29' <Predicate = true> <Delay = 2.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_131)   --->   "%tmp_1559 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V_29, i32 64)" [./sift.h:292]   --->   Operation 718 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 719 [1/1] (1.73ns)   --->   "%p_neg = sub i65 0, %r_V_29" [./sift.h:292]   --->   Operation 719 'sub' 'p_neg' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%p_lshr = call i64 @_ssdm_op_PartSelect.i64.i65.i32.i32(i65 %p_neg, i32 1, i32 64)" [./sift.h:292]   --->   Operation 720 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_322 = zext i64 %p_lshr to i65" [./sift.h:292]   --->   Operation 721 'zext' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (1.72ns)   --->   "%p_neg_t = sub i65 0, %tmp_322" [./sift.h:292]   --->   Operation 722 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_131)   --->   "%tmp_323 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %p_neg_t, i32 16, i32 47)" [./sift.h:292]   --->   Operation 723 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_131)   --->   "%tmp_324 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %r_V_29, i32 17, i32 48)" [./sift.h:292]   --->   Operation 724 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_131)   --->   "%p_Val2_193 = select i1 %tmp_1559, i32 %tmp_323, i32 %tmp_324" [./sift.h:292]   --->   Operation 725 'select' 'p_Val2_193' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 726 [1/1] (1.05ns)   --->   "%p_Val2_175 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_30, i32 %dog_pyr_1_val_V_loa_31, i32 %dog_pyr_2_val_V_loa_31, i32 %dog_pyr_3_val_V_loa_31, i32 %dog_pyr_4_val_V_loa_30, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 726 'mux' 'p_Val2_175' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 727 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_131 = add i32 %p_Val2_193, %p_Val2_175" [./sift.h:293]   --->   Operation 727 'add' 'p_Val2_131' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_131, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294]   --->   Operation 728 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 5.87>
ST_21 : Operation 729 [1/1] (1.28ns)   --->   "%tmp_315 = add i18 %tmp_313_cast, %tmp_1550" [./sift.h:289]   --->   Operation 729 'add' 'tmp_315' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_315_cast = sext i18 %tmp_315 to i64" [./sift.h:289]   --->   Operation 730 'sext' 'tmp_315_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 731 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_27 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_315_cast" [./sift.h:289]   --->   Operation 731 'getelementptr' 'dog_pyr_0_val_V_add_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 732 [1/1] (1.28ns)   --->   "%tmp_316 = add i18 %tmp_313_cast, %tmp_1553" [./sift.h:289]   --->   Operation 732 'add' 'tmp_316' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_316_cast = sext i18 %tmp_316 to i64" [./sift.h:289]   --->   Operation 733 'sext' 'tmp_316_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 734 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_28 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_316_cast" [./sift.h:289]   --->   Operation 734 'getelementptr' 'dog_pyr_0_val_V_add_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 735 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_27 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_315_cast" [./sift.h:289]   --->   Operation 735 'getelementptr' 'dog_pyr_1_val_V_add_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 736 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_28 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_316_cast" [./sift.h:289]   --->   Operation 736 'getelementptr' 'dog_pyr_1_val_V_add_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 737 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_27 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_315_cast" [./sift.h:289]   --->   Operation 737 'getelementptr' 'dog_pyr_2_val_V_add_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 738 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_28 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_316_cast" [./sift.h:289]   --->   Operation 738 'getelementptr' 'dog_pyr_2_val_V_add_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_27 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_315_cast" [./sift.h:289]   --->   Operation 739 'getelementptr' 'dog_pyr_3_val_V_add_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 740 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_28 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_316_cast" [./sift.h:289]   --->   Operation 740 'getelementptr' 'dog_pyr_3_val_V_add_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_27 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_315_cast" [./sift.h:289]   --->   Operation 741 'getelementptr' 'dog_pyr_4_val_V_add_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_28 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_316_cast" [./sift.h:289]   --->   Operation 742 'getelementptr' 'dog_pyr_4_val_V_add_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (1.28ns)   --->   "%tmp_320 = add i18 %tmp_318_cast, %tmp_1550" [./sift.h:289]   --->   Operation 743 'add' 'tmp_320' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_320_cast = sext i18 %tmp_320 to i64" [./sift.h:289]   --->   Operation 744 'sext' 'tmp_320_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_30 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_320_cast" [./sift.h:289]   --->   Operation 745 'getelementptr' 'dog_pyr_0_val_V_add_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 746 [1/1] (1.28ns)   --->   "%tmp_321 = add i18 %tmp_318_cast, %tmp_1553" [./sift.h:289]   --->   Operation 746 'add' 'tmp_321' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_321_cast = sext i18 %tmp_321 to i64" [./sift.h:289]   --->   Operation 747 'sext' 'tmp_321_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_31 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_321_cast" [./sift.h:289]   --->   Operation 748 'getelementptr' 'dog_pyr_0_val_V_add_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_30 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_320_cast" [./sift.h:289]   --->   Operation 749 'getelementptr' 'dog_pyr_1_val_V_add_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_31 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_321_cast" [./sift.h:289]   --->   Operation 750 'getelementptr' 'dog_pyr_1_val_V_add_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_30 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_320_cast" [./sift.h:289]   --->   Operation 751 'getelementptr' 'dog_pyr_2_val_V_add_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_31 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_321_cast" [./sift.h:289]   --->   Operation 752 'getelementptr' 'dog_pyr_2_val_V_add_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_30 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_320_cast" [./sift.h:289]   --->   Operation 753 'getelementptr' 'dog_pyr_3_val_V_add_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_31 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_321_cast" [./sift.h:289]   --->   Operation 754 'getelementptr' 'dog_pyr_3_val_V_add_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_30 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_320_cast" [./sift.h:289]   --->   Operation 755 'getelementptr' 'dog_pyr_4_val_V_add_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_31 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_321_cast" [./sift.h:289]   --->   Operation 756 'getelementptr' 'dog_pyr_4_val_V_add_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 757 [1/1] (1.57ns)   --->   "%p_Val2_152 = sub i32 0, %p_Val2_131" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:146->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294]   --->   Operation 757 'sub' 'p_Val2_152' <Predicate = (tmp_1561)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_335 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_152, i32 31, i1 false)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294]   --->   Operation 758 'bitset' 'p_Result_335' <Predicate = (tmp_1561)> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (0.45ns)   --->   "%agg_result_V_i_i3 = select i1 %tmp_1561, i32 %p_Result_335, i32 %p_Val2_131" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294]   --->   Operation 759 'select' 'agg_result_V_i_i3' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%OP1_V_38_cast = sext i32 %agg_result_V_i_i3 to i35" [./sift.h:294]   --->   Operation 760 'sext' 'OP1_V_38_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%p_shl = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %agg_result_V_i_i3, i2 0)" [./sift.h:294]   --->   Operation 761 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i34 %p_shl to i35" [./sift.h:294]   --->   Operation 762 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 763 [1/1] (1.58ns)   --->   "%r_V_22 = sub i35 %p_shl_cast, %OP1_V_38_cast" [./sift.h:294]   --->   Operation 763 'sub' 'r_V_22' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 764 [1/1] (1.27ns)   --->   "%tmp_765 = icmp slt i35 %r_V_22, 2621" [./sift.h:294]   --->   Operation 764 'icmp' 'tmp_765' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 765 [1/1] (0.97ns)   --->   "br i1 %tmp_765, label %.loopexit1046, label %5" [./sift.h:294]   --->   Operation 765 'br' <Predicate = true> <Delay = 0.97>
ST_21 : Operation 766 [1/1] (1.05ns)   --->   "%tmp_426 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_30, i32 %dog_pyr_1_val_V_loa_31, i32 %dog_pyr_2_val_V_loa_31, i32 %dog_pyr_3_val_V_loa_31, i32 %dog_pyr_4_val_V_loa_30, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 766 'mux' 'tmp_426' <Predicate = (!tmp_765)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [1/1] (0.00ns)   --->   "%p_Val2_264 = shl i32 %tmp_426, 1" [./sift.h:299]   --->   Operation 767 'shl' 'p_Val2_264' <Predicate = (!tmp_765)> <Delay = 0.00>
ST_21 : Operation 768 [1/1] (1.05ns)   --->   "%p_Val2_176 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_26, i32 %dog_pyr_1_val_V_loa_27, i32 %dog_pyr_2_val_V_loa_27, i32 %dog_pyr_3_val_V_loa_27, i32 %dog_pyr_4_val_V_loa_26, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 768 'mux' 'p_Val2_176' <Predicate = (!tmp_765)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/1] (1.05ns)   --->   "%p_Val2_177 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_27, i32 %dog_pyr_1_val_V_loa_28, i32 %dog_pyr_2_val_V_loa_28, i32 %dog_pyr_3_val_V_loa_28, i32 %dog_pyr_4_val_V_loa_27, i3 %tmp_1548)" [./sift.h:270]   --->   Operation 769 'mux' 'p_Val2_177' <Predicate = (!tmp_765)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_133 = add i32 %p_Val2_176, %p_Val2_177" [./sift.h:300]   --->   Operation 770 'add' 'p_Val2_133' <Predicate = (!tmp_765)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 771 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_134 = sub i32 %p_Val2_133, %p_Val2_264" [./sift.h:300]   --->   Operation 771 'sub' 'p_Val2_134' <Predicate = (!tmp_765)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 772 [1/1] (1.05ns)   --->   "%p_Val2_178 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_28, i32 %dog_pyr_1_val_V_loa_29, i32 %dog_pyr_2_val_V_loa_29, i32 %dog_pyr_3_val_V_loa_29, i32 %dog_pyr_4_val_V_loa_28, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 772 'mux' 'p_Val2_178' <Predicate = (!tmp_765)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 773 [1/1] (1.05ns)   --->   "%p_Val2_179 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_29, i32 %dog_pyr_1_val_V_loa_30, i32 %dog_pyr_2_val_V_loa_30, i32 %dog_pyr_3_val_V_loa_30, i32 %dog_pyr_4_val_V_loa_29, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 773 'mux' 'p_Val2_179' <Predicate = (!tmp_765)> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_135 = add i32 %p_Val2_178, %p_Val2_179" [./sift.h:301]   --->   Operation 774 'add' 'p_Val2_135' <Predicate = (!tmp_765)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 775 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_136 = sub i32 %p_Val2_135, %p_Val2_264" [./sift.h:301]   --->   Operation 775 'sub' 'p_Val2_136' <Predicate = (!tmp_765)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 776 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_31 = load i32* %dog_pyr_0_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 776 'load' 'dog_pyr_0_val_V_loa_31' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 777 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_32 = load i32* %dog_pyr_1_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 777 'load' 'dog_pyr_1_val_V_loa_32' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 778 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_32 = load i32* %dog_pyr_2_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 778 'load' 'dog_pyr_2_val_V_loa_32' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 779 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_32 = load i32* %dog_pyr_3_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 779 'load' 'dog_pyr_3_val_V_loa_32' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 780 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_31 = load i32* %dog_pyr_4_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 780 'load' 'dog_pyr_4_val_V_loa_31' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 781 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_32 = load i32* %dog_pyr_0_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 781 'load' 'dog_pyr_0_val_V_loa_32' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 782 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_33 = load i32* %dog_pyr_1_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 782 'load' 'dog_pyr_1_val_V_loa_33' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 783 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_33 = load i32* %dog_pyr_2_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 783 'load' 'dog_pyr_2_val_V_loa_33' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 784 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_33 = load i32* %dog_pyr_3_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 784 'load' 'dog_pyr_3_val_V_loa_33' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 785 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_32 = load i32* %dog_pyr_4_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 785 'load' 'dog_pyr_4_val_V_loa_32' <Predicate = (!tmp_765)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 22 <SV = 14> <Delay = 4.63>
ST_22 : Operation 786 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_31 = load i32* %dog_pyr_0_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 786 'load' 'dog_pyr_0_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 787 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_32 = load i32* %dog_pyr_1_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 787 'load' 'dog_pyr_1_val_V_loa_32' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 788 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_32 = load i32* %dog_pyr_2_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 788 'load' 'dog_pyr_2_val_V_loa_32' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 789 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_32 = load i32* %dog_pyr_3_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 789 'load' 'dog_pyr_3_val_V_loa_32' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 790 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_31 = load i32* %dog_pyr_4_val_V_add_27, align 4" [./sift.h:289]   --->   Operation 790 'load' 'dog_pyr_4_val_V_loa_31' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 791 [1/1] (1.05ns)   --->   "%p_Val2_180 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_31, i32 %dog_pyr_1_val_V_loa_32, i32 %dog_pyr_2_val_V_loa_32, i32 %dog_pyr_3_val_V_loa_32, i32 %dog_pyr_4_val_V_loa_31, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 791 'mux' 'p_Val2_180' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_768 = sext i32 %p_Val2_180 to i33" [./sift.h:302]   --->   Operation 792 'sext' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 793 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_32 = load i32* %dog_pyr_0_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 793 'load' 'dog_pyr_0_val_V_loa_32' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 794 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_33 = load i32* %dog_pyr_1_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 794 'load' 'dog_pyr_1_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 795 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_33 = load i32* %dog_pyr_2_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 795 'load' 'dog_pyr_2_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 796 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_33 = load i32* %dog_pyr_3_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 796 'load' 'dog_pyr_3_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 797 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_32 = load i32* %dog_pyr_4_val_V_add_28, align 4" [./sift.h:289]   --->   Operation 797 'load' 'dog_pyr_4_val_V_loa_32' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 798 [1/1] (1.05ns)   --->   "%p_Val2_181 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_32, i32 %dog_pyr_1_val_V_loa_33, i32 %dog_pyr_2_val_V_loa_33, i32 %dog_pyr_3_val_V_loa_33, i32 %dog_pyr_4_val_V_loa_32, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 798 'mux' 'p_Val2_181' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_769 = sext i32 %p_Val2_181 to i33" [./sift.h:302]   --->   Operation 799 'sext' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 800 [1/1] (1.57ns)   --->   "%p_Val2_137 = sub nsw i33 %tmp_768, %tmp_769" [./sift.h:302]   --->   Operation 800 'sub' 'p_Val2_137' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 801 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_33 = load i32* %dog_pyr_0_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 801 'load' 'dog_pyr_0_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 802 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_34 = load i32* %dog_pyr_1_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 802 'load' 'dog_pyr_1_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 803 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_34 = load i32* %dog_pyr_2_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 803 'load' 'dog_pyr_2_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 804 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_34 = load i32* %dog_pyr_3_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 804 'load' 'dog_pyr_3_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 805 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_33 = load i32* %dog_pyr_4_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 805 'load' 'dog_pyr_4_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 806 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_34 = load i32* %dog_pyr_0_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 806 'load' 'dog_pyr_0_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 807 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_35 = load i32* %dog_pyr_1_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 807 'load' 'dog_pyr_1_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 808 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_35 = load i32* %dog_pyr_2_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 808 'load' 'dog_pyr_2_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 809 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_35 = load i32* %dog_pyr_3_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 809 'load' 'dog_pyr_3_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 810 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_34 = load i32* %dog_pyr_4_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 810 'load' 'dog_pyr_4_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 23 <SV = 15> <Delay = 5.18>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_770 = sext i33 %p_Val2_137 to i34" [./sift.h:302]   --->   Operation 811 'sext' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 812 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_33 = load i32* %dog_pyr_0_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 812 'load' 'dog_pyr_0_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 813 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_34 = load i32* %dog_pyr_1_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 813 'load' 'dog_pyr_1_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 814 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_34 = load i32* %dog_pyr_2_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 814 'load' 'dog_pyr_2_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 815 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_34 = load i32* %dog_pyr_3_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 815 'load' 'dog_pyr_3_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 816 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_33 = load i32* %dog_pyr_4_val_V_add_30, align 4" [./sift.h:289]   --->   Operation 816 'load' 'dog_pyr_4_val_V_loa_33' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 817 [1/1] (1.05ns)   --->   "%p_Val2_182 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_33, i32 %dog_pyr_1_val_V_loa_34, i32 %dog_pyr_2_val_V_loa_34, i32 %dog_pyr_3_val_V_loa_34, i32 %dog_pyr_4_val_V_loa_33, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 817 'mux' 'p_Val2_182' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_771 = sext i32 %p_Val2_182 to i34" [./sift.h:302]   --->   Operation 818 'sext' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_138 = sub nsw i34 %tmp_770, %tmp_771" [./sift.h:302]   --->   Operation 819 'sub' 'p_Val2_138' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 820 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_34 = load i32* %dog_pyr_0_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 820 'load' 'dog_pyr_0_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 821 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_35 = load i32* %dog_pyr_1_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 821 'load' 'dog_pyr_1_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 822 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_35 = load i32* %dog_pyr_2_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 822 'load' 'dog_pyr_2_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 823 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_35 = load i32* %dog_pyr_3_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 823 'load' 'dog_pyr_3_val_V_loa_35' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 824 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_34 = load i32* %dog_pyr_4_val_V_add_31, align 4" [./sift.h:289]   --->   Operation 824 'load' 'dog_pyr_4_val_V_loa_34' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 825 [1/1] (1.05ns)   --->   "%p_Val2_183 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i3(i32 %dog_pyr_0_val_V_loa_34, i32 %dog_pyr_1_val_V_loa_35, i32 %dog_pyr_2_val_V_loa_35, i32 %dog_pyr_3_val_V_loa_35, i32 %dog_pyr_4_val_V_loa_34, i3 %tmp_1548)" [./sift.h:289]   --->   Operation 825 'mux' 'p_Val2_183' <Predicate = true> <Delay = 1.05> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_917_cast = sext i32 %p_Val2_183 to i34" [./sift.h:302]   --->   Operation 826 'sext' 'tmp_917_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 827 [1/1] (2.13ns) (root node of TernaryAdder)   --->   "%r_V_23 = add i34 %tmp_917_cast, %p_Val2_138" [./sift.h:302]   --->   Operation 827 'add' 'r_V_23' <Predicate = true> <Delay = 2.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_772 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %r_V_23, i32 2, i32 33)" [./sift.h:302]   --->   Operation 828 'partselect' 'tmp_772' <Predicate = true> <Delay = 0.00>

State 24 <SV = 16> <Delay = 7.99>
ST_24 : Operation 829 [1/1] (1.57ns)   --->   "%p_Val2_139 = add i32 %p_Val2_134, %p_Val2_136" [./sift.h:303]   --->   Operation 829 'add' 'p_Val2_139' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 830 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i32 %p_Val2_134 to i48" [./sift.h:304]   --->   Operation 830 'sext' 'OP1_V_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%OP2_V_s = sext i32 %p_Val2_136 to i48" [./sift.h:304]   --->   Operation 831 'sext' 'OP2_V_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (5.02ns)   --->   "%p_Val2_140 = mul i48 %OP1_V_s, %OP2_V_s" [./sift.h:304]   --->   Operation 832 'mul' 'p_Val2_140' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_11 = sext i32 %tmp_772 to i48" [./sift.h:304]   --->   Operation 833 'sext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 834 [1/1] (5.02ns)   --->   "%tmp_920_cast = mul i48 %tmp_11, %tmp_11" [./sift.h:304]   --->   Operation 834 'mul' 'tmp_920_cast' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 835 [1/1] (1.65ns)   --->   "%p_Val2_142 = sub i48 %p_Val2_140, %tmp_920_cast" [./sift.h:304]   --->   Operation 835 'sub' 'p_Val2_142' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_773 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_142, i32 16, i32 47)" [./sift.h:304]   --->   Operation 836 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 837 [1/1] (1.31ns)   --->   "%tmp_774 = icmp sgt i32 %tmp_773, 0" [./sift.h:305]   --->   Operation 837 'icmp' 'tmp_774' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "br i1 %tmp_774, label %6, label %._crit_edge19" [./sift.h:305]   --->   Operation 838 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 839 [1/1] (0.00ns)   --->   "%OP1_V_14 = sext i32 %p_Val2_139 to i64" [./sift.h:305]   --->   Operation 839 'sext' 'OP1_V_14' <Predicate = (tmp_774)> <Delay = 0.00>
ST_24 : Operation 840 [1/1] (5.02ns)   --->   "%r_V_24 = mul nsw i64 %OP1_V_14, %OP1_V_14" [./sift.h:305]   --->   Operation 840 'mul' 'r_V_24' <Predicate = (tmp_774)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 17> <Delay = 7.48>
ST_25 : Operation 841 [1/1] (0.00ns)   --->   "%OP1_V_42_cast = sext i64 %r_V_24 to i83" [./sift.h:305]   --->   Operation 841 'sext' 'OP1_V_42_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 842 [1/1] (7.48ns)   --->   "%r_V_25 = mul i83 %OP1_V_42_cast, 655360" [./sift.h:305]   --->   Operation 842 'mul' 'r_V_25' <Predicate = true> <Delay = 7.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 18> <Delay = 8.28>
ST_26 : Operation 843 [1/1] (0.00ns)   --->   "%OP2_V_35_cast = zext i32 %tmp_773 to i70" [./sift.h:305]   --->   Operation 843 'zext' 'OP2_V_35_cast' <Predicate = (tmp_774)> <Delay = 0.00>
ST_26 : Operation 844 [1/1] (5.07ns)   --->   "%r_V_26 = mul i70 %OP2_V_35_cast, 519691042816" [./sift.h:305]   --->   Operation 844 'mul' 'r_V_26' <Predicate = (tmp_774)> <Delay = 5.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 845 [1/1] (0.00ns)   --->   "%r_V_25_cast = zext i70 %r_V_26 to i83" [./sift.h:305]   --->   Operation 845 'zext' 'r_V_25_cast' <Predicate = (tmp_774)> <Delay = 0.00>
ST_26 : Operation 846 [1/1] (1.40ns)   --->   "%tmp_775 = icmp slt i83 %r_V_25, %r_V_25_cast" [./sift.h:305]   --->   Operation 846 'icmp' 'tmp_775' <Predicate = (tmp_774)> <Delay = 1.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 847 [1/1] (0.00ns)   --->   "br i1 %tmp_775, label %_ifconv, label %._crit_edge19" [./sift.h:305]   --->   Operation 847 'br' <Predicate = (tmp_774)> <Delay = 0.00>
ST_26 : Operation 848 [1/1] (0.97ns)   --->   "br label %.loopexit1046" [./sift.h:306]   --->   Operation 848 'br' <Predicate = (!tmp_774) | (!tmp_775)> <Delay = 0.97>
ST_26 : Operation 849 [2/2] (8.28ns)   --->   "%y_assign = sitofp i32 %octave_cast to float" [./sift.h:310]   --->   Operation 849 'sitofp' 'y_assign' <Predicate = (tmp_774 & tmp_775)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_1619 = trunc i31 %octave_read to i8" [./sift.h:313]   --->   Operation 850 'trunc' 'tmp_1619' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_802 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_164, i16 0)" [./sift.h:315]   --->   Operation 851 'bitconcatenate' 'tmp_802' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_985_cast = sext i48 %tmp_802 to i49" [./sift.h:315]   --->   Operation 852 'sext' 'tmp_985_cast' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_803 = sext i32 %p_Val2_123 to i49" [./sift.h:315]   --->   Operation 853 'sext' 'tmp_803' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_439 = sext i32 %p_Val2_123 to i48" [./sift.h:262]   --->   Operation 854 'sext' 'tmp_439' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 855 [1/1] (1.65ns)   --->   "%p_Val2_145 = add nsw i49 %tmp_985_cast, %tmp_803" [./sift.h:315]   --->   Operation 855 'add' 'p_Val2_145' <Predicate = (tmp_774 & tmp_775)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 856 [1/1] (1.65ns)   --->   "%p_Val2_145_cast = add i48 %tmp_802, %tmp_439" [./sift.h:315]   --->   Operation 856 'add' 'p_Val2_145_cast' <Predicate = (tmp_774 & tmp_775)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 857 [1/1] (1.40ns)   --->   "%tmp_804 = icmp eq i49 %p_Val2_145, 0" [./sift.h:315]   --->   Operation 857 'icmp' 'tmp_804' <Predicate = (tmp_774 & tmp_775)> <Delay = 1.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 858 [1/1] (0.00ns)   --->   "%is_neg_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_145, i32 48)" [./sift.h:315]   --->   Operation 858 'bitselect' 'is_neg_15' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.00>
ST_26 : Operation 859 [1/1] (1.65ns)   --->   "%tmp_988_cast = sub i48 0, %p_Val2_145_cast" [./sift.h:315]   --->   Operation 859 'sub' 'tmp_988_cast' <Predicate = (tmp_774 & tmp_775)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 860 [1/1] (0.53ns)   --->   "%p_Val2_288 = select i1 %is_neg_15, i48 %tmp_988_cast, i48 %p_Val2_145_cast" [./sift.h:315]   --->   Operation 860 'select' 'p_Val2_288' <Predicate = (tmp_774 & tmp_775)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 19> <Delay = 8.28>
ST_27 : Operation 861 [1/2] (8.28ns)   --->   "%y_assign = sitofp i32 %octave_cast to float" [./sift.h:310]   --->   Operation 861 'sitofp' 'y_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 862 [1/1] (0.00ns)   --->   "%p_Val2_275_cast = zext i48 %p_Val2_288 to i49" [./sift.h:315]   --->   Operation 862 'zext' 'p_Val2_275_cast' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 863 [1/1] (0.00ns)   --->   "%p_Result_347 = call i49 @llvm.part.select.i49(i49 %p_Val2_275_cast, i32 48, i32 0) nounwind" [./sift.h:315]   --->   Operation 863 'partselect' 'p_Result_347' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 864 [1/1] (0.00ns)   --->   "%p_Result_348 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_347)" [./sift.h:315]   --->   Operation 864 'bitconcatenate' 'p_Result_348' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 865 [1/1] (2.00ns)   --->   "%tmp_805 = call i64 @llvm.cttz.i64(i64 %p_Result_348, i1 true) nounwind" [./sift.h:315]   --->   Operation 865 'cttz' 'tmp_805' <Predicate = (!tmp_804)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 866 [1/1] (0.00ns)   --->   "%num_zeros_15 = trunc i64 %tmp_805 to i32" [./sift.h:315]   --->   Operation 866 'trunc' 'num_zeros_15' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 867 [1/1] (1.57ns)   --->   "%msb_idx_11 = sub nsw i32 48, %num_zeros_15" [./sift.h:315]   --->   Operation 867 'sub' 'msb_idx_11' <Predicate = (!tmp_804)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_1623 = trunc i32 %msb_idx_11 to i31" [./sift.h:315]   --->   Operation 868 'trunc' 'tmp_1623' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_1624 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_11, i32 31)" [./sift.h:315]   --->   Operation 869 'bitselect' 'tmp_1624' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 870 [1/1] (0.44ns)   --->   "%msb_idx_12 = select i1 %tmp_1624, i31 0, i31 %tmp_1623" [./sift.h:315]   --->   Operation 870 'select' 'msb_idx_12' <Predicate = (!tmp_804)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_1625 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_12, i32 5, i32 30)" [./sift.h:315]   --->   Operation 871 'partselect' 'tmp_1625' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 872 [1/1] (1.28ns)   --->   "%icmp48 = icmp eq i26 %tmp_1625, 0" [./sift.h:315]   --->   Operation 872 'icmp' 'icmp48' <Predicate = (!tmp_804)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_1627 = trunc i31 %msb_idx_12 to i6" [./sift.h:315]   --->   Operation 873 'trunc' 'tmp_1627' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 874 [1/1] (1.30ns)   --->   "%tmp_1628 = icmp ult i31 %msb_idx_12, 31" [./sift.h:315]   --->   Operation 874 'icmp' 'tmp_1628' <Predicate = (!tmp_804)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 875 [1/1] (1.18ns)   --->   "%tmp_1629 = add i6 -31, %tmp_1627" [./sift.h:315]   --->   Operation 875 'add' 'tmp_1629' <Predicate = (!tmp_804)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_112)   --->   "%tmp_1630 = call i49 @llvm.part.select.i49(i49 %p_Val2_275_cast, i32 48, i32 0)" [./sift.h:315]   --->   Operation 876 'partselect' 'tmp_1630' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 877 [1/1] (1.18ns)   --->   "%tmp_1631 = sub i6 15, %tmp_1627" [./sift.h:315]   --->   Operation 877 'sub' 'tmp_1631' <Predicate = (!tmp_804)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_112)   --->   "%tmp_1632 = select i1 %tmp_1628, i49 %tmp_1630, i49 %p_Val2_275_cast" [./sift.h:315]   --->   Operation 878 'select' 'tmp_1632' <Predicate = (!tmp_804)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_112)   --->   "%tmp_1633 = select i1 %tmp_1628, i6 %tmp_1631, i6 %tmp_1629" [./sift.h:315]   --->   Operation 879 'select' 'tmp_1633' <Predicate = (!tmp_804)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_112)   --->   "%tmp_1634 = zext i6 %tmp_1633 to i49" [./sift.h:315]   --->   Operation 880 'zext' 'tmp_1634' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_27 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_112)   --->   "%tmp_1635 = lshr i49 %tmp_1632, %tmp_1634" [./sift.h:315]   --->   Operation 881 'lshr' 'tmp_1635' <Predicate = (!tmp_804)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 882 [1/1] (2.14ns) (out node of the LUT)   --->   "%tmp32_V_112 = trunc i49 %tmp_1635 to i32" [./sift.h:315]   --->   Operation 882 'trunc' 'tmp32_V_112' <Predicate = (!tmp_804)> <Delay = 2.14>

State 28 <SV = 20> <Delay = 3.34>
ST_28 : Operation 883 [12/12] (0.97ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 883 'call' 'v_assign' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_113)   --->   "%tmp32_V_110 = trunc i48 %p_Val2_288 to i32" [./sift.h:315]   --->   Operation 884 'trunc' 'tmp32_V_110' <Predicate = (icmp48 & !tmp_804)> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (1.55ns)   --->   "%tmp_806 = sub i31 31, %msb_idx_12" [./sift.h:315]   --->   Operation 885 'sub' 'tmp_806' <Predicate = (icmp48 & !tmp_804)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_113)   --->   "%tmp_992_cast = zext i31 %tmp_806 to i32" [./sift.h:315]   --->   Operation 886 'zext' 'tmp_992_cast' <Predicate = (icmp48 & !tmp_804)> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_113)   --->   "%tmp32_V_111 = shl i32 %tmp32_V_110, %tmp_992_cast" [./sift.h:315]   --->   Operation 887 'shl' 'tmp32_V_111' <Predicate = (icmp48 & !tmp_804)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_113 = select i1 %icmp48, i32 %tmp32_V_111, i32 %tmp32_V_112" [./sift.h:315]   --->   Operation 888 'select' 'tmp32_V_113' <Predicate = (!tmp_804)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 21> <Delay = 8.75>
ST_29 : Operation 889 [11/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 889 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 890 [2/2] (8.28ns)   --->   "%f_36 = uitofp i32 %tmp32_V_113 to float" [./sift.h:315]   --->   Operation 890 'uitofp' 'f_36' <Predicate = (!tmp_804)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 22> <Delay = 8.75>
ST_30 : Operation 891 [10/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 891 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 892 [1/2] (8.28ns)   --->   "%f_36 = uitofp i32 %tmp32_V_113 to float" [./sift.h:315]   --->   Operation 892 'uitofp' 'f_36' <Predicate = (!tmp_804)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 893 [1/1] (0.00ns)   --->   "%tmp32_V_120 = bitcast float %f_36 to i32" [./sift.h:315]   --->   Operation 893 'bitcast' 'tmp32_V_120' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_30 : Operation 894 [1/1] (0.00ns)   --->   "%p_Result_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_120, i32 23, i32 30)" [./sift.h:315]   --->   Operation 894 'partselect' 'p_Result_98' <Predicate = (!tmp_804)> <Delay = 0.00>

State 31 <SV = 23> <Delay = 8.75>
ST_31 : Operation 895 [9/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 895 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 896 [1/1] (0.98ns)   --->   "%tmp_807 = icmp ne i8 %p_Result_98, -98" [./sift.h:315]   --->   Operation 896 'icmp' 'tmp_807' <Predicate = (!tmp_804)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_103_trunc)   --->   "%tmp_1637 = trunc i32 %msb_idx_11 to i8" [./sift.h:315]   --->   Operation 897 'trunc' 'tmp_1637' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_31 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_103_trunc)   --->   "%tmp151_cast_cast = select i1 %tmp_807, i8 112, i8 111" [./sift.h:315]   --->   Operation 898 'select' 'tmp151_cast_cast' <Predicate = (!tmp_804)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 899 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_103_trunc = add i8 %tmp151_cast_cast, %tmp_1637" [./sift.h:315]   --->   Operation 899 'add' 'p_Repl2_103_trunc' <Predicate = (!tmp_804)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_736 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_15, i8 %p_Repl2_103_trunc)" [./sift.h:315]   --->   Operation 900 'bitconcatenate' 'tmp_736' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_31 : Operation 901 [1/1] (0.00ns)   --->   "%p_Result_349 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_120, i9 %tmp_736, i32 23, i32 31)" [./sift.h:315]   --->   Operation 901 'partset' 'p_Result_349' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_31 : Operation 902 [1/1] (0.00ns)   --->   "%f_37 = bitcast i32 %p_Result_349 to float" [./sift.h:315]   --->   Operation 902 'bitcast' 'f_37' <Predicate = (!tmp_804)> <Delay = 0.00>
ST_31 : Operation 903 [1/1] (0.45ns)   --->   "%p_03_i9 = select i1 %tmp_804, float 0.000000e+00, float %f_37" [./sift.h:315]   --->   Operation 903 'select' 'p_03_i9' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 24> <Delay = 8.75>
ST_32 : Operation 904 [8/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 904 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 905 [7/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 905 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 25> <Delay = 8.75>
ST_33 : Operation 906 [7/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 906 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 907 [6/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 907 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 26> <Delay = 8.75>
ST_34 : Operation 908 [6/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 908 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 909 [5/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 909 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 27> <Delay = 8.75>
ST_35 : Operation 910 [5/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 910 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 911 [4/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 911 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 28> <Delay = 8.75>
ST_36 : Operation 912 [4/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 912 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 913 [3/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 913 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 29> <Delay = 8.75>
ST_37 : Operation 914 [3/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 914 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 915 [2/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 915 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 30> <Delay = 8.75>
ST_38 : Operation 916 [2/12] (8.75ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 916 'call' 'v_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 917 [1/7] (8.34ns)   --->   "%y_assign_3 = fdiv float %p_03_i9, 3.000000e+00" [./sift.h:315]   --->   Operation 917 'fdiv' 'y_assign_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 31> <Delay = 8.13>
ST_39 : Operation 918 [1/12] (8.13ns)   --->   "%v_assign = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310]   --->   Operation 918 'call' 'v_assign' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 919 [12/12] (0.97ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 919 'call' 'v_assign_8' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 32> <Delay = 8.75>
ST_40 : Operation 920 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign to double" [./sift.h:310]   --->   Operation 920 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 921 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./sift.h:310]   --->   Operation 921 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_1563 = trunc i64 %ireg_V to i63" [./sift.h:310]   --->   Operation 922 'trunc' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 923 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:310]   --->   Operation 923 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 924 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:310]   --->   Operation 924 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_1565 = trunc i64 %ireg_V to i52" [./sift.h:310]   --->   Operation 925 'trunc' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 926 [1/1] (1.33ns)   --->   "%tmp_777 = icmp eq i63 %tmp_1563, 0" [./sift.h:310]   --->   Operation 926 'icmp' 'tmp_777' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 927 [11/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 927 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 33> <Delay = 8.75>
ST_41 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_776 = zext i11 %exp_tmp_V to i12" [./sift.h:310]   --->   Operation 928 'zext' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_720 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1565)" [./sift.h:310]   --->   Operation 929 'bitconcatenate' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 930 [1/1] (0.00ns)   --->   "%p_Result_336 = zext i53 %tmp_720 to i54" [./sift.h:310]   --->   Operation 930 'zext' 'p_Result_336' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 931 [1/1] (1.67ns)   --->   "%man_V_31 = sub i54 0, %p_Result_336" [./sift.h:310]   --->   Operation 931 'sub' 'man_V_31' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 932 [1/1] (0.53ns)   --->   "%man_V_32 = select i1 %isneg, i54 %man_V_31, i54 %p_Result_336" [./sift.h:310]   --->   Operation 932 'select' 'man_V_32' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 933 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_776" [./sift.h:310]   --->   Operation 933 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 934 [1/1] (1.11ns)   --->   "%tmp_778 = icmp sgt i12 %F2, 16" [./sift.h:310]   --->   Operation 934 'icmp' 'tmp_778' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 935 [1/1] (1.26ns)   --->   "%tmp_779 = add i12 -16, %F2" [./sift.h:310]   --->   Operation 935 'add' 'tmp_779' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 936 [1/1] (1.26ns)   --->   "%tmp_780 = sub i12 16, %F2" [./sift.h:310]   --->   Operation 936 'sub' 'tmp_780' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 937 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_778, i12 %tmp_779, i12 %tmp_780" [./sift.h:310]   --->   Operation 937 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 938 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./sift.h:310]   --->   Operation 938 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 939 [1/1] (1.11ns)   --->   "%tmp_781 = icmp eq i12 %F2, 16" [./sift.h:310]   --->   Operation 939 'icmp' 'tmp_781' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_1566 = trunc i54 %man_V_32 to i32" [./sift.h:310]   --->   Operation 940 'trunc' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 941 [1/1] (1.11ns)   --->   "%tmp_782 = icmp ult i12 %sh_amt, 54" [./sift.h:310]   --->   Operation 941 'icmp' 'tmp_782' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_1567 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:310]   --->   Operation 942 'partselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 943 [1/1] (0.94ns)   --->   "%icmp29 = icmp eq i7 %tmp_1567, 0" [./sift.h:310]   --->   Operation 943 'icmp' 'icmp29' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_783 = zext i32 %sh_amt_cast to i54" [./sift.h:310]   --->   Operation 944 'zext' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_784 = ashr i54 %man_V_32, %tmp_783" [./sift.h:310]   --->   Operation 945 'ashr' 'tmp_784' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1568 = trunc i54 %tmp_784 to i32" [./sift.h:310]   --->   Operation 946 'trunc' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node newSel28)   --->   "%p_0782_s = select i1 %isneg, i32 -1, i32 0" [./sift.h:310]   --->   Operation 947 'select' 'p_0782_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_785 = shl i32 %tmp_1566, %sh_amt_cast" [./sift.h:310]   --->   Operation 948 'shl' 'tmp_785' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp1 = xor i1 %tmp_777, true" [./sift.h:310]   --->   Operation 949 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp2 = and i1 %tmp_781, %sel_tmp1" [./sift.h:310]   --->   Operation 950 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 951 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_777, %tmp_781" [./sift.h:310]   --->   Operation 951 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:310]   --->   Operation 952 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 953 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_778, %sel_tmp6" [./sift.h:310]   --->   Operation 953 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_782, true" [./sift.h:310]   --->   Operation 954 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 955 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:310]   --->   Operation 955 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_782" [./sift.h:310]   --->   Operation 956 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_778" [./sift.h:310]   --->   Operation 957 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:310]   --->   Operation 958 'xor' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 959 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp29, %sel_tmp21" [./sift.h:310]   --->   Operation 959 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 960 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_785, i32 %tmp_1568" [./sift.h:310]   --->   Operation 960 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 961 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:310]   --->   Operation 961 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 962 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel28 = select i1 %sel_tmp9, i32 %p_0782_s, i32 %tmp_1566" [./sift.h:310]   --->   Operation 962 'select' 'newSel28' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%or_cond5 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:310]   --->   Operation 963 'or' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%newSel29 = select i1 %or_cond, i32 %newSel, i32 %newSel28" [./sift.h:310]   --->   Operation 964 'select' 'newSel29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 965 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %or_cond, %or_cond5" [./sift.h:310]   --->   Operation 965 'or' 'or_cond6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 966 [1/1] (0.45ns) (out node of the LUT)   --->   "%scale_V = select i1 %or_cond6, i32 %newSel29, i32 0" [./sift.h:310]   --->   Operation 966 'select' 'scale_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_786 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_128, i16 0)" [./sift.h:311]   --->   Operation 967 'bitconcatenate' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_959_cast = sext i48 %tmp_786 to i49" [./sift.h:311]   --->   Operation 968 'sext' 'tmp_959_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_787 = sext i32 %p_Val2_125 to i49" [./sift.h:311]   --->   Operation 969 'sext' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 970 [1/1] (1.65ns)   --->   "%r_V_27 = add nsw i49 %tmp_959_cast, %tmp_787" [./sift.h:311]   --->   Operation 970 'add' 'r_V_27' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_794 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_132, i16 0)" [./sift.h:312]   --->   Operation 971 'bitconcatenate' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_972_cast = sext i48 %tmp_794 to i49" [./sift.h:312]   --->   Operation 972 'sext' 'tmp_972_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_795 = sext i32 %p_Val2_124 to i49" [./sift.h:312]   --->   Operation 973 'sext' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 974 [1/1] (1.65ns)   --->   "%r_V_28 = add nsw i49 %tmp_972_cast, %tmp_795" [./sift.h:312]   --->   Operation 974 'add' 'r_V_28' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 975 [10/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 975 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 34> <Delay = 8.75>
ST_42 : Operation 976 [1/1] (0.00ns)   --->   "%OP1_V_43_cast = sext i49 %r_V_27 to i80" [./sift.h:311]   --->   Operation 976 'sext' 'OP1_V_43_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 977 [1/1] (0.00ns)   --->   "%OP2_V_36_cast = sext i32 %scale_V to i80" [./sift.h:311]   --->   Operation 977 'sext' 'OP2_V_36_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 978 [1/1] (6.10ns)   --->   "%p_Val2_143 = mul i80 %OP1_V_43_cast, %OP2_V_36_cast" [./sift.h:311]   --->   Operation 978 'mul' 'p_Val2_143' <Predicate = true> <Delay = 6.10> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_1569 = trunc i80 %p_Val2_143 to i79" [./sift.h:311]   --->   Operation 979 'trunc' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 980 [1/1] (1.39ns)   --->   "%tmp_788 = icmp eq i80 %p_Val2_143, 0" [./sift.h:311]   --->   Operation 980 'icmp' 'tmp_788' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 981 [1/1] (0.00ns)   --->   "%is_neg_13 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %p_Val2_143, i32 79)" [./sift.h:311]   --->   Operation 981 'bitselect' 'is_neg_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 982 [1/1] (0.00ns)   --->   "%OP1_V_44_cast = sext i49 %r_V_28 to i80" [./sift.h:312]   --->   Operation 982 'sext' 'OP1_V_44_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 983 [1/1] (6.10ns)   --->   "%p_Val2_144 = mul i80 %OP1_V_44_cast, %OP2_V_36_cast" [./sift.h:312]   --->   Operation 983 'mul' 'p_Val2_144' <Predicate = true> <Delay = 6.10> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_1594 = trunc i80 %p_Val2_144 to i79" [./sift.h:312]   --->   Operation 984 'trunc' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 985 [1/1] (1.39ns)   --->   "%tmp_796 = icmp eq i80 %p_Val2_144, 0" [./sift.h:312]   --->   Operation 985 'icmp' 'tmp_796' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 986 [1/1] (0.00ns)   --->   "%is_neg_14 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %p_Val2_144, i32 79)" [./sift.h:312]   --->   Operation 986 'bitselect' 'is_neg_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 987 [9/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 987 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 35> <Delay = 8.75>
ST_43 : Operation 988 [1/1] (1.87ns)   --->   "%tmp_962_cast = sub i79 0, %tmp_1569" [./sift.h:311]   --->   Operation 988 'sub' 'tmp_962_cast' <Predicate = (is_neg_13 & !tmp_788)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 989 [1/1] (0.59ns)   --->   "%p_Val2_266 = select i1 %is_neg_13, i79 %tmp_962_cast, i79 %tmp_1569" [./sift.h:311]   --->   Operation 989 'select' 'p_Val2_266' <Predicate = (!tmp_788)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_435 = call i62 @_ssdm_op_PartSelect.i62.i79.i32.i32(i79 %p_Val2_266, i32 17, i32 78)" [./sift.h:311]   --->   Operation 990 'partselect' 'tmp_435' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 991 [1/1] (0.00ns)   --->   "%p_Result_82 = zext i62 %tmp_435 to i64" [./sift.h:311]   --->   Operation 991 'zext' 'p_Result_82' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 992 [1/1] (2.00ns)   --->   "%tmp_789 = call i64 @llvm.ctlz.i64(i64 %p_Result_82, i1 true) nounwind" [./sift.h:311]   --->   Operation 992 'ctlz' 'tmp_789' <Predicate = (!tmp_788)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_1571 = trunc i64 %tmp_789 to i32" [./sift.h:311]   --->   Operation 993 'trunc' 'tmp_1571' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 994 [1/1] (1.34ns)   --->   "%tmp_790 = icmp eq i62 %tmp_435, 0" [./sift.h:311]   --->   Operation 994 'icmp' 'tmp_790' <Predicate = (!tmp_788)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 995 [1/1] (0.00ns)   --->   "%p_Result_83 = call i17 @_ssdm_op_PartSelect.i17.i79.i32.i32(i79 %p_Val2_266, i32 16, i32 0)" [./sift.h:311]   --->   Operation 995 'partselect' 'p_Result_83' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 996 [1/1] (0.00ns)   --->   "%p_Result_337 = call i64 @llvm.part.set.i64.i17(i64 -1, i17 %p_Result_83, i32 63, i32 47)" [./sift.h:311]   --->   Operation 996 'partset' 'p_Result_337' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 997 [1/1] (2.00ns)   --->   "%tmp_791 = call i64 @llvm.ctlz.i64(i64 %p_Result_337, i1 true) nounwind" [./sift.h:311]   --->   Operation 997 'ctlz' 'tmp_791' <Predicate = (!tmp_788)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_1572 = trunc i64 %tmp_791 to i32" [./sift.h:311]   --->   Operation 998 'trunc' 'tmp_1572' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 999 [1/1] (1.57ns)   --->   "%NZeros = add nsw i32 %tmp_1572, %tmp_1571" [./sift.h:311]   --->   Operation 999 'add' 'NZeros' <Predicate = (!tmp_788)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node msb_idx)   --->   "%num_zeros_13 = select i1 %tmp_790, i32 %NZeros, i32 %tmp_1571" [./sift.h:311]   --->   Operation 1000 'select' 'num_zeros_13' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1001 [1/1] (1.57ns) (out node of the LUT)   --->   "%msb_idx = sub nsw i32 80, %num_zeros_13" [./sift.h:311]   --->   Operation 1001 'sub' 'msb_idx' <Predicate = (!tmp_788)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_1573 = trunc i32 %msb_idx to i31" [./sift.h:311]   --->   Operation 1002 'trunc' 'tmp_1573' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_1574 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./sift.h:311]   --->   Operation 1003 'bitselect' 'tmp_1574' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_43 : Operation 1004 [1/1] (1.87ns)   --->   "%tmp_975_cast = sub i79 0, %tmp_1594" [./sift.h:312]   --->   Operation 1004 'sub' 'tmp_975_cast' <Predicate = (is_neg_14 & !tmp_796)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1005 [1/1] (0.59ns)   --->   "%p_Val2_277 = select i1 %is_neg_14, i79 %tmp_975_cast, i79 %tmp_1594" [./sift.h:312]   --->   Operation 1005 'select' 'p_Val2_277' <Predicate = (!tmp_796)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_437 = call i62 @_ssdm_op_PartSelect.i62.i79.i32.i32(i79 %p_Val2_277, i32 17, i32 78)" [./sift.h:312]   --->   Operation 1006 'partselect' 'tmp_437' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1007 [1/1] (0.00ns)   --->   "%p_Result_89 = zext i62 %tmp_437 to i64" [./sift.h:312]   --->   Operation 1007 'zext' 'p_Result_89' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1008 [1/1] (2.00ns)   --->   "%tmp_797 = call i64 @llvm.ctlz.i64(i64 %p_Result_89, i1 true) nounwind" [./sift.h:312]   --->   Operation 1008 'ctlz' 'tmp_797' <Predicate = (!tmp_796)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_1596 = trunc i64 %tmp_797 to i32" [./sift.h:312]   --->   Operation 1009 'trunc' 'tmp_1596' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1010 [1/1] (1.34ns)   --->   "%tmp_798 = icmp eq i62 %tmp_437, 0" [./sift.h:312]   --->   Operation 1010 'icmp' 'tmp_798' <Predicate = (!tmp_796)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1011 [1/1] (0.00ns)   --->   "%p_Result_90 = call i17 @_ssdm_op_PartSelect.i17.i79.i32.i32(i79 %p_Val2_277, i32 16, i32 0)" [./sift.h:312]   --->   Operation 1011 'partselect' 'p_Result_90' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1012 [1/1] (0.00ns)   --->   "%p_Result_342 = call i64 @llvm.part.set.i64.i17(i64 -1, i17 %p_Result_90, i32 63, i32 47)" [./sift.h:312]   --->   Operation 1012 'partset' 'p_Result_342' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1013 [1/1] (2.00ns)   --->   "%tmp_799 = call i64 @llvm.ctlz.i64(i64 %p_Result_342, i1 true) nounwind" [./sift.h:312]   --->   Operation 1013 'ctlz' 'tmp_799' <Predicate = (!tmp_796)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_1597 = trunc i64 %tmp_799 to i32" [./sift.h:312]   --->   Operation 1014 'trunc' 'tmp_1597' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1015 [1/1] (1.57ns)   --->   "%NZeros_1 = add nsw i32 %tmp_1597, %tmp_1596" [./sift.h:312]   --->   Operation 1015 'add' 'NZeros_1' <Predicate = (!tmp_796)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node msb_idx_9)   --->   "%num_zeros_14 = select i1 %tmp_798, i32 %NZeros_1, i32 %tmp_1596" [./sift.h:312]   --->   Operation 1016 'select' 'num_zeros_14' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1017 [1/1] (1.57ns) (out node of the LUT)   --->   "%msb_idx_9 = sub nsw i32 80, %num_zeros_14" [./sift.h:312]   --->   Operation 1017 'sub' 'msb_idx_9' <Predicate = (!tmp_796)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_1598 = trunc i32 %msb_idx_9 to i31" [./sift.h:312]   --->   Operation 1018 'trunc' 'tmp_1598' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_1599 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_9, i32 31)" [./sift.h:312]   --->   Operation 1019 'bitselect' 'tmp_1599' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_43 : Operation 1020 [8/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1020 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 36> <Delay = 8.75>
ST_44 : Operation 1021 [1/1] (0.00ns)   --->   "%p_Val2_267_cast = zext i79 %p_Val2_266 to i81" [./sift.h:311]   --->   Operation 1021 'zext' 'p_Val2_267_cast' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1022 [1/1] (0.44ns)   --->   "%msb_idx_8 = select i1 %tmp_1574, i31 0, i31 %tmp_1573" [./sift.h:311]   --->   Operation 1022 'select' 'msb_idx_8' <Predicate = (!tmp_788)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_1575 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_8, i32 5, i32 30)" [./sift.h:311]   --->   Operation 1023 'partselect' 'tmp_1575' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1024 [1/1] (1.28ns)   --->   "%icmp34 = icmp eq i26 %tmp_1575, 0" [./sift.h:311]   --->   Operation 1024 'icmp' 'icmp34' <Predicate = (!tmp_788)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_101)   --->   "%tmp32_V_98 = trunc i79 %p_Val2_266 to i32" [./sift.h:311]   --->   Operation 1025 'trunc' 'tmp32_V_98' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1026 [1/1] (1.55ns)   --->   "%tmp_792 = sub i31 31, %msb_idx_8" [./sift.h:311]   --->   Operation 1026 'sub' 'tmp_792' <Predicate = (!tmp_788)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_101)   --->   "%tmp_967_cast = zext i31 %tmp_792 to i32" [./sift.h:311]   --->   Operation 1027 'zext' 'tmp_967_cast' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_101)   --->   "%tmp32_V_99 = shl i32 %tmp32_V_98, %tmp_967_cast" [./sift.h:311]   --->   Operation 1028 'shl' 'tmp32_V_99' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_1577 = trunc i31 %msb_idx_8 to i7" [./sift.h:311]   --->   Operation 1029 'trunc' 'tmp_1577' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1030 [1/1] (1.30ns)   --->   "%tmp_1578 = icmp ult i31 %msb_idx_8, 31" [./sift.h:311]   --->   Operation 1030 'icmp' 'tmp_1578' <Predicate = (!tmp_788)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1031 [1/1] (1.23ns)   --->   "%tmp_1579 = add i7 -31, %tmp_1577" [./sift.h:311]   --->   Operation 1031 'add' 'tmp_1579' <Predicate = (!tmp_788)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_100)   --->   "%tmp_1580 = call i81 @llvm.part.select.i81(i81 %p_Val2_267_cast, i32 80, i32 0)" [./sift.h:311]   --->   Operation 1032 'partselect' 'tmp_1580' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1033 [1/1] (1.23ns)   --->   "%tmp_1581 = sub i7 -17, %tmp_1577" [./sift.h:311]   --->   Operation 1033 'sub' 'tmp_1581' <Predicate = (!tmp_788)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_100)   --->   "%tmp_1582 = select i1 %tmp_1578, i81 %tmp_1580, i81 %p_Val2_267_cast" [./sift.h:311]   --->   Operation 1034 'select' 'tmp_1582' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_100)   --->   "%tmp_1583 = select i1 %tmp_1578, i7 %tmp_1581, i7 %tmp_1579" [./sift.h:311]   --->   Operation 1035 'select' 'tmp_1583' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_100)   --->   "%tmp_1584 = zext i7 %tmp_1583 to i81" [./sift.h:311]   --->   Operation 1036 'zext' 'tmp_1584' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_44 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_100)   --->   "%tmp_1585 = lshr i81 %tmp_1582, %tmp_1584" [./sift.h:311]   --->   Operation 1037 'lshr' 'tmp_1585' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1038 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp32_V_100 = trunc i81 %tmp_1585 to i32" [./sift.h:311]   --->   Operation 1038 'trunc' 'tmp32_V_100' <Predicate = (!tmp_788)> <Delay = 2.22>
ST_44 : Operation 1039 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_101 = select i1 %icmp34, i32 %tmp32_V_99, i32 %tmp32_V_100" [./sift.h:311]   --->   Operation 1039 'select' 'tmp32_V_101' <Predicate = (!tmp_788)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1040 [1/1] (0.00ns)   --->   "%p_Val2_271_cast = zext i79 %p_Val2_277 to i81" [./sift.h:312]   --->   Operation 1040 'zext' 'p_Val2_271_cast' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1041 [1/1] (0.44ns)   --->   "%msb_idx_10 = select i1 %tmp_1599, i31 0, i31 %tmp_1598" [./sift.h:312]   --->   Operation 1041 'select' 'msb_idx_10' <Predicate = (!tmp_796)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_1600 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_10, i32 5, i32 30)" [./sift.h:312]   --->   Operation 1042 'partselect' 'tmp_1600' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1043 [1/1] (1.28ns)   --->   "%icmp41 = icmp eq i26 %tmp_1600, 0" [./sift.h:312]   --->   Operation 1043 'icmp' 'icmp41' <Predicate = (!tmp_796)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_107)   --->   "%tmp32_V_104 = trunc i79 %p_Val2_277 to i32" [./sift.h:312]   --->   Operation 1044 'trunc' 'tmp32_V_104' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1045 [1/1] (1.55ns)   --->   "%tmp_800 = sub i31 31, %msb_idx_10" [./sift.h:312]   --->   Operation 1045 'sub' 'tmp_800' <Predicate = (!tmp_796)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_107)   --->   "%tmp_980_cast = zext i31 %tmp_800 to i32" [./sift.h:312]   --->   Operation 1046 'zext' 'tmp_980_cast' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_107)   --->   "%tmp32_V_105 = shl i32 %tmp32_V_104, %tmp_980_cast" [./sift.h:312]   --->   Operation 1047 'shl' 'tmp32_V_105' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_1602 = trunc i31 %msb_idx_10 to i7" [./sift.h:312]   --->   Operation 1048 'trunc' 'tmp_1602' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1049 [1/1] (1.30ns)   --->   "%tmp_1603 = icmp ult i31 %msb_idx_10, 31" [./sift.h:312]   --->   Operation 1049 'icmp' 'tmp_1603' <Predicate = (!tmp_796)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1050 [1/1] (1.23ns)   --->   "%tmp_1604 = add i7 -31, %tmp_1602" [./sift.h:312]   --->   Operation 1050 'add' 'tmp_1604' <Predicate = (!tmp_796)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_106)   --->   "%tmp_1605 = call i81 @llvm.part.select.i81(i81 %p_Val2_271_cast, i32 80, i32 0)" [./sift.h:312]   --->   Operation 1051 'partselect' 'tmp_1605' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1052 [1/1] (1.23ns)   --->   "%tmp_1606 = sub i7 -17, %tmp_1602" [./sift.h:312]   --->   Operation 1052 'sub' 'tmp_1606' <Predicate = (!tmp_796)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_106)   --->   "%tmp_1607 = select i1 %tmp_1603, i81 %tmp_1605, i81 %p_Val2_271_cast" [./sift.h:312]   --->   Operation 1053 'select' 'tmp_1607' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_106)   --->   "%tmp_1608 = select i1 %tmp_1603, i7 %tmp_1606, i7 %tmp_1604" [./sift.h:312]   --->   Operation 1054 'select' 'tmp_1608' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_106)   --->   "%tmp_1609 = zext i7 %tmp_1608 to i81" [./sift.h:312]   --->   Operation 1055 'zext' 'tmp_1609' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_44 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_106)   --->   "%tmp_1610 = lshr i81 %tmp_1607, %tmp_1609" [./sift.h:312]   --->   Operation 1056 'lshr' 'tmp_1610' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1057 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp32_V_106 = trunc i81 %tmp_1610 to i32" [./sift.h:312]   --->   Operation 1057 'trunc' 'tmp32_V_106' <Predicate = (!tmp_796)> <Delay = 2.22>
ST_44 : Operation 1058 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_107 = select i1 %icmp41, i32 %tmp32_V_105, i32 %tmp32_V_106" [./sift.h:312]   --->   Operation 1058 'select' 'tmp32_V_107' <Predicate = (!tmp_796)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1059 [7/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1059 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 37> <Delay = 8.75>
ST_45 : Operation 1060 [2/2] (8.28ns)   --->   "%f_32 = uitofp i32 %tmp32_V_101 to float" [./sift.h:311]   --->   Operation 1060 'uitofp' 'f_32' <Predicate = (!tmp_788)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1061 [2/2] (8.28ns)   --->   "%f_34 = uitofp i32 %tmp32_V_107 to float" [./sift.h:312]   --->   Operation 1061 'uitofp' 'f_34' <Predicate = (!tmp_796)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1062 [6/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1062 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 38> <Delay = 8.75>
ST_46 : Operation 1063 [1/2] (8.28ns)   --->   "%f_32 = uitofp i32 %tmp32_V_101 to float" [./sift.h:311]   --->   Operation 1063 'uitofp' 'f_32' <Predicate = (!tmp_788)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp32_V_118 = bitcast float %f_32 to i32" [./sift.h:311]   --->   Operation 1064 'bitcast' 'tmp32_V_118' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_46 : Operation 1065 [1/1] (0.00ns)   --->   "%p_Result_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_118, i32 23, i32 30)" [./sift.h:311]   --->   Operation 1065 'partselect' 'p_Result_85' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_46 : Operation 1066 [1/2] (8.28ns)   --->   "%f_34 = uitofp i32 %tmp32_V_107 to float" [./sift.h:312]   --->   Operation 1066 'uitofp' 'f_34' <Predicate = (!tmp_796)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp32_V_119 = bitcast float %f_34 to i32" [./sift.h:312]   --->   Operation 1067 'bitcast' 'tmp32_V_119' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_46 : Operation 1068 [1/1] (0.00ns)   --->   "%p_Result_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_119, i32 23, i32 30)" [./sift.h:312]   --->   Operation 1068 'partselect' 'p_Result_92' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_46 : Operation 1069 [5/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1069 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 39> <Delay = 8.75>
ST_47 : Operation 1070 [1/1] (0.98ns)   --->   "%tmp_793 = icmp ne i8 %p_Result_85, -98" [./sift.h:311]   --->   Operation 1070 'icmp' 'tmp_793' <Predicate = (!tmp_788)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_96_trunc)   --->   "%tmp_1587 = trunc i32 %msb_idx to i8" [./sift.h:311]   --->   Operation 1071 'trunc' 'tmp_1587' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_47 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_96_trunc)   --->   "%tmp149_cast_cast = select i1 %tmp_793, i8 96, i8 95" [./sift.h:311]   --->   Operation 1072 'select' 'tmp149_cast_cast' <Predicate = (!tmp_788)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1073 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_96_trunc = add i8 %tmp149_cast_cast, %tmp_1587" [./sift.h:311]   --->   Operation 1073 'add' 'p_Repl2_96_trunc' <Predicate = (!tmp_788)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_728 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_13, i8 %p_Repl2_96_trunc)" [./sift.h:311]   --->   Operation 1074 'bitconcatenate' 'tmp_728' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_47 : Operation 1075 [1/1] (0.00ns)   --->   "%p_Result_338 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_118, i9 %tmp_728, i32 23, i32 31)" [./sift.h:311]   --->   Operation 1075 'partset' 'p_Result_338' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_47 : Operation 1076 [1/1] (0.00ns)   --->   "%f_33 = bitcast i32 %p_Result_338 to float" [./sift.h:311]   --->   Operation 1076 'bitcast' 'f_33' <Predicate = (!tmp_788)> <Delay = 0.00>
ST_47 : Operation 1077 [1/1] (0.45ns)   --->   "%x_assign_76 = select i1 %tmp_788, float 0.000000e+00, float %f_33" [./sift.h:311]   --->   Operation 1077 'select' 'x_assign_76' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1078 [1/1] (0.00ns)   --->   "%t_V_54 = bitcast float %x_assign_76 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1078 'bitcast' 't_V_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1079 [1/1] (0.00ns)   --->   "%loc_V_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_54, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1079 'partselect' 'loc_V_41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1080 [1/1] (0.98ns)   --->   "%tmp_i_i3 = icmp ult i8 %loc_V_41, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1080 'icmp' 'tmp_i_i3' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1081 [1/1] (0.98ns)   --->   "%tmp_1685_i_i3 = icmp ugt i8 %loc_V_41, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1081 'icmp' 'tmp_1685_i_i3' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1082 [1/1] (0.00ns)   --->   "%index_V_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_54, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1082 'partselect' 'index_V_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_1686_i_i3 = zext i5 %index_V_5 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1083 'zext' 'tmp_1686_i_i3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1084 [1/1] (0.00ns)   --->   "%mask_table1687_addr_3 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1084 'getelementptr' 'mask_table1687_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1085 [2/2] (1.99ns)   --->   "%mask_3 = load i23* %mask_table1687_addr_3, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1085 'load' 'mask_3' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_47 : Operation 1086 [1/1] (0.00ns)   --->   "%one_half_table2683_a_3 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1086 'getelementptr' 'one_half_table2683_a_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1087 [2/2] (1.99ns)   --->   "%one_half_3 = load i24* %one_half_table2683_a_3, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1087 'load' 'one_half_3' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_47 : Operation 1088 [1/1] (0.98ns)   --->   "%tmp_801 = icmp ne i8 %p_Result_92, -98" [./sift.h:312]   --->   Operation 1088 'icmp' 'tmp_801' <Predicate = (!tmp_796)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_100_trunc)   --->   "%tmp_1612 = trunc i32 %msb_idx_9 to i8" [./sift.h:312]   --->   Operation 1089 'trunc' 'tmp_1612' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_47 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_100_trunc)   --->   "%tmp150_cast_cast = select i1 %tmp_801, i8 96, i8 95" [./sift.h:312]   --->   Operation 1090 'select' 'tmp150_cast_cast' <Predicate = (!tmp_796)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1091 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_100_trunc = add i8 %tmp150_cast_cast, %tmp_1612" [./sift.h:312]   --->   Operation 1091 'add' 'p_Repl2_100_trunc' <Predicate = (!tmp_796)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_732 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_14, i8 %p_Repl2_100_trunc)" [./sift.h:312]   --->   Operation 1092 'bitconcatenate' 'tmp_732' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_47 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_343 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_119, i9 %tmp_732, i32 23, i32 31)" [./sift.h:312]   --->   Operation 1093 'partset' 'p_Result_343' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_47 : Operation 1094 [1/1] (0.00ns)   --->   "%f_35 = bitcast i32 %p_Result_343 to float" [./sift.h:312]   --->   Operation 1094 'bitcast' 'f_35' <Predicate = (!tmp_796)> <Delay = 0.00>
ST_47 : Operation 1095 [1/1] (0.45ns)   --->   "%x_assign_78 = select i1 %tmp_796, float 0.000000e+00, float %f_35" [./sift.h:312]   --->   Operation 1095 'select' 'x_assign_78' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1096 [1/1] (0.00ns)   --->   "%t_V_58 = bitcast float %x_assign_78 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1096 'bitcast' 't_V_58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1097 [1/1] (0.00ns)   --->   "%loc_V_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_58, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1097 'partselect' 'loc_V_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1098 [1/1] (0.98ns)   --->   "%tmp_i_i4 = icmp ult i8 %loc_V_45, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1098 'icmp' 'tmp_i_i4' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1099 [1/1] (0.98ns)   --->   "%tmp_1685_i_i4 = icmp ugt i8 %loc_V_45, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1099 'icmp' 'tmp_1685_i_i4' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1100 [1/1] (0.00ns)   --->   "%index_V_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_58, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1100 'partselect' 'index_V_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_1686_i_i4 = zext i5 %index_V_6 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1101 'zext' 'tmp_1686_i_i4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1102 [1/1] (0.00ns)   --->   "%mask_table1687_addr_4 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1102 'getelementptr' 'mask_table1687_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1103 [2/2] (1.99ns)   --->   "%mask_4 = load i23* %mask_table1687_addr_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1103 'load' 'mask_4' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_47 : Operation 1104 [1/1] (0.00ns)   --->   "%one_half_table2683_a_4 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1104 'getelementptr' 'one_half_table2683_a_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1105 [2/2] (1.99ns)   --->   "%one_half_4 = load i24* %one_half_table2683_a_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1105 'load' 'one_half_4' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_47 : Operation 1106 [4/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1106 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 40> <Delay = 8.75>
ST_48 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%p_Result_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_54, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1107 'bitselect' 'p_Result_293' <Predicate = (tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%p_Result_339 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_293, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1108 'bitconcatenate' 'p_Result_339' <Predicate = (tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1109 [1/2] (1.99ns)   --->   "%mask_3 = load i23* %mask_table1687_addr_3, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1109 'load' 'mask_3' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_48 : Operation 1110 [1/2] (1.99ns)   --->   "%one_half_3 = load i24* %one_half_table2683_a_3, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1110 'load' 'one_half_3' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_48 : Operation 1111 [1/1] (0.00ns)   --->   "%one_half_i_cast_i3 = zext i24 %one_half_3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1111 'zext' 'one_half_i_cast_i3' <Predicate = (!tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1112 [1/1] (1.57ns)   --->   "%p_Val2_185 = add i32 %t_V_54, %one_half_i_cast_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1112 'add' 'p_Val2_185' <Predicate = (!tmp_i_i3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%loc_V_42 = trunc i32 %p_Val2_185 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1113 'trunc' 'loc_V_42' <Predicate = (!tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%tmp_1688_i_i3 = xor i23 %mask_3, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1114 'xor' 'tmp_1688_i_i3' <Predicate = (!tmp_i_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%xs_sig_V_3 = and i23 %loc_V_42, %tmp_1688_i_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1115 'and' 'xs_sig_V_3' <Predicate = (!tmp_i_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%tmp_436 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_185, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1116 'partselect' 'tmp_436' <Predicate = (!tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%p_Result_340 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_436, i23 %xs_sig_V_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1117 'bitconcatenate' 'p_Result_340' <Predicate = (!tmp_i_i3)> <Delay = 0.00>
ST_48 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i3)   --->   "%sel_tmp_v_i3 = select i1 %tmp_i_i3, i32 %p_Result_339, i32 %p_Result_340" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1118 'select' 'sel_tmp_v_i3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1119 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i3 = bitcast i32 %sel_tmp_v_i3 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1119 'bitcast' 'sel_tmp_i3' <Predicate = true> <Delay = 0.51>
ST_48 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node x_assign_77)   --->   "%sel_tmp1_i3 = xor i1 %tmp_i_i3, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1120 'xor' 'sel_tmp1_i3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node x_assign_77)   --->   "%sel_tmp2_i3 = and i1 %tmp_1685_i_i3, %sel_tmp1_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1121 'and' 'sel_tmp2_i3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1122 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_77 = select i1 %sel_tmp2_i3, float %x_assign_76, float %sel_tmp_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:311]   --->   Operation 1122 'select' 'x_assign_77' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1123 [1/1] (0.00ns)   --->   "%p_Val2_274 = bitcast float %x_assign_77 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1123 'bitcast' 'p_Val2_274' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1124 [1/1] (0.00ns)   --->   "%p_Result_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_274, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1124 'bitselect' 'p_Result_341' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1125 [1/1] (0.00ns)   --->   "%loc_V_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_274, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1125 'partselect' 'loc_V_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1126 [1/1] (0.00ns)   --->   "%loc_V_44 = trunc i32 %p_Val2_274 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1126 'trunc' 'loc_V_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_1693_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_44, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1127 'bitconcatenate' 'tmp_1693_i_i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_1693_i_i_i_cast1 = zext i25 %tmp_1693_i_i_i to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1128 'zext' 'tmp_1693_i_i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i87_cast = zext i8 %loc_V_43 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1129 'zext' 'tmp_i_i_i_i87_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1130 [1/1] (1.28ns)   --->   "%sh_assign_5 = add i9 -127, %tmp_i_i_i_i87_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1130 'add' 'sh_assign_5' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1131 [1/1] (0.00ns)   --->   "%isNeg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_5, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1131 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1132 [1/1] (1.28ns)   --->   "%tmp_1694_i_i_i = sub i8 127, %loc_V_43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1132 'sub' 'tmp_1694_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_1694_i_i_i_cast = sext i8 %tmp_1694_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1133 'sext' 'tmp_1694_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1134 [1/1] (0.42ns)   --->   "%sh_assign_6 = select i1 %isNeg_5, i9 %tmp_1694_i_i_i_cast, i9 %sh_assign_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1134 'select' 'sh_assign_6' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%sh_assign_5_i_i_i_ca = sext i9 %sh_assign_6 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1135 'sext' 'sh_assign_5_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%sh_assign_5_i_i_i_ca_1 = sext i9 %sh_assign_6 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1136 'sext' 'sh_assign_5_i_i_i_ca_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_1695_i_i_i = zext i32 %sh_assign_5_i_i_i_ca to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1137 'zext' 'tmp_1695_i_i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_1696_i_i_i = lshr i25 %tmp_1693_i_i_i, %sh_assign_5_i_i_i_ca_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1138 'lshr' 'tmp_1696_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_1697_i_i_i = shl i63 %tmp_1693_i_i_i_cast1, %tmp_1695_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1139 'shl' 'tmp_1697_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1696_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1140 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_328 = zext i1 %tmp_1593 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1141 'zext' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_196)   --->   "%tmp_329 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_1697_i_i_i, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1142 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1143 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_196 = select i1 %isNeg_5, i16 %tmp_328, i16 %tmp_329" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1143 'select' 'p_Val2_196' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%p_Result_307 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_58, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1144 'bitselect' 'p_Result_307' <Predicate = (tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%p_Result_344 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_307, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1145 'bitconcatenate' 'p_Result_344' <Predicate = (tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1146 [1/2] (1.99ns)   --->   "%mask_4 = load i23* %mask_table1687_addr_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1146 'load' 'mask_4' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_48 : Operation 1147 [1/2] (1.99ns)   --->   "%one_half_4 = load i24* %one_half_table2683_a_4, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1147 'load' 'one_half_4' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_48 : Operation 1148 [1/1] (0.00ns)   --->   "%one_half_i_cast_i4 = zext i24 %one_half_4 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1148 'zext' 'one_half_i_cast_i4' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1149 [1/1] (1.57ns)   --->   "%p_Val2_188 = add i32 %t_V_58, %one_half_i_cast_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1149 'add' 'p_Val2_188' <Predicate = (!tmp_i_i4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%loc_V_46 = trunc i32 %p_Val2_188 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1150 'trunc' 'loc_V_46' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%tmp_1688_i_i4 = xor i23 %mask_4, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1151 'xor' 'tmp_1688_i_i4' <Predicate = (!tmp_i_i4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%xs_sig_V_4 = and i23 %loc_V_46, %tmp_1688_i_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1152 'and' 'xs_sig_V_4' <Predicate = (!tmp_i_i4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%tmp_438 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_188, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1153 'partselect' 'tmp_438' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%p_Result_345 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_438, i23 %xs_sig_V_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1154 'bitconcatenate' 'p_Result_345' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_48 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i4)   --->   "%sel_tmp_v_i4 = select i1 %tmp_i_i4, i32 %p_Result_344, i32 %p_Result_345" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1155 'select' 'sel_tmp_v_i4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1156 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i4 = bitcast i32 %sel_tmp_v_i4 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1156 'bitcast' 'sel_tmp_i4' <Predicate = true> <Delay = 0.51>
ST_48 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node x_assign_79)   --->   "%sel_tmp1_i4 = xor i1 %tmp_i_i4, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1157 'xor' 'sel_tmp1_i4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node x_assign_79)   --->   "%sel_tmp2_i4 = and i1 %tmp_1685_i_i4, %sel_tmp1_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1158 'and' 'sel_tmp2_i4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1159 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_79 = select i1 %sel_tmp2_i4, float %x_assign_78, float %sel_tmp_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:312]   --->   Operation 1159 'select' 'x_assign_79' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1160 [1/1] (0.00ns)   --->   "%p_Val2_285 = bitcast float %x_assign_79 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1160 'bitcast' 'p_Val2_285' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1161 [1/1] (0.00ns)   --->   "%p_Result_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_285, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1161 'bitselect' 'p_Result_346' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1162 [1/1] (0.00ns)   --->   "%loc_V_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_285, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1162 'partselect' 'loc_V_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1163 [1/1] (0.00ns)   --->   "%loc_V_48 = trunc i32 %p_Val2_285 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1163 'trunc' 'loc_V_48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_1693_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_48, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1164 'bitconcatenate' 'tmp_1693_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_1693_i_i_i99_cas = zext i25 %tmp_1693_i_i_i1 to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1165 'zext' 'tmp_1693_i_i_i99_cas' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i100_cast = zext i8 %loc_V_47 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1166 'zext' 'tmp_i_i_i_i100_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1167 [1/1] (1.28ns)   --->   "%sh_assign_7 = add i9 -127, %tmp_i_i_i_i100_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1167 'add' 'sh_assign_7' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1168 [1/1] (0.00ns)   --->   "%isNeg_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_7, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1168 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1169 [1/1] (1.28ns)   --->   "%tmp_1694_i_i_i1 = sub i8 127, %loc_V_47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1169 'sub' 'tmp_1694_i_i_i1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_1694_i_i_i103_ca = sext i8 %tmp_1694_i_i_i1 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1170 'sext' 'tmp_1694_i_i_i103_ca' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1171 [1/1] (0.42ns)   --->   "%sh_assign_8 = select i1 %isNeg_6, i9 %tmp_1694_i_i_i103_ca, i9 %sh_assign_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1171 'select' 'sh_assign_8' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%sh_assign_5_i_i_i = sext i9 %sh_assign_8 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1172 'sext' 'sh_assign_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%sh_assign_5_i_i_i104_1 = sext i9 %sh_assign_8 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1173 'sext' 'sh_assign_5_i_i_i104_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_1695_i_i_i1 = zext i32 %sh_assign_5_i_i_i to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1174 'zext' 'tmp_1695_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_1696_i_i_i1 = lshr i25 %tmp_1693_i_i_i1, %sh_assign_5_i_i_i104_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1175 'lshr' 'tmp_1696_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_1697_i_i_i1 = shl i63 %tmp_1693_i_i_i99_cas, %tmp_1695_i_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1176 'shl' 'tmp_1697_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_1618 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1696_i_i_i1, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1177 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_332 = zext i1 %tmp_1618 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1178 'zext' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_200)   --->   "%tmp_333 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_1697_i_i_i1, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1179 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1180 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_200 = select i1 %isNeg_6, i16 %tmp_332, i16 %tmp_333" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1180 'select' 'p_Val2_200' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1181 [3/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1181 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 41> <Delay = 8.75>
ST_49 : Operation 1182 [1/1] (1.24ns)   --->   "%p_Val2_i_i_i4 = sub i16 0, %p_Val2_196" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1182 'sub' 'p_Val2_i_i_i4' <Predicate = (p_Result_341)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1183 [1/1] (0.47ns)   --->   "%p_Val2_276 = select i1 %p_Result_341, i16 %p_Val2_i_i_i4, i16 %p_Val2_196" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:311]   --->   Operation 1183 'select' 'p_Val2_276' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1184 [1/1] (1.24ns)   --->   "%p_Val2_i_i_i5 = sub i16 0, %p_Val2_200" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1184 'sub' 'p_Val2_i_i_i5' <Predicate = (p_Result_346)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1185 [1/1] (0.47ns)   --->   "%p_Val2_287 = select i1 %p_Result_346, i16 %p_Val2_i_i_i5, i16 %p_Val2_200" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312]   --->   Operation 1185 'select' 'p_Val2_287' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1186 [2/12] (8.75ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1186 'call' 'v_assign_8' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 42> <Delay = 8.13>
ST_50 : Operation 1187 [1/12] (8.13ns)   --->   "%v_assign_8 = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315]   --->   Operation 1187 'call' 'v_assign_8' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 43> <Delay = 7.15>
ST_51 : Operation 1188 [1/1] (2.65ns)   --->   "%d_assign_s = fpext float %v_assign_8 to double" [./sift.h:315]   --->   Operation 1188 'fpext' 'd_assign_s' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1189 [1/1] (0.00ns)   --->   "%ireg_V_7 = bitcast double %d_assign_s to i64" [./sift.h:315]   --->   Operation 1189 'bitcast' 'ireg_V_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_1638 = trunc i64 %ireg_V_7 to i63" [./sift.h:315]   --->   Operation 1190 'trunc' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1191 [1/1] (0.00ns)   --->   "%isneg_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)" [./sift.h:315]   --->   Operation 1191 'bitselect' 'isneg_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1192 [1/1] (0.00ns)   --->   "%exp_tmp_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)" [./sift.h:315]   --->   Operation 1192 'partselect' 'exp_tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_808 = zext i11 %exp_tmp_V_7 to i12" [./sift.h:315]   --->   Operation 1193 'zext' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_1640 = trunc i64 %ireg_V_7 to i52" [./sift.h:315]   --->   Operation 1194 'trunc' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_737 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1640)" [./sift.h:315]   --->   Operation 1195 'bitconcatenate' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1196 [1/1] (0.00ns)   --->   "%p_Result_350 = zext i53 %tmp_737 to i54" [./sift.h:315]   --->   Operation 1196 'zext' 'p_Result_350' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1197 [1/1] (1.67ns)   --->   "%man_V_34 = sub i54 0, %p_Result_350" [./sift.h:315]   --->   Operation 1197 'sub' 'man_V_34' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1198 [1/1] (0.53ns)   --->   "%man_V_35 = select i1 %isneg_7, i54 %man_V_34, i54 %p_Result_350" [./sift.h:315]   --->   Operation 1198 'select' 'man_V_35' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1199 [1/1] (1.33ns)   --->   "%tmp_809 = icmp eq i63 %tmp_1638, 0" [./sift.h:315]   --->   Operation 1199 'icmp' 'tmp_809' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1200 [1/1] (1.26ns)   --->   "%F2_7 = sub i12 1075, %tmp_808" [./sift.h:315]   --->   Operation 1200 'sub' 'F2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1201 [1/1] (1.11ns)   --->   "%tmp_810 = icmp sgt i12 %F2_7, 16" [./sift.h:315]   --->   Operation 1201 'icmp' 'tmp_810' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1202 [1/1] (1.26ns)   --->   "%tmp_811 = add i12 -16, %F2_7" [./sift.h:315]   --->   Operation 1202 'add' 'tmp_811' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1203 [1/1] (1.26ns)   --->   "%tmp_812 = sub i12 16, %F2_7" [./sift.h:315]   --->   Operation 1203 'sub' 'tmp_812' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1204 [1/1] (0.55ns)   --->   "%sh_amt_7 = select i1 %tmp_810, i12 %tmp_811, i12 %tmp_812" [./sift.h:315]   --->   Operation 1204 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1205 [1/1] (1.11ns)   --->   "%tmp_813 = icmp eq i12 %F2_7, 16" [./sift.h:315]   --->   Operation 1205 'icmp' 'tmp_813' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_1641 = trunc i54 %man_V_35 to i32" [./sift.h:315]   --->   Operation 1206 'trunc' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_1642 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7, i32 5, i32 11)" [./sift.h:315]   --->   Operation 1207 'partselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1208 [1/1] (0.94ns)   --->   "%icmp51 = icmp eq i7 %tmp_1642, 0" [./sift.h:315]   --->   Operation 1208 'icmp' 'icmp51' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1209 [1/1] (0.46ns)   --->   "%sel_tmp38_demorgan = or i1 %tmp_809, %tmp_813" [./sift.h:315]   --->   Operation 1209 'or' 'sel_tmp38_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39)   --->   "%sel_tmp38 = xor i1 %sel_tmp38_demorgan, true" [./sift.h:315]   --->   Operation 1210 'xor' 'sel_tmp38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1211 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp39 = and i1 %tmp_810, %sel_tmp38" [./sift.h:315]   --->   Operation 1211 'and' 'sel_tmp39' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp54)   --->   "%sel_tmp53_demorgan = or i1 %sel_tmp38_demorgan, %tmp_810" [./sift.h:315]   --->   Operation 1212 'or' 'sel_tmp53_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp54)   --->   "%sel_tmp53 = xor i1 %sel_tmp53_demorgan, true" [./sift.h:315]   --->   Operation 1213 'xor' 'sel_tmp53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1214 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp54 = and i1 %icmp51, %sel_tmp53" [./sift.h:315]   --->   Operation 1214 'and' 'sel_tmp54' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 44> <Delay = 8.62>
ST_52 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_1620 = trunc i32 %p_Val2_164 to i8" [./sift.h:314]   --->   Operation 1215 'trunc' 'tmp_1620' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00>
ST_52 : Operation 1216 [1/1] (0.00ns)   --->   "%sh_amt_8_cast = sext i12 %sh_amt_7 to i32" [./sift.h:315]   --->   Operation 1216 'sext' 'sh_amt_8_cast' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00>
ST_52 : Operation 1217 [1/1] (1.11ns)   --->   "%tmp_814 = icmp ult i12 %sh_amt_7, 54" [./sift.h:315]   --->   Operation 1217 'icmp' 'tmp_814' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node newSel30)   --->   "%tmp_815 = zext i32 %sh_amt_8_cast to i54" [./sift.h:315]   --->   Operation 1218 'zext' 'tmp_815' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54)> <Delay = 0.00>
ST_52 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node newSel30)   --->   "%tmp_816 = ashr i54 %man_V_35, %tmp_815" [./sift.h:315]   --->   Operation 1219 'ashr' 'tmp_816' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node newSel30)   --->   "%tmp_1643 = trunc i54 %tmp_816 to i32" [./sift.h:315]   --->   Operation 1220 'trunc' 'tmp_1643' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & !sel_tmp54)> <Delay = 0.00>
ST_52 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node newSel31)   --->   "%p_0858_s = select i1 %isneg_7, i32 -1, i32 0" [./sift.h:315]   --->   Operation 1221 'select' 'p_0858_s' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node newSel30)   --->   "%tmp_817 = shl i32 %tmp_1641, %sh_amt_8_cast" [./sift.h:315]   --->   Operation 1222 'shl' 'tmp_817' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & sel_tmp54) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775 & sel_tmp54)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%sel_tmp33 = xor i1 %tmp_809, true" [./sift.h:315]   --->   Operation 1223 'xor' 'sel_tmp33' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%sel_tmp34 = and i1 %tmp_813, %sel_tmp33" [./sift.h:315]   --->   Operation 1224 'and' 'sel_tmp34' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp41)   --->   "%sel_tmp40 = xor i1 %tmp_814, true" [./sift.h:315]   --->   Operation 1225 'xor' 'sel_tmp40' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1226 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp41 = and i1 %sel_tmp39, %sel_tmp40" [./sift.h:315]   --->   Operation 1226 'and' 'sel_tmp41' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%sel_tmp47 = and i1 %sel_tmp39, %tmp_814" [./sift.h:315]   --->   Operation 1227 'and' 'sel_tmp47' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1228 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel30 = select i1 %sel_tmp54, i32 %tmp_817, i32 %tmp_1643" [./sift.h:315]   --->   Operation 1228 'select' 'newSel30' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1229 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond7 = or i1 %sel_tmp54, %sel_tmp47" [./sift.h:315]   --->   Operation 1229 'or' 'or_cond7' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1230 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel31 = select i1 %sel_tmp41, i32 %p_0858_s, i32 %tmp_1641" [./sift.h:315]   --->   Operation 1230 'select' 'newSel31' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%or_cond8 = or i1 %sel_tmp41, %sel_tmp34" [./sift.h:315]   --->   Operation 1231 'or' 'or_cond8' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node newSel33)   --->   "%newSel32 = select i1 %or_cond7, i32 %newSel30, i32 %newSel31" [./sift.h:315]   --->   Operation 1232 'select' 'newSel32' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1233 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond9 = or i1 %or_cond7, %or_cond8" [./sift.h:315]   --->   Operation 1233 'or' 'or_cond9' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1234 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel33 = select i1 %or_cond9, i32 %newSel32, i32 0" [./sift.h:315]   --->   Operation 1234 'select' 'newSel33' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1235 [1/1] (0.00ns)   --->   "%OP2_V_37_cast = sext i32 %newSel33 to i48" [./sift.h:315]   --->   Operation 1235 'sext' 'OP2_V_37_cast' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00>
ST_52 : Operation 1236 [1/1] (5.02ns)   --->   "%p_Val2_146 = mul i48 104857, %OP2_V_37_cast" [./sift.h:315]   --->   Operation 1236 'mul' 'p_Val2_146' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1237 [1/1] (0.00ns)   --->   "%kpt_sigma_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_146, i32 16, i32 47)" [./sift.h:315]   --->   Operation 1237 'partselect' 'kpt_sigma_V' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.00>
ST_52 : Operation 1238 [1/1] (0.97ns)   --->   "br label %.loopexit1046" [./sift.h:317]   --->   Operation 1238 'br' <Predicate = (!tmp_711 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775) | (tmp_690 & icmp & icmp15 & icmp18 & !tmp_751 & !tmp_765 & tmp_774 & tmp_775)> <Delay = 0.97>
ST_52 : Operation 1239 [1/1] (0.00ns)   --->   "%kpt_pt_y_write_assig = phi i16 [ %kpt_pt_y_read_1, %.loopexit ], [ %kpt_pt_y_read_1, %4 ], [ %p_Val2_287, %_ifconv ], [ %kpt_pt_y_read_1, %._crit_edge19 ], [ %kpt_pt_y_read_1, %.loopexit1046.loopexit ]"   --->   Operation 1239 'phi' 'kpt_pt_y_write_assig' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1240 [1/1] (0.00ns)   --->   "%kpt_sigma_V_write_as = phi i32 [ %kpt_sigma_V_read_1, %.loopexit ], [ %kpt_sigma_V_read_1, %4 ], [ %kpt_sigma_V, %_ifconv ], [ %kpt_sigma_V_read_1, %._crit_edge19 ], [ %kpt_sigma_V_read_1, %.loopexit1046.loopexit ]" [./sift.h:318]   --->   Operation 1240 'phi' 'kpt_sigma_V_write_as' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1241 [1/1] (0.00ns)   --->   "%kpt_pt_x_write_assig = phi i16 [ %kpt_pt_x_read_1, %.loopexit ], [ %kpt_pt_x_read_1, %4 ], [ %p_Val2_276, %_ifconv ], [ %kpt_pt_x_read_1, %._crit_edge19 ], [ %kpt_pt_x_read_1, %.loopexit1046.loopexit ]"   --->   Operation 1241 'phi' 'kpt_pt_x_write_assig' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1242 [1/1] (0.00ns)   --->   "%kpt_response_V_write = phi i32 [ %kpt_response_V_read_1, %.loopexit ], [ %kpt_response_V_read_1, %4 ], [ %agg_result_V_i_i3, %_ifconv ], [ %kpt_response_V_read_1, %._crit_edge19 ], [ %kpt_response_V_read_1, %.loopexit1046.loopexit ]" [./sift.h:318]   --->   Operation 1242 'phi' 'kpt_response_V_write' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1243 [1/1] (0.00ns)   --->   "%c_1 = phi i32 [ %p_Val2_128, %.loopexit ], [ %p_Val2_128, %4 ], [ %p_Val2_128, %_ifconv ], [ %p_Val2_128, %._crit_edge19 ], [ %c_1_ph, %.loopexit1046.loopexit ]"   --->   Operation 1243 'phi' 'c_1' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1244 [1/1] (0.00ns)   --->   "%kpt_octave_write_ass = phi i8 [ %kpt_octave_read_1, %.loopexit ], [ %kpt_octave_read_1, %4 ], [ %tmp_1619, %_ifconv ], [ %kpt_octave_read_1, %._crit_edge19 ], [ %kpt_octave_read_1, %.loopexit1046.loopexit ]" [./sift.h:318]   --->   Operation 1244 'phi' 'kpt_octave_write_ass' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1245 [1/1] (0.00ns)   --->   "%r_1 = phi i32 [ %p_Val2_132, %.loopexit ], [ %p_Val2_132, %4 ], [ %p_Val2_132, %_ifconv ], [ %p_Val2_132, %._crit_edge19 ], [ %r_1_ph, %.loopexit1046.loopexit ]"   --->   Operation 1245 'phi' 'r_1' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1246 [1/1] (0.00ns)   --->   "%kpt_layer_write_assi = phi i8 [ %kpt_layer_read_1, %.loopexit ], [ %kpt_layer_read_1, %4 ], [ %tmp_1620, %_ifconv ], [ %kpt_layer_read_1, %._crit_edge19 ], [ %kpt_layer_read_1, %.loopexit1046.loopexit ]" [./sift.h:318]   --->   Operation 1246 'phi' 'kpt_layer_write_assi' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1247 [1/1] (0.00ns)   --->   "%layer_1 = phi i32 [ %p_Val2_164, %.loopexit ], [ %p_Val2_164, %4 ], [ %p_Val2_164, %_ifconv ], [ %p_Val2_164, %._crit_edge19 ], [ %layer_1_ph, %.loopexit1046.loopexit ]"   --->   Operation 1247 'phi' 'layer_1' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1248 [1/1] (0.00ns)   --->   "%p_s = phi i1 [ false, %.loopexit ], [ false, %4 ], [ true, %_ifconv ], [ false, %._crit_edge19 ], [ false, %.loopexit1046.loopexit ]"   --->   Operation 1248 'phi' 'p_s' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1249 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } undef, i1 %p_s, 0" [./sift.h:318]   --->   Operation 1249 'insertvalue' 'mrv' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1250 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv, i32 %layer_1, 1" [./sift.h:318]   --->   Operation 1250 'insertvalue' 'mrv_1' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1251 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_1, i32 %r_1, 2" [./sift.h:318]   --->   Operation 1251 'insertvalue' 'mrv_2' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1252 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_2, i32 %c_1, 3" [./sift.h:318]   --->   Operation 1252 'insertvalue' 'mrv_3' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1253 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_3, i16 %kpt_pt_x_write_assig, 4" [./sift.h:318]   --->   Operation 1253 'insertvalue' 'mrv_4' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1254 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_4, i16 %kpt_pt_y_write_assig, 5" [./sift.h:318]   --->   Operation 1254 'insertvalue' 'mrv_5' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1255 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_5, i32 %kpt_sigma_V_write_as, 6" [./sift.h:318]   --->   Operation 1255 'insertvalue' 'mrv_6' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1256 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_6, i32 %kpt_response_V_write, 7" [./sift.h:318]   --->   Operation 1256 'insertvalue' 'mrv_7' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1257 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_7, i8 %kpt_octave_write_ass, 8" [./sift.h:318]   --->   Operation 1257 'insertvalue' 'mrv_8' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1258 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_8, i8 %kpt_layer_write_assi, 9" [./sift.h:318]   --->   Operation 1258 'insertvalue' 'mrv_9' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>
ST_52 : Operation 1259 [1/1] (0.00ns)   --->   "ret { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %mrv_9" [./sift.h:318]   --->   Operation 1259 'ret' <Predicate = (!tmp_711) | (!tmp_690) | (or_cond_223) | (!or_cond5_224) | (!or_cond6_225) | (icmp & icmp15 & icmp18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	wire read on port 'dog_pyr_0_cols_read' [40]  (0 ns)
	'add' operation ('tmp', ./sift.h:272) [46]  (1.58 ns)

 <State 2>: 4.57ns
The critical path consists of the following:
	'phi' operation ('i_op', ./sift.h:269) with incoming values : ('c_read_cast') ('tmp_743', ./sift.h:269) [50]  (0 ns)
	'add' operation ('tmp_1498', ./sift.h:244) [66]  (1.29 ns)
	'add' operation ('tmp_281', ./sift.h:270) [69]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_0_val_V_add', ./sift.h:270) [71]  (0 ns)
	'load' operation ('dog_pyr_0_val_V_loa', ./sift.h:270) on array 'dog_pyr_0_val_V' [86]  (2 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'add' operation ('tmp_1501', ./sift.h:244) [77]  (1.29 ns)
	'add' operation ('tmp_282', ./sift.h:270) [78]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_3_val_V_add_15', ./sift.h:270) [83]  (0 ns)
	'load' operation ('dog_pyr_3_val_V_loa_19', ./sift.h:270) on array 'dog_pyr_3_val_V' [96]  (2 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_18', ./sift.h:270) on array 'dog_pyr_0_val_V' [93]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:270) [230]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:252) [232]  (1.58 ns)
	'sub' operation ('__Val2__', ./sift.h:252) [236]  (0 ns)
	'add' operation ('r.V', ./sift.h:252) [239]  (2.14 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_20', ./sift.h:245) on array 'dog_pyr_0_val_V' [165]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:245) [243]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:253) [245]  (1.58 ns)
	'sub' operation ('__Val2__', ./sift.h:253) [249]  (0 ns)
	'add' operation ('r.V', ./sift.h:253) [252]  (2.14 ns)

 <State 6>: 4.63ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_22', ./sift.h:245) on array 'dog_pyr_0_val_V' [195]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:245) [200]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:251) [209]  (1.58 ns)

 <State 7>: 6.2ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_24', ./sift.h:245) on array 'dog_pyr_0_val_V' [211]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:245) [216]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:251) [218]  (0 ns)
	'add' operation ('r.V', ./sift.h:251) [226]  (2.14 ns)
	'call' operation ('call_ret', ./sift.h:257) to 'solve<ap_fixed >' [254]  (1.01 ns)

 <State 8>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ret', ./sift.h:257) to 'solve<ap_fixed >' [254]  (0 ns)
	'sub' operation ('__Val2__', ./sift.h:261) [265]  (1.58 ns)
	'select' operation ('tmp.V', ./sift.h:270) [359]  (0.457 ns)
	'cttz' operation ('num_zeros', ./sift.h:270) [361]  (1.63 ns)
	'shl' operation ('tmp32.V', ./sift.h:270) [362]  (1.79 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:269) [297]  (8.29 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:269) [297]  (8.29 ns)

 <State 11>: 5.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_742', ./sift.h:269) [300]  (0.987 ns)
	'add' operation ('p_Repl2_86_trunc', ./sift.h:269) [304]  (1.82 ns)
	'select' operation ('x', ./sift.h:269) [308]  (0.457 ns)
	'getelementptr' operation ('mask_table1687_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) [317]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) on array 'mask_table1687' [318]  (2 ns)

 <State 12>: 4.55ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) on array 'one_half_table2683' [320]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) [322]  (1.58 ns)
	'select' operation ('sel_tmp_v_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) [328]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:269) [332]  (0.464 ns)

 <State 13>: 7.97ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [471]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [475]  (0.421 ns)
	'shl' operation ('tmp_1705_i_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [480]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [484]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [485]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:271) [486]  (0 ns)
	'add' operation ('tmp_749', ./sift.h:271) [487]  (1.58 ns)
	'icmp' operation ('icmp26', ./sift.h:272) [490]  (1.3 ns)

 <State 14>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp_750', ./sift.h:272) [488]  (1.31 ns)
	'or' operation ('or_cond_223', ./sift.h:272) [491]  (0.464 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('c_read_cast') ('tmp_743', ./sift.h:269) [504]  (0.978 ns)

 <State 15>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('kpt.pt.y') ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312) [1093]  (0.978 ns)

 <State 16>: 4.57ns
The critical path consists of the following:
	'add' operation ('tmp_1553', ./sift.h:288) [528]  (1.29 ns)
	'add' operation ('tmp_310', ./sift.h:270) [529]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_4_val_V_add_24', ./sift.h:270) [535]  (0 ns)
	'load' operation ('dog_pyr_4_val_V_loa_27', ./sift.h:270) on array 'dog_pyr_4_val_V' [547]  (2 ns)

 <State 17>: 4.56ns
The critical path consists of the following:
	'add' operation ('tmp_1558', ./sift.h:289) [585]  (1.27 ns)
	'add' operation ('tmp_319', ./sift.h:289) [587]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_0_val_V_add_29', ./sift.h:289) [589]  (0 ns)
	'load' operation ('dog_pyr_0_val_V_loa_29', ./sift.h:289) on array 'dog_pyr_0_val_V' [615]  (2 ns)

 <State 18>: 2ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_29', ./sift.h:289) on array 'dog_pyr_0_val_V' [615]  (2 ns)

 <State 19>: 8.6ns
The critical path consists of the following:
	'add' operation ('tmp_1291_t', ./sift.h:287) [624]  (0.949 ns)
	'mux' operation ('__Val2__', ./sift.h:270) [630]  (1.06 ns)
	'sub' operation ('r.V', ./sift.h:290) [635]  (1.58 ns)
	'mul' operation ('__Val2__', ./sift.h:292) [647]  (5.02 ns)

 <State 20>: 7.54ns
The critical path consists of the following:
	'add' operation ('r.V', ./sift.h:292) [650]  (2.52 ns)
	'sub' operation ('p_neg', ./sift.h:292) [652]  (1.73 ns)
	'sub' operation ('p_neg_t', ./sift.h:292) [655]  (1.72 ns)
	'select' operation ('__Val2__', ./sift.h:292) [658]  (0 ns)
	'add' operation ('__Val2__', ./sift.h:293) [660]  (1.58 ns)

 <State 21>: 5.88ns
The critical path consists of the following:
	'sub' operation ('__Val2__', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:146->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294) [661]  (1.58 ns)
	'select' operation ('agg_result_V_i_i3', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:294) [664]  (0.457 ns)
	'sub' operation ('r.V', ./sift.h:294) [668]  (1.59 ns)
	'icmp' operation ('tmp_765', ./sift.h:294) [669]  (1.28 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('kpt.pt.y') ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312) [1093]  (0.978 ns)

 <State 22>: 4.63ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_31', ./sift.h:289) on array 'dog_pyr_0_val_V' [682]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:289) [687]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:302) [696]  (1.58 ns)

 <State 23>: 5.19ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_33', ./sift.h:289) on array 'dog_pyr_0_val_V' [698]  (2 ns)
	'mux' operation ('__Val2__', ./sift.h:289) [703]  (1.06 ns)
	'sub' operation ('__Val2__', ./sift.h:302) [705]  (0 ns)
	'add' operation ('r.V', ./sift.h:302) [713]  (2.14 ns)

 <State 24>: 7.99ns
The critical path consists of the following:
	'mul' operation ('p_Val2_140', ./sift.h:304) [718]  (5.02 ns)
	'sub' operation ('__Val2__', ./sift.h:304) [721]  (1.66 ns)
	'icmp' operation ('tmp_774', ./sift.h:305) [723]  (1.31 ns)

 <State 25>: 7.48ns
The critical path consists of the following:
	'mul' operation ('r.V', ./sift.h:305) [729]  (7.48 ns)

 <State 26>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('y', ./sift.h:310) [738]  (8.29 ns)

 <State 27>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('y', ./sift.h:310) [738]  (8.29 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'sub' operation ('tmp_806', ./sift.h:315) [1015]  (1.56 ns)
	'shl' operation ('tmp32.V', ./sift.h:315) [1017]  (0 ns)
	'select' operation ('tmp32.V', ./sift.h:315) [1028]  (1.79 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.75 ns)

 <State 39>: 8.13ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:310) to 'pow_generic<float>' [739]  (8.13 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.75 ns)

 <State 50>: 8.13ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:315) to 'pow_generic<float>' [1041]  (8.13 ns)

 <State 51>: 7.15ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:315) [1042]  (2.66 ns)
	'sub' operation ('F2', ./sift.h:315) [1054]  (1.27 ns)
	'add' operation ('tmp_811', ./sift.h:315) [1056]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:315) [1058]  (0.557 ns)
	'icmp' operation ('icmp51', ./sift.h:315) [1064]  (0.946 ns)
	'and' operation ('sel_tmp54', ./sift.h:315) [1080]  (0.464 ns)

 <State 52>: 8.63ns
The critical path consists of the following:
	'shl' operation ('tmp_817', ./sift.h:315) [1069]  (0 ns)
	'select' operation ('newSel30', ./sift.h:315) [1081]  (2.17 ns)
	'select' operation ('newSel32', ./sift.h:315) [1085]  (0 ns)
	'select' operation ('newSel33', ./sift.h:315) [1087]  (0.457 ns)
	'mul' operation ('__Val2__', ./sift.h:315) [1089]  (5.02 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('kpt.pt.y') ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312) [1093]  (0.978 ns)
	'phi' operation ('__Val2__') with incoming values : ('kpt.pt.y') ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./sift.h:312) [1093]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
