// Seed: 3066586357
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  logic id_2;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    input tri id_14
    , id_22,
    output tri id_15,
    output supply1 id_16,
    input wand id_17,
    input supply1 id_18,
    output logic id_19,
    input supply0 id_20
);
  always @(-1 or posedge id_0) if (-1) id_19 = id_1;
  module_0 modCall_1 (id_22);
endmodule
