$date
	Fri Sep 05 21:30:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_latch_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " q_bar $end
$var wire 1 # rst_n $end
$var wire 1 $ t $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
0#
1"
0!
$end
#5
1!
#10
0!
1#
#15
1!
#20
0!
0$
#25
1!
#30
0!
#35
1!
#40
0!
1$
#45
0"
1%
1!
#50
0!
0$
#55
1!
#60
0!
1$
#65
1"
0%
1!
#70
0!
0$
#75
1!
#80
0!
1$
#85
0"
1%
1!
#90
0!
#95
1"
0%
1!
#100
0!
0$
#105
1!
#110
0!
1$
#115
0"
1%
1!
#120
1"
0%
0!
0#
#125
1!
#130
0!
0$
#135
1!
#140
0!
#145
1!
#150
0!
