# system info cpu_sys on 2018.04.14.04:38:25
system_info:
name,value
DEVICE,EP4CE30F23C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1523680674
#
#
# Files generated for cpu_sys on 2018.04.14.04:38:25
files:
filepath,kind,attributes,module,is_top
simulation/cpu_sys.v,VERILOG,,cpu_sys,true
simulation/submodules/cpu_sys_altpll_0.vo,VERILOG,,cpu_sys_altpll_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.mif,MIF,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.hex,HEX,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.mif,MIF,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0.sdc,SDC,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.dat,DAT,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.dat,DAT,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_b.dat,DAT,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_ociram_default_contents.hex,HEX,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_nios2_waves.do,OTHER,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.hex,HEX,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_oci_test_bench.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_test_bench.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_nios2_qsys_0_rf_ram_a.mif,MIF,,cpu_sys_nios2_qsys_0,false
simulation/submodules/cpu_sys_cpu_mem.v,VERILOG,,cpu_sys_cpu_mem,false
simulation/submodules/cpu_sys_pio_0.v,VERILOG,,cpu_sys_pio_0,false
simulation/submodules/cpu_sys_jtag_uart_0.v,VERILOG,,cpu_sys_jtag_uart_0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/cpu_sys_addr_router.sv,SYSTEM_VERILOG,,cpu_sys_addr_router,false
simulation/submodules/cpu_sys_addr_router_001.sv,SYSTEM_VERILOG,,cpu_sys_addr_router_001,false
simulation/submodules/cpu_sys_id_router.sv,SYSTEM_VERILOG,,cpu_sys_id_router,false
simulation/submodules/cpu_sys_id_router_001.sv,SYSTEM_VERILOG,,cpu_sys_id_router_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/cpu_sys_cmd_xbar_demux.sv,SYSTEM_VERILOG,,cpu_sys_cmd_xbar_demux,false
simulation/submodules/cpu_sys_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,cpu_sys_cmd_xbar_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_sys_cmd_xbar_mux,false
simulation/submodules/cpu_sys_cmd_xbar_mux.sv,SYSTEM_VERILOG,,cpu_sys_cmd_xbar_mux,false
simulation/submodules/cpu_sys_rsp_xbar_demux_001.sv,SYSTEM_VERILOG,,cpu_sys_rsp_xbar_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_sys_rsp_xbar_mux,false
simulation/submodules/cpu_sys_rsp_xbar_mux.sv,SYSTEM_VERILOG,,cpu_sys_rsp_xbar_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_sys_rsp_xbar_mux_001,false
simulation/submodules/cpu_sys_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,cpu_sys_rsp_xbar_mux_001,false
simulation/submodules/cpu_sys_irq_mapper.sv,SYSTEM_VERILOG,,cpu_sys_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cpu_sys.altpll_0,cpu_sys_altpll_0
cpu_sys.nios2_qsys_0,cpu_sys_nios2_qsys_0
cpu_sys.cpu_mem,cpu_sys_cpu_mem
cpu_sys.pio_0,cpu_sys_pio_0
cpu_sys.jtag_uart_0,cpu_sys_jtag_uart_0
cpu_sys.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
cpu_sys.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
cpu_sys.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
cpu_sys.altpll_0_pll_slave_translator,altera_merlin_slave_translator
cpu_sys.cpu_mem_s1_translator,altera_merlin_slave_translator
cpu_sys.pio_0_s1_translator,altera_merlin_slave_translator
cpu_sys.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
cpu_sys.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
cpu_sys.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
cpu_sys.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu_sys.altpll_0_pll_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu_sys.cpu_mem_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu_sys.pio_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu_sys.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
cpu_sys.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_sys.altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_sys.cpu_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_sys.pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_sys.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_sys.addr_router,cpu_sys_addr_router
cpu_sys.addr_router_001,cpu_sys_addr_router_001
cpu_sys.id_router,cpu_sys_id_router
cpu_sys.id_router_002,cpu_sys_id_router
cpu_sys.id_router_001,cpu_sys_id_router_001
cpu_sys.id_router_003,cpu_sys_id_router_001
cpu_sys.id_router_004,cpu_sys_id_router_001
cpu_sys.rst_controller,altera_reset_controller
cpu_sys.cmd_xbar_demux,cpu_sys_cmd_xbar_demux
cpu_sys.cmd_xbar_demux_001,cpu_sys_cmd_xbar_demux_001
cpu_sys.rsp_xbar_demux,cpu_sys_cmd_xbar_demux_001
cpu_sys.rsp_xbar_demux_002,cpu_sys_cmd_xbar_demux_001
cpu_sys.cmd_xbar_mux,cpu_sys_cmd_xbar_mux
cpu_sys.cmd_xbar_mux_002,cpu_sys_cmd_xbar_mux
cpu_sys.rsp_xbar_demux_001,cpu_sys_rsp_xbar_demux_001
cpu_sys.rsp_xbar_demux_003,cpu_sys_rsp_xbar_demux_001
cpu_sys.rsp_xbar_demux_004,cpu_sys_rsp_xbar_demux_001
cpu_sys.rsp_xbar_mux,cpu_sys_rsp_xbar_mux
cpu_sys.rsp_xbar_mux_001,cpu_sys_rsp_xbar_mux_001
cpu_sys.irq_mapper,cpu_sys_irq_mapper
