
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101930                       # Number of seconds simulated
sim_ticks                                101930106402                       # Number of ticks simulated
final_tick                               628262614158                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113133                       # Simulator instruction rate (inst/s)
host_op_rate                                   142687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5265212                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888600                       # Number of bytes of host memory used
host_seconds                                 19359.17                       # Real time elapsed on the host
sim_insts                                  2190166382                       # Number of instructions simulated
sim_ops                                    2762307113                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2630656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4705920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7340288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2348672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2348672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20552                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        36765                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57346                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18349                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18349                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25808430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46168106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72012953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20092                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23041985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23041985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23041985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25808430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46168106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95054939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               244436707                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21378508                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17543724                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1993060                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8787018                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8395142                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2129473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93441                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191478402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117371912                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21378508                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10524615                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25288460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5548643                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8499003                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11579833                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1984618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    228804164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.987973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203515704     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1882244      0.82%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3414180      1.49%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2014301      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1650651      0.72%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1458524      0.64%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          814518      0.36%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2035813      0.89%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12018229      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    228804164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087460                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.480173                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189897567                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10091861                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25215094                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61543                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3538091                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3513200                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143871676                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3538091                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190180236                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         684182                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      8541908                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24977355                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       882386                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143829583                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95165                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202640629                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667533422                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667533422                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30650192                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34224                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17137                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2546769                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13324626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1632520                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142740062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136043341                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63031                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17016197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35247973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    228804164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.594584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172173429     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22529310      9.85%     85.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11777152      5.15%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8323058      3.64%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8320773      3.64%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2976099      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2271039      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265700      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167604      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    228804164                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          50016     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        162052     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151738     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114783613     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868423      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12189659      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184559      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136043341                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556559                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363806                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002674                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501317679                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159790716                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133731977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136407147                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       276800                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2148781                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95912                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3538091                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         486192                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54057                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142774287                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13324626                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202900                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17137                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1044096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2189597                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134503233                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12097611                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1540104                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19282162                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19048671                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184551                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133732046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133731977                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78245109                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213119404                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547103                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367142                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19510336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2009989                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225266073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.547194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.398299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174945810     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24542684     10.89%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413713      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964520      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207154      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2000944      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       942148      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1478494      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770606      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225266073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770606                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           365270003                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          289087192                       # The number of ROB writes
system.switch_cpus0.timesIdled                2820585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15632543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.444367                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.444367                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.409104                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.409104                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604799732                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186798611                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133264796                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               244436707                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19275959                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15756972                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1878937                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7897073                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7556560                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1977713                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85382                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185780744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108321647                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19275959                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9534273                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22547157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5213228                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7016269                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11379983                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1880435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218647108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.948431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196099951     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1071431      0.49%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1639314      0.75%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2257065      1.03%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2317670      1.06%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1937619      0.89%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1104728      0.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1634008      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10585322      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218647108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078859                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.443148                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183636358                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9178617                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22485280                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44153                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3302699                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3183738                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132716385                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3302699                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184150667                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1494403                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6363066                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22025349                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1310918                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132642382                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1455                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        304565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2322                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184329168                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    617300202                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    617300202                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159326310                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25002858                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20956                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3798112                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12583433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6909312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122345                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1502725                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132483319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125677534                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24978                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15043670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35703464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218647108                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574796                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165511809     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21663715      9.91%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11191287      5.12%     90.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8444189      3.86%     94.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6572198      3.01%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2634610      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1674988      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       847588      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       106724      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218647108                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22495     10.15%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81285     36.67%     46.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117913     53.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105299745     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1949018      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15553      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11557410      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6855808      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125677534                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514152                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             221693                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001764                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    470248847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147563803                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    123795228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125899227                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       293621                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2069080                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169788                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           70                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3302699                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1214717                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125445                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132519812                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12583433                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6909312                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20939                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          321                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1094263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1069653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2163916                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123966976                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10896114                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1710558                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17750335                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17520335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6854221                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507154                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123795458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            123795228                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71238335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190836308                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506451                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373295                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93310601                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114682575                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17839607                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1909704                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215344409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168457588     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23118873     10.74%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8786448      4.08%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4238554      1.97%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3508105      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2098642      0.97%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1777316      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       785446      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2573437      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215344409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93310601                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114682575                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17253877                       # Number of memory references committed
system.switch_cpus1.commit.loads             10514353                       # Number of loads committed
system.switch_cpus1.commit.membars              15554                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16447781                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103371182                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2340003                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2573437                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345293154                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268347292                       # The number of ROB writes
system.switch_cpus1.timesIdled                2903086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25789599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93310601                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114682575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93310601                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.619603                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.619603                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.381737                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.381737                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       558715106                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171765075                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123524824                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31108                       # number of misc regfile writes
system.l20.replacements                         20645                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           19936                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21157                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.942289                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.688204                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.250801                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   497.815247                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             9.245748                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009157                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000490                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.972295                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.018058                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        12305                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  12305                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7130                       # number of Writeback hits
system.l20.Writeback_hits::total                 7130                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        12305                       # number of demand (read+write) hits
system.l20.demand_hits::total                   12305                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        12305                       # number of overall hits
system.l20.overall_hits::total                  12305                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20552                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20568                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20552                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20568                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20552                       # number of overall misses
system.l20.overall_misses::total                20568                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3149219                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4183036591                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4186185810                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3149219                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4183036591                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4186185810                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3149219                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4183036591                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4186185810                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7130                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7130                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.625498                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.625681                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.625498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.625681                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.625498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.625681                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196826.187500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203534.283330                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203529.065053                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196826.187500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203534.283330                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203529.065053                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196826.187500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203534.283330                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203529.065053                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5839                       # number of writebacks
system.l20.writebacks::total                     5839                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20552                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20568                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20552                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20568                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20552                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20568                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2190998                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2950548147                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2952739145                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2190998                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2950548147                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2952739145                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2190998                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2950548147                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2952739145                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.625498                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.625681                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.625498                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.625681                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.625498                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.625681                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136937.375000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143565.012991                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143559.857303                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 136937.375000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143565.012991                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143559.857303                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 136937.375000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143565.012991                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143559.857303                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         37130                       # number of replacements
system.l21.tagsinuse                       511.988365                       # Cycle average of tags in use
system.l21.total_refs                           27672                       # Total number of references to valid blocks.
system.l21.sampled_refs                         37642                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.735136                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.494795                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.096908                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   499.294649                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             4.102013                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016591                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000189                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.975185                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.008012                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        12545                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  12545                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14970                       # number of Writeback hits
system.l21.Writeback_hits::total                14970                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        12545                       # number of demand (read+write) hits
system.l21.demand_hits::total                   12545                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        12545                       # number of overall hits
system.l21.overall_hits::total                  12545                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        36760                       # number of ReadReq misses
system.l21.ReadReq_misses::total                36773                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        36765                       # number of demand (read+write) misses
system.l21.demand_misses::total                 36778                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        36765                       # number of overall misses
system.l21.overall_misses::total                36778                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2474937                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7455519068                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7457994005                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1047405                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1047405                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2474937                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7456566473                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7459041410                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2474937                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7456566473                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7459041410                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49305                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49318                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14970                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14970                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49310                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49323                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49310                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49323                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.745563                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.745630                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.745589                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.745656                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.745589                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.745656                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190379.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202816.079108                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202811.682620                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       209481                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       209481                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190379.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202816.985530                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202812.589320                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190379.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202816.985530                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202812.589320                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               12510                       # number of writebacks
system.l21.writebacks::total                    12510                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        36760                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           36773                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        36765                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            36778                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        36765                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           36778                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1692070                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5242828406                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5244520476                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       747114                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       747114                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1692070                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5243575520                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5245267590                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1692070                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5243575520                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5245267590                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.745563                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.745630                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.745589                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.745656                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.745589                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.745656                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130159.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142623.188411                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142618.782150                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 149422.800000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 149422.800000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130159.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142624.113151                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142619.707162                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130159.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142624.113151                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142619.707162                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996544                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011587468                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189583.264069                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996544                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11579814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11579814                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11579814                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11579814                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11579814                       # number of overall hits
system.cpu0.icache.overall_hits::total       11579814                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3928142                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3928142                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3928142                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3928142                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3928142                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3928142                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11579833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11579833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11579833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11579833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11579833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11579833                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 206744.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 206744.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 206744.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 206744.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 206744.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 206744.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3282631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3282631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3282631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3282631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3282631                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3282631                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 205164.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 205164.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 205164.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 205164.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 205164.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 205164.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162370249                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.519735                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.303702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.696298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9015403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9015403                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17109                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16088212                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16088212                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16088212                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16088212                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84759                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84759                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84759                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84759                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13526035310                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13526035310                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13526035310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13526035310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13526035310                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13526035310                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9100162                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9100162                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16172971                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16172971                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16172971                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16172971                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009314                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 159582.289904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 159582.289904                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 159582.289904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 159582.289904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 159582.289904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 159582.289904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7130                       # number of writebacks
system.cpu0.dcache.writebacks::total             7130                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51902                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51902                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51902                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51902                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5160509910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5160509910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5160509910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5160509910                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5160509910                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5160509910                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157059.680129                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 157059.680129                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157059.680129                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157059.680129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157059.680129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157059.680129                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997216                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008243365                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045118.387424                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997216                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11379963                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11379963                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11379963                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11379963                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11379963                       # number of overall hits
system.cpu1.icache.overall_hits::total       11379963                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3517282                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3517282                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3517282                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3517282                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3517282                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3517282                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11379983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11379983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11379983                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11379983                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11379983                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11379983                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175864.100000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175864.100000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175864.100000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175864.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175864.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175864.100000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2583168                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2583168                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2583168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2583168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2583168                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2583168                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198705.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198705.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198705.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198705.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198705.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198705.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49310                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170294464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49566                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3435.711254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.302275                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.697725                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911337                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088663                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7994636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7994636                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6704675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6704675                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16351                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15554                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14699311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14699311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14699311                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14699311                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2782                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142355                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142355                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142355                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142355                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26045055964                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26045055964                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    509337104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    509337104                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26554393068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26554393068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26554393068                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26554393068                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8134209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8134209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6707457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6707457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14841666                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14841666                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14841666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14841666                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017159                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009592                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009592                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009592                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009592                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186605.260072                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186605.260072                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 183083.071172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 183083.071172                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186536.427017                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186536.427017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186536.427017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186536.427017                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       767129                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 127854.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14970                       # number of writebacks
system.cpu1.dcache.writebacks::total            14970                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90268                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2777                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2777                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93045                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93045                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49305                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49305                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8598309953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8598309953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1088905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1088905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8599398858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8599398858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8599398858                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8599398858                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003322                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003322                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003322                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003322                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174390.223162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174390.223162                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       217781                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       217781                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 174394.622957                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 174394.622957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 174394.622957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 174394.622957                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
