

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_138_3'
================================================================
* Date:           Sat Apr 12 12:18:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.520 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       57|       57|  0.570 us|  0.570 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_3  |       55|       55|        47|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activations.h:138]   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv_i"   --->   Operation 51 'read' 'conv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_i_cast = sext i25 %conv_i_read"   --->   Operation 52 'sext' 'conv_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln138 = store i4 0, i4 %i" [../activations.h:138]   --->   Operation 53 'store' 'store_ln138' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i" [../activations.h:138]   --->   Operation 55 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%icmp_ln138 = icmp_eq  i4 %i_7, i4 10" [../activations.h:138]   --->   Operation 56 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.86ns)   --->   "%add_ln138 = add i4 %i_7, i4 1" [../activations.h:138]   --->   Operation 57 'add' 'add_ln138' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body39.split, void %for.end50.exitStub" [../activations.h:138]   --->   Operation 58 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i4 %i_7" [../activations.h:138]   --->   Operation 59 'zext' 'zext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln138" [../activations.h:140]   --->   Operation 60 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../activations.h:140]   --->   Operation 61 'load' 'agg_result_0_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln138 = store i4 %add_ln138, i4 %i" [../activations.h:138]   --->   Operation 62 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 63 [1/2] (0.79ns)   --->   "%agg_result_0_load = load i4 %agg_result_0_addr" [../activations.h:140]   --->   Operation 63 'load' 'agg_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %agg_result_0_load, i17 0" [../activations.h:140]   --->   Operation 64 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [46/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 65 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.73>
ST_3 : Operation 66 [45/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 66 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 67 [44/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 67 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 68 [43/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 68 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.73>
ST_6 : Operation 69 [42/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 69 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 70 [41/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 70 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.73>
ST_8 : Operation 71 [40/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 71 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.73>
ST_9 : Operation 72 [39/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 72 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 73 [38/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 73 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.73>
ST_11 : Operation 74 [37/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 74 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.73>
ST_12 : Operation 75 [36/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 75 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.73>
ST_13 : Operation 76 [35/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 76 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.73>
ST_14 : Operation 77 [34/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 77 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.73>
ST_15 : Operation 78 [33/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 78 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.73>
ST_16 : Operation 79 [32/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 79 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.73>
ST_17 : Operation 80 [31/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 80 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.73>
ST_18 : Operation 81 [30/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 81 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.73>
ST_19 : Operation 82 [29/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 82 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.73>
ST_20 : Operation 83 [28/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 83 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.73>
ST_21 : Operation 84 [27/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 84 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.73>
ST_22 : Operation 85 [26/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 85 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.73>
ST_23 : Operation 86 [25/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 86 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.73>
ST_24 : Operation 87 [24/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 87 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.73>
ST_25 : Operation 88 [23/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 88 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.73>
ST_26 : Operation 89 [22/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 89 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.73>
ST_27 : Operation 90 [21/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 90 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.73>
ST_28 : Operation 91 [20/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 91 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.73>
ST_29 : Operation 92 [19/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 92 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.73>
ST_30 : Operation 93 [18/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 93 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.73>
ST_31 : Operation 94 [17/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 94 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.73>
ST_32 : Operation 95 [16/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 95 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.73>
ST_33 : Operation 96 [15/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 96 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.73>
ST_34 : Operation 97 [14/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 97 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.73>
ST_35 : Operation 98 [13/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 98 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.73>
ST_36 : Operation 99 [12/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 99 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.73>
ST_37 : Operation 100 [11/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 100 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.73>
ST_38 : Operation 101 [10/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 101 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.73>
ST_39 : Operation 102 [9/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 102 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.73>
ST_40 : Operation 103 [8/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 103 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.73>
ST_41 : Operation 104 [7/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 104 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.73>
ST_42 : Operation 105 [6/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 105 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.73>
ST_43 : Operation 106 [5/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 106 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.73>
ST_44 : Operation 107 [4/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 107 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.73>
ST_45 : Operation 108 [3/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 108 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.73>
ST_46 : Operation 109 [2/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 109 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 117 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.48>

State 47 <SV = 46> <Delay = 2.52>
ST_47 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:138]   --->   Operation 110 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../activations.h:138]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82" [../activations.h:138]   --->   Operation 112 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 113 [1/46] (1.73ns)   --->   "%sdiv_ln140 = sdiv i42 %shl_ln2, i42 %conv_i_cast" [../activations.h:140]   --->   Operation 113 'sdiv' 'sdiv_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i25 %sdiv_ln140" [../activations.h:140]   --->   Operation 114 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 115 [1/1] (0.79ns)   --->   "%store_ln140 = store i25 %trunc_ln140, i4 %agg_result_0_addr" [../activations.h:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_47 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body39" [../activations.h:138]   --->   Operation 116 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010000000000000000000000000000000000000000000000]
conv_i_read             (read             ) [ 000000000000000000000000000000000000000000000000]
conv_i_cast             (sext             ) [ 011111111111111111111111111111111111111111111111]
store_ln138             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000000000]
i_7                     (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln138              (icmp             ) [ 011111111111111111111111111111111111111111111110]
add_ln138               (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln138                (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln138              (zext             ) [ 000000000000000000000000000000000000000000000000]
agg_result_0_addr       (getelementptr    ) [ 011111111111111111111111111111111111111111111111]
store_ln138             (store            ) [ 000000000000000000000000000000000000000000000000]
agg_result_0_load       (load             ) [ 000000000000000000000000000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 010111111111111111111111111111111111111111111111]
specpipeline_ln138      (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln138 (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln138      (specloopname     ) [ 000000000000000000000000000000000000000000000000]
sdiv_ln140              (sdiv             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln140             (trunc            ) [ 000000000000000000000000000000000000000000000000]
store_ln140             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln138                (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="conv_i_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="25" slack="0"/>
<pin id="42" dir="0" index="1" bw="25" slack="0"/>
<pin id="43" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="agg_result_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="25" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="46"/>
<pin id="55" dir="0" index="1" bw="25" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_0_load/1 store_ln140/47 "/>
</bind>
</comp>

<comp id="63" class="1004" name="conv_i_cast_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="25" slack="0"/>
<pin id="65" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_cast/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln138_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_7_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln138_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="45"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln138_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln138_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln138_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="shl_ln2_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="42" slack="0"/>
<pin id="99" dir="0" index="1" bw="25" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="42" slack="0"/>
<pin id="107" dir="0" index="1" bw="25" slack="1"/>
<pin id="108" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln140/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln140_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="25" slack="0"/>
<pin id="112" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/47 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="122" class="1005" name="conv_i_cast_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="42" slack="1"/>
<pin id="124" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_cast "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln138_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="45"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="131" class="1005" name="agg_result_0_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="shl_ln2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="42" slack="1"/>
<pin id="139" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="66"><net_src comp="40" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="53" pin="7"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="118"><net_src comp="36" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="125"><net_src comp="63" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="130"><net_src comp="75" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="46" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="140"><net_src comp="97" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {47 }
 - Input state : 
	Port: softmax<10>_Pipeline_VITIS_LOOP_138_3 : agg_result_0 | {1 2 }
	Port: softmax<10>_Pipeline_VITIS_LOOP_138_3 : conv_i | {1 }
  - Chain level:
	State 1
		store_ln138 : 1
		i_7 : 1
		icmp_ln138 : 2
		add_ln138 : 2
		br_ln138 : 3
		zext_ln138 : 2
		agg_result_0_addr : 3
		agg_result_0_load : 4
		store_ln138 : 3
	State 2
		shl_ln2 : 1
		sdiv_ln140 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		trunc_ln140 : 1
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   sdiv   |       grp_fu_105       |   3865  |   2952  |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln138_fu_75    |    0    |    12   |
|----------|------------------------|---------|---------|
|    add   |     add_ln138_fu_81    |    0    |    12   |
|----------|------------------------|---------|---------|
|   read   | conv_i_read_read_fu_40 |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    conv_i_cast_fu_63   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln138_fu_87    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln2_fu_97     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln140_fu_110   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   3865  |   2976  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|agg_result_0_addr_reg_131|    4   |
|   conv_i_cast_reg_122   |   42   |
|        i_reg_115        |    4   |
|    icmp_ln138_reg_127   |    1   |
|     shl_ln2_reg_137     |   42   |
+-------------------------+--------+
|          Total          |   93   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|    grp_fu_105    |  p0  |   2  |  42  |   84   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   84   ||  0.978  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  3865  |  2976  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3958  |  2994  |
+-----------+--------+--------+--------+
