time verif dynam reconfigur logic xilinx virtex fpga seri paper report method extend exist vhdl design verif softwar avail xilinx virtex seri fpga allow design appli standard hardwar design verif tool design dynam reconfigur logic drl techniqu involv convers dynam design multipl static design suitabl input standard synthesi apr tool time function verif apr section design recombin singl dynam system techniqu autom extend exist drl design tool name dcstech part dynam circuit switch dc cad framework principl behind tool gener readili extens architectur cad toolset implement dynam system involv product partial configur bitstream load section circuitri process creat bitstream final stage design flow summar b introduct dynam reconfigur logic drl circuit system adapt time present addit design verif problem convent hardwar design 1 standard tool cope directli reason drl design method typic involv use mixtur industri standard tool along custom tool handcraft cover convent tool inadequaci paper introduc extens previous report cad tool name dcstech 2 creat autom process translat dynam design vhdl place rout circuit origin version tool support xilinx xc6200 famili fpga concentr time verif aspect problem paper report extens made dcstech target xilinx virtex famili enhanc capabl mainstream commerci fpga design tool capabl avail famili exceed xc6200 allow design work product higher level abstract combin virtex platform capabl extend dcstech design abil specifi design rtlbehaviour vhdl place rout verifi time dcstech backannot support extend produc vital vhdl model suitabl drl addit process sdf time inform enabl backannot time analysi regardless level abstract origin design produc origin dcstech tool written extens architectur work verifi valid extens hook extens dcstech architectur reli architectur cad tool support select set capabl modern cad tool meet major requir except configur bitstream access although weak particularli control rout appar therefor design techniqu present readili extens dynam reconfigur fpga paper begin review exist work section 2 present challeng drl design section 3 section 4 provid overview principl behind dcstech section 5 describ appli virtex section 6 discuss enhanc back annot capabl necessari design rtl behavior abstract level tool design architectur independ possibl section 7 describ tool may extend xilinx inc permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit commerci advantag copi bear notic full citat first page copi otherwis republish post server redistribut list requir prior specif permiss andor fee fpga02 februari 2426 2002 monterey california usa support dynam reconfigur fpga section 8 describ partial configur bitstream may obtain placedandrout subsect dynam design area current research design flow illustr exampl section 9 paper conclud remark futur research use modern cad techniqu static time analysi sta within drl design flow 2 exist work last six year research develop number tool techniqu support differ target drl system target system character compon set set resourc make system custom comput machin ccm exampl includ processor fpga memori compon set tool rang highlevel languag compil structurallevel hardwaresoftwar codesign environ design target system ccm compil includ tool nimbl 3 compil garp chip 4 compil ansic addit standard c compil ccm compil partit applic softwar execut set hardwar modul load onto reconfigur datapath fpga tool aim achiev rapid design flow similar convent comput program usual achiev optimum result tool jhdl 56 structuralrt level hardwaresoftwar codesign environ base java allow design custom circuitri specifi placement allow design use expertis optim layout composit circuit achiev better result eg faster circuit smaller reconfigur bitstream partial reconfigur use well design associ softwar one environ anoth design challeng found compon set singl fpga devic dynam reconfigur appli within individu devic sort design throw mani situat industri standard tool handl verif partial bitstream gener automat configur control product mani solut develop type design also appli ccm design 7 luk et al describ cad framework drl design target xilinx xc6200 fpga librari base design approach use encourag design reus control circuit placement increas similar success configur reduc size partial configur file requir howev structur design approach limit portabl tool sinc new librari target devic requir vasilko dynasti 8 cad framework use design driven tempor floorplan approach design visualis layout task fpga time act drlawar replac place rout par tool oper synthesis gatelevel design number advantag eas area estim abil control rout compon placement exactli design therefor abil gener exactli requir layout howev tool close associ xc6200 architectur consider effort would requir port oper devic research also taken place use altern languag use properti express aspect drl design rubi 9 pebbl 10 lava 11 allow design specifi compon placement use conveni method usual use attribut associ standard hdl design pebbl also includ reconfigureif statement build support drl recent work lava seen use xilinx virtex fpga dc cad framework provid simul dcsim 1 technolog map back annot dcstech 2 configur control synthesi dcsconfig 12 although dynasti use idea dcstech dcstech partit design higher level abstract give two advantag form portabl circuit specialis synthesi tool sinc design partit abstract level dcstech requir littl devic specif knowledg major partit process platform independ result circuit descript tool therefor easili port support differ architectur design synthesis partit optimis constant propag perform synthesi tool design partit synthesi optim stage may requir obtain best result level abstract area requir circuit difficult estim iter may requir obtain optim layout research concentr design lower level abstract allow design absolut control compon placement rout tool includ chast 13 provid access xc6200 configur file jbit sdk 1415 provid varieti tool access modifi verifi virtex configur addit allow design produc new whole partial configur approach could also valuabl method perform final optim end higherlevel design flow 3 implement challeng drl base manytoon tempor logic map mean differ logic function occupi area logic array differ point time task share physic resourc activ time mutual exclus task also mutual exclus algorithm reason set mutual exclus task call mutex set swappabl task term dynam task task alter way time describ static task design dynam system variou task must place way ensur task accident overwritten activ consequ error rang subtl error oper damag fpga dynam task ad remov array load partial configur file alter logic rout design guarante necessari connect dynam task surround environ made rout path configur onto array dynam task must meet rout come surround array intend connect bitstream must caus content exampl configur second driver onto bidirect rout resourc final problem design face standard cad tool intend design static circuit accept map one function particular logic resourc similarli multipl driver particular signal would treat error sinc mechan exist indic driver schedul oper differ time 4 autom dynam design process dcstech 41 overview dcstech design tool help design overcom problem thought domain convert static dynam domain fig 1 input dynam system split seri static design convent design tool synthesi apr use requir implement step perform static subdesign number file produc vital compliant vhdl file describ system function creat along sdf file specifi circuit time configur bitstream file requir process use verifi design function time sdf vhdl file must convert back dynam domain order simul context overal system implement dynam system configur bitstream must also convert valid partial reconfigur origin version dcstech support domain convers time inform design specifi netlist level therefor vital compliant simul model could produc origin design use higher design abstract behaviour code combin synthesi mean netlist exist synthesi current version therefor ad netlist convers origin sdf convers leav bitstream convers manual process progress far illustr fig 2 42 design file flow dynam design input dcstech consist vhdl file describ system function dynam task repres compon instanti henc toplevel design structur within compon synthesis level abstract use design assign dynam task mutex set mutex set assign zone logic array dynam task within set must resid within correspond zone thu task within mutex set overwrit static logic task mutex set unaffect correct system oper assur long appropri reconfigur schedul use possibl configur control mechan use activ deactiv task could caus problem incorrectli design clearli zone mutex set must larg enough accommod largest task dcstech bitstream origin version version futur work dcstech bitstream origin version version futur work dynam intent system captur reconfigur inform format rif file file describ condit task activ configur onto fpga deactiv remov stop mutex set belong placement inform rif file publish 2 static domain one subdesign deal static task design dynam task place figur 1 static dynam domain figur 2 domain transform perform differ dcstech version reconfigur inform convent cad tool dcstech convent cad tool time model time model time model dcstech dynam dynam static design static result dynam time result reconfigur inform reconfigur inform convent cad tool dcstechdcstech convent cad tool time model time model time model time model time model time model dcstechdcstech dynam dynam static design static result dynam time result subdesign concept termin use ensur correct rout connect dynam task surround environ special compon use lock end hang signal particular locat logic array locat hang end signal place connect easili produc one reserv area ad static subdesign mutex set origin design similarli dynam task compon surround boundingbox ensur place within reserv area mutex set fig 3 subdesign place rout standard backend tool accur estim time made estim typic written sdf file allow evalu perform system inform must appli overal dynam system dcstech capabl map sdf inform dynam design simul model dcsim creat allow time simul appli sdf file dynam domain cell must chang match hierarchi dynam system simul appli addit time entri termin remov relev time inform map isol switch simul artefact ad dcsim mimic design dynam behavior convent simul although system hierarchi alter domain convers process actual time inform unalt provid accur time model detail process found 2 5 chang made dcstech number chang requir order retarget static design represent virtex synthesi apr tool summar tabl 1 chang allow us replic capabl dcstech made avail xc6200 virtex tabl 1 method implement dcstech requir xc6200 virtex problem xc6200 solut virtex solut reserv area array reserv constraint prohibit constraint locat dynam task within zone bbox attribut assign bound box loc constraint allow rang assign prevent partial circuit remov use regist termin compon hang signal chang design represent softwar set lock hang signal fix array locat termin compon rloc constraint termin compon loc constraint reserv area logic array simpl chang attribut reserv constraint prevent xact6000 place logic specifi zone specifi prohibit constraint task xilinx cad tool ad user constraint format ucf file dynam task locat set use combin rloc bbox attribut xact6000 virtex tool allow locat rang specifi loc attribut regist could read written configur interfac line connect regist consid valid connect even static task c mutual exclus dynam task floorplan dynam design floorplan statictask design floorplan dynam task b floorplan dynam task c dcstech special termin use lock end cut signal fix posit statictask design relev dynam task design dynam static reserv static task c mutual exclus dynam task floorplan dynam design floorplan statictask design floorplan dynam task b floorplan dynam task c dcstech special termin use lock end cut signal fix posit statictask design relev dynam task design dynam static reserv figur 3 floorplan drl circuit contain two dynam task process dcstech regist incomplet connect output connect use regist termin hang net therefor prevent partial circuit remov techniqu work virtex synthesi tool make two chang necessari way dynam design repres static domain firstli vhdl entiti dynam task must port describ connect wherea termin compon requir addit prevent larg area static design optimis away connect input output reserv area indic instanti blackbox mutex set compon encapsul input output dynam task mutex set solv problem xilinx foundat tool support option remov unconnect logic suffic placement rout stage termin compon use termin hang net chang wire buffer map lookupt compon replac rpfd fdc use xc6200 advantag contribut function accept locat constraint simplifi chang requir final bitstream gener stage netlist convers process chang describ allow basic requir outlin section 3 met standard virtex tool howev one area weak constrain placement rout constraint describ appli logic placement therefor rout circuit exceed bound box invad reserv zone although xilinx modular design tool 16 help allevi problem factor design must take account configur bitstream produc either rerout offend line includ rout appropri configur effect dynam task boundingbox increas size accommod wayward rout 6 enhanc backannot origin statictodynam domain convers support sdf file enhanc new revis dcstech sdf inform appli gatelevel vital compliant design design produc abstract level sdf inform appli modern apr tool virtex tool capabl write vital vhdl netlist match sdf file netlist typic flat sea gate hierarchi although mani tool allow control hierarchi flatten file must includ domain convers process order allow time analysi perform design abstract structur level use dcstech handl domain convers process instanti dynam task vhdl netlist static design result dynam circuit effect gatelevel version origin rtl design drl awar synthesi tool might produc dcsim use simul circuit sinc hierarchi system often chang synthesi apr tool flatten design may match hierarchi entri origin rif file therefor new rif file written part domain convers process domain convers therefor produc complet new dynam design represent dcsim use build simul model report section 4 relev time inform associ termin compon usual appli dcsim isol switch refer termin compon remov design howev virtex termin compon function therefor interfer simul system result compon contribut time data need remov static dynam domain convers henc need retarget time data isol switch although isol switch still introduc need simul circuit simplifi convers process therebi reduc runtim dcstech tool 7 extend dcstech tool dcstech provid multiarchitectur support interfac sever third parti cad tool origin design extens much techniqu gener devic independ possibl obvious chang cad environ devic architectur mean part techniqu need chang either take advantag devic featur coexist support cad dcstech depend function rif vhdl dynam design domain virtex depend function devic depend function static design domain log file crf file option dcsim crf file dcstech depend function rif vhdl dynam design domain virtex depend function devic depend function static design domain log file crf file option dcsim crf file figur 4 file flow extend dcstech tool framework major chang came back annot side support vhdl domain convers ad howev someth specif virtex devic necessari step enabl design work higher level abstract therefor concept behind tool remain gener architectur independ design methodolog outlin section 4 remain unchang revis facilit extens devic depend function store dynam link librari new devic therefor support addit dll file flow dcstech shown fig 4 shade file repres nondesign file use part dcstech oper crf file crossrefer file use store inform termin compon connect isol switch locat dcsim log file contain report user option file use altern type command line switch design philosophi describ paper abl provid drl design support fpga cad tool set provid compli follow requir fpga dynam reconfigur synthesi design translat vhdl avail suitabl compon found lock end hang net particular locat logic array method avail prevent unconnect circuit remov design compon assign boundingbox constrain locat array area array reserv prohibit logic place within area apr tool produc back annot vital vhdl sdf file name element instanti design structur manner predict within sdf vital vhdl model compon gener synthesi tool gener unpredict name structur compon usual name instanti label hierarchi origin design dcstech abl find termin compon ad design dynamictostat convers part staticto dynam convers apr configur file open modif via open file format api jbit necessari dcstech would necessari modifi bitstream order actual implement system sinc modern cad packag fulfil requir except bitstream access support major modern dynam reconfigur fpga possibl minor alter addit describ section 5 6 8 bitstream gener convent cad tool provid configur bitstream partial circuit produc dcstech dynam tostat convers process shown fig 3 partial circuit consist one configur repres static circuit configur dynam circuit static circuit connect termin compon lock end float connect dynam circuit place similarli float connect static circuit within dynam task lock place ident locat termin overli termin compon must convert connect two rout alter configur bitstream unless tool capabl produc partial configur file output file repres configur partial circuit otherwis unconfigur fpga file appli fpga would blank exist circuitri system oper correctli howev circuitri share resourc partial circuit load disrupt activ partial circuit configur need convert partial configur reconfigur area occupi dynam task within mutex set zone complic caus lack control rout placement note section 5 possibl rout dynam task use line rout static task dynam task configur onto array rout conflict caus error oper possibl devic damag design must ensur rout resourc use dynam task share static task dynam task mutex set target devic configur mechan anoth factor strategi use produc partial configur xc6200 allow individu part logic array alter therefor part array dynam task boundingbox need consid virtex howev reconfigur take place column smallest unit configur data appli frame configur subset resourc column fortyeight frame requir complet configur column 17 result logic rout column make part dynam task boundingbox must includ partial reconfigur bitstream therefor static logic rout overlap column must includ partial configur bitstream dynam task otherwis could overwritten devic contain bidirect rout resourc care must taken configur second driver onto line cours partial reconfigur otherwis devic damag may occur one possibl solut problem appli deactiv configur blank exist circuitri part array prior load new dynam task would increas reconfigur interv prevent static circuit disrupt deactiv configur need contain static logic within reconfigur zone gener partial bitstream virtex devic therefor consist sever step firstli rout resourc use partial circuit must evalu jrout 18 part jbit sdk includ function perform step rout check conflict circuit resid array concurr physic boundingbox dynam task includ logic rout determin area occupi mutex set circuitri reconfigur dynam task therefor includ logic rout within column occupi mutex set area virtex fpga termin compon convert connect simpli connect rout side lut ie merg rout two overlap termin lut configur behav like wire process complet partial bitstream affect fpga area gener possibl includ deactiv configur jbit includ support process via jrtr 15 9 exampl complex number multipli simpl exampl demonstr oper dcstech dynam reconfigur constant complex number multipli present complex number consist two part real part imaginari part coeffici j squar root 1 product two complex number calcul follow imag imag real real real real imag imag real imag preal pimag real imaginari part product p complex number b oper therefor requir four multipli adder subtractor exampl complex product form multipli input complex number x constant complex coeffici constant coeffici valu hardwir constant coeffici multipli potenti save area improv perform diagram system coeffici 10 j12 present fig 5 constant complex coeffici depend multipl factor four multipli circuit therefor support differ coeffici four constant coeffici multipli need chang preal pimag xreal ximag preal pimag xreal ximag figur 5 circuit multipli 10j12 multipli reconfigur alter multipl factor thu allow system support coeffici remain circuitri requir alter way set four multipli therefor form dynam task one dynam task requir coeffici support differ coeffici mutual exclus dynam task member mutex set assign area logic array sinc regist adder surround dynam multipli alter reconfigur constitut static circuitri base assign dcstech partit dynam design multipl static design place rout shown fig 1 figur 7 layout complex multipli static circuitri consist regist adder subtractor fig 5 termin compon lock end connect multipli place complex multipli two dynam task allow multipl coeffici 10 creat layout 10 task static circuitri apr xcv50 shown fig 6 7 fig 6 figur 6 postapr layout 10j12 dynam task compris four multipli shown fig 5 surround termin compon area highlight gray indic termin compon area highlight white indic dynam task boundingbox show evid rout exceed dynam task boundingbox similarli fig 7 show static circuit rout place within boundingbox implement partial configur bitstream includ stray rout discuss section 8 apr circuit time verifi dcstech use reassembl static part system vital compliant gatelevel model dynam system creat match sdf file new rif file written part process match design hierarchi chang occur synthesi apr model process dcsim produc dynam simul model make use new rif file waveform time simul system shown fig 8 input number repres xreal ximag set ns nrst reset input deassert allow multipli begin oper two statu signal bottom fig 8 indic configur statu two dynam task initi task activ first multipl therefor match result display output preal pimag 200 ns 240 ns task activ simplic time 50 ns assum reconfigur two clock edg occur reconfigur interv exact configur mutex set zone uncertain time simul model therefor put x dynam task output period seen emerg pipelin 290 355 ns thereaft result multipl 10 j12 42 j340 display p output 10 futur work larg system use time simul verifi time slow process simul requir long run time also lot effort requir gener testbench suffici testvector coverag static time analysi sta time verif approach evalu time path circuit without testvector tool read varieti file format includ vhdl sdf sinc new version dcstech produc file therefor may enabl applic sta dynam design would take account time consum reconfigur would allow verif time issu affect circuit perform maximum clock speed critic path setup hold time drl design flow present paper design face problem partit design rt level rather lower level abstract level exact area occupi block unknown although estim approxim therefor iter refin may requir obtain suitabl partit design manag tool could simplifi process estim area requir task applic present inform graphic tempor floorplann netlist alreadi develop would similar idea higher level abstract bitstream gener step outlin section 8 current carri manual api jbit carri mani complex function associ virtex partial bitstream gener possibl autom process focu futur work 11 conclus paper show major similar standard cad tool avail differ fpga architectur exploit implement easili portabl cad framework drl design techniqu reli select set capabl support cad toolset within underli fpga platform support tool autom support main stage drl design flow provid includ design specif simul synthesi apr time extract final stage design flow partial bitstream gener idea behind partial bitstream gener common across differ fpga famili outlin howev exact method use produc bitstream depend capabl standard cad tool fpga configur interfac broad similar figur 8 backannot time simul waveform dynam reconfigur complex multipli nrst xreal ximag pimag preal 10j12statu 15j14statu nrst xreal ximag pimag preal 10j12statu 15j14statu evid standard cad tool support platform replic level inde vendor provid mechan access configur bitstream sinc compromis design secur result bitstream gener techniqu port well famili virtex howev avail jbit sdk provid conveni access bitstream along number function use bitstream gener 12 r verif dynam reconfigur logic method exploit simul technolog simul time dynam reconfigur logic hardwaresoftwar codesign embed reconfigur architectur garp architectur c compil jhdlan hdl reconfigur system synthes rtl hardwar java byte code compil tool runtim reconfigur design dynasti tempor floorplan base cad framework dynam reconfigur logic system new hdl research challeng pose dynam reprogramm hardwar pebbl languag parameteris reconfigur hardwar design lava jbit hdl bitstream second model synthesi configur control dynam reconfigur logic system use dc cad framework chast hardwaresoftwar codesign testb xilinx xc6200 jbit java base interfac reconfigur comput partial runtim reconfigur use jrtr xilinx allianc 31i modular design virtex seri configur architectur user guid jrout runtim rout api fpga hardwar tr hardwaresoftwar codesign embed reconfigur architectur garp architectur c compil jrout pebbl model synthesi configur control dynam reconfigur logic system use dc cad framework partial runtim reconfigur use jrtr verif dynam reconfigur logic synthes rtl hardwar java byte code compil tool runtim reconfigur design jhdl hdl reconfigur system ctr mahmoud meribout masato motomura new design methodolog effici predict qualiti metric logic level design toward dynam reconfigur logic journal system architectur euromicro journal v48 n810 p285310 march mahmoud meribout masato motomura effici metric highlevel synthesi dynam reconfigur logic ieee transact larg scale integr vlsi system v12 n6 p603621 june 2004 ian robertson jame irvin design flow partial reconfigur hardwar acm transact embed comput system tec v3 n2 p257283 may 2004