#! /opt/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/opensource/iverilog_13/lib/ivl/v2009.vpi";
S_0xaa8390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaa8520 .scope module, "testbench" "testbench" 3 6;
 .timescale -9 -12;
v0xad20d0_0 .var "a", 31 0;
v0xad21e0_0 .var "b", 31 0;
v0xad22b0_0 .var "c_pred", 31 0;
v0xad2380_0 .var "clk", 0 0;
v0xad2470_0 .net "dout", 31 0, v0xad11c0_0;  1 drivers
v0xad2560_0 .var "out_en", 0 0;
v0xad2630_0 .var "read_addr", 8 0;
v0xad2700_0 .var "reset", 0 0;
v0xad27d0_0 .var "we", 0 0;
v0xad2930_0 .var "write_addr", 8 0;
S_0xa7c680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 73, 3 73 0, S_0xaa8520;
 .timescale -9 -12;
v0xa9dd80_0 .var/2s "i", 31 0;
E_0xaab190 .event negedge, v0xad1070_0;
S_0xad04a0 .scope module, "FPGA_DUT" "ram_simple_dp_async_read_512x32" 3 21, 4 1 0, S_0xaa8520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 9 "read_addr";
    .port_info 3 /INPUT 9 "write_addr";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "b";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "out_en";
    .port_info 8 /OUTPUT 32 "dout";
L_0xad2c10 .functor BUFZ 32, L_0xad29f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xad08f0_0 .net *"_ivl_0", 31 0, L_0xad29f0;  1 drivers
v0xad09f0_0 .net *"_ivl_2", 10 0, L_0xad2af0;  1 drivers
L_0x7f6bda709018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xad0ad0_0 .net *"_ivl_5", 1 0, L_0x7f6bda709018;  1 drivers
v0xad0bc0_0 .net "a", 31 0, v0xad20d0_0;  1 drivers
v0xad0ca0_0 .net "b", 31 0, v0xad21e0_0;  1 drivers
v0xad0dd0_0 .var "b_l", 31 0;
v0xad0eb0_0 .var "c", 31 0;
v0xad0f90_0 .var "c_l", 31 0;
v0xad1070_0 .net "clk", 0 0, v0xad2380_0;  1 drivers
v0xad11c0_0 .var "dout", 31 0;
v0xad12a0_0 .net "dout_l", 31 0, L_0xad2c10;  1 drivers
v0xad1380_0 .var "dout_l1", 31 0;
v0xad1460_0 .var/i "i", 31 0;
v0xad1540_0 .net "out_en", 0 0, v0xad2560_0;  1 drivers
v0xad1600 .array "ram", 0 511, 31 0;
v0xad16c0_0 .net "read_addr", 8 0, v0xad2630_0;  1 drivers
v0xad17a0_0 .var "read_addr_reg", 8 0;
v0xad1950_0 .net "reset", 0 0, v0xad2700_0;  1 drivers
v0xad19f0_0 .net "we", 0 0, v0xad27d0_0;  1 drivers
v0xad1a90_0 .net "write_addr", 8 0, v0xad2930_0;  1 drivers
E_0xad07d0 .event posedge, v0xad1070_0;
E_0xad0830 .event anyedge, v0xad1540_0, v0xad12a0_0;
E_0xad0890 .event anyedge, v0xad0f90_0, v0xad0dd0_0;
L_0xad29f0 .array/port v0xad1600, L_0xad2af0;
L_0xad2af0 .concat [ 9 2 0 0], v0xad17a0_0, L_0x7f6bda709018;
S_0xad1c90 .scope function.void, "compare" "compare" 3 88, 3 88 0, S_0xaa8520;
 .timescale -9 -12;
v0xad1e20_0 .var "cap_data", 31 0;
v0xad1f00_0 .var "exp_addr", 31 0;
v0xad1fe0_0 .var "read_addr", 8 0;
TD_testbench.compare ;
    %load/vec4 v0xad1e20_0;
    %load/vec4 v0xad1f00_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 90 "$display", "Status: Test Failed:: @%0t ADDR: %0d, Expected Data: %0h, Actual Data: %0h", $time, v0xad1fe0_0, v0xad1f00_0, v0xad1e20_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 94 "$display", "Status: Test Passed:: @%0t ADDR: %0d, Expected Data: %0h, Actual Data: %0h", $time, v0xad1fe0_0, v0xad1f00_0, v0xad1e20_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0xad04a0;
T_1 ;
    %wait E_0xad0890;
    %load/vec4 v0xad0f90_0;
    %load/vec4 v0xad0dd0_0;
    %add;
    %store/vec4 v0xad0eb0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xad04a0;
T_2 ;
    %wait E_0xaab190;
    %load/vec4 v0xad1950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad0f90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xad0bc0_0;
    %assign/vec4 v0xad0f90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xad04a0;
T_3 ;
    %wait E_0xaab190;
    %load/vec4 v0xad1950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad0dd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xad0ca0_0;
    %assign/vec4 v0xad0dd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xad04a0;
T_4 ;
    %wait E_0xad07d0;
    %load/vec4 v0xad19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xad0eb0_0;
    %load/vec4 v0xad1a90_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xad1600, 0, 4;
T_4.0 ;
    %load/vec4 v0xad16c0_0;
    %assign/vec4 v0xad17a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xad04a0;
T_5 ;
    %wait E_0xad0830;
    %load/vec4 v0xad1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xad12a0_0;
    %store/vec4 v0xad1380_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xad04a0;
T_6 ;
    %wait E_0xad07d0;
    %load/vec4 v0xad1950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad11c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xad1380_0;
    %assign/vec4 v0xad11c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xad04a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad1460_0, 0, 32;
T_7.0 ; Top of for-loop 
    %load/vec4 v0xad1460_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xad1460_0;
    %store/vec4a v0xad1600, 4, 0;
T_7.2 ; for-loop step statement
    %load/vec4 v0xad1460_0;
    %addi 1, 0, 32;
    %store/vec4 v0xad1460_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .thread T_7;
    .scope S_0xaa8520;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad22b0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0xaa8520;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad2380_0, 0;
T_9.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %delay 1000, 0;
    %load/vec4 v0xad2380_0;
    %nor/r;
    %assign/vec4 v0xad2380_0, 0;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xaa8520;
T_10 ;
    %vpi_call/w 3 33 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000001, S_0xaa8520 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xaa8520;
T_11 ;
    %vpi_call/w 3 41 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000010, "ns", 32'sb00000000000000000000000000010100 {0 0 0};
    %vpi_call/w 3 42 "$display", "Simulation start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad27d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad2700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad2560_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xad2630_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xad2930_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad20d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad21e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad2700_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad2700_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad20d0_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0xad21e0_0, 0, 32;
    %load/vec4 v0xad20d0_0;
    %load/vec4 v0xad21e0_0;
    %add;
    %store/vec4 v0xad22b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad27d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad2560_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %load/vec4 v0xad2470_0;
    %load/vec4 v0xad22b0_0;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %vpi_call/w 3 66 "$display", "Status: Test Failed: @%0t ADDR: %0d, Expected Data: %0h, Actual Data: %0h", $time, v0xad2630_0, v0xad22b0_0, v0xad2470_0 {0 0 0};
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 69 "$display", "Status: Test Passed: @%0t ADDR: %0d, Expected Data: %0h, Actual Data: %0h", $time, v0xad2630_0, v0xad22b0_0, v0xad2470_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 10, 0, 32;
T_11.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.11, 5;
    %jmp/1 T_11.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.10;
T_11.11 ;
    %pop/vec4 1;
    %fork t_1, S_0xa7c680;
    %jmp t_0;
    .scope S_0xa7c680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9dd80_0, 0, 32;
T_11.12 ; Top of for-loop 
    %load/vec4 v0xa9dd80_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_11.13, 5;
    %vpi_func 3 74 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %store/vec4 v0xad20d0_0, 0, 32;
    %vpi_func 3 75 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %store/vec4 v0xad21e0_0, 0, 32;
    %load/vec4 v0xa9dd80_0;
    %pad/s 9;
    %store/vec4 v0xad2930_0, 0, 9;
    %wait E_0xaab190;
    %load/vec4 v0xa9dd80_0;
    %pad/s 9;
    %store/vec4 v0xad2630_0, 0, 9;
    %load/vec4 v0xad20d0_0;
    %load/vec4 v0xad21e0_0;
    %add;
    %store/vec4 v0xad22b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_11.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.16, 5;
    %jmp/1 T_11.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaab190;
    %jmp T_11.15;
T_11.16 ;
    %pop/vec4 1;
    %load/vec4 v0xad2470_0;
    %store/vec4 v0xad1f00_0, 0, 32;
    %load/vec4 v0xad22b0_0;
    %store/vec4 v0xad1e20_0, 0, 32;
    %load/vec4 v0xad2630_0;
    %store/vec4 v0xad1fe0_0, 0, 9;
    %callf/void TD_testbench.compare, S_0xad1c90;
T_11.14 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa9dd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa9dd80_0, 0, 32;
    %jmp T_11.12;
T_11.13 ; for-loop exit label
    %end;
    .scope S_0xaa8520;
t_0 %join;
    %delay 20000, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./../../rtl/ram_simple_dp_async_read_512x32.v";
