INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/userIvan/Desktop/my-projects/university/labs/fpga/test_impulse/test_impulse.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/userIvan/Desktop/my-projects/university/labs/fpga/test_impulse/test_impulse.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
