Language File-Name                       IP             Library         File-Path                                                                                   
VHDL,    blk_mem_gen_0_sim_netlist.vhdl, blk_mem_gen_0, xil_defaultlib, ./../../../../RAMcontroller.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_sim_netlist.vhdl
