<p align="right"><a href="../docs-cn/README.md">简体中文</a> | <a href="../docs-jp/README.md">日本語</a></p>
<table width="100%" class="sphinxhide">
  <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Embedded Design Documentation</h1>
    </td>
 </tr>
 </table>

Xilinx and its Ecosystem Partners deliver embedded tools and runtime environments designed to enable you to efficiently and quickly move from concept to release. We provide you with all the components needed to create your embedded system using Xilinx Zynq® SoC and Zynq UltraScale+ MPSoC devices, MicroBlaze™ processor cores, and Arm Cortex-M1/M3 micro controllers including open source operating systems and bare metal drivers, multiple runtimes and Multi-OS environments, sophisticated Integrated Development Environments, and compilers, debuggers, and profiling tools.

![Embedded tutorials](https://raw.githubusercontent.com/Xilinx/Embedded-Design-Tutorials/gh-pages/docs/2022.2/source/docs/images/embedded-tutorials-landing.png)

For more information about available embedded tools available from Xilinx, see [Xilinx Embedded Software Infrastructure](https://www.xilinx.com/products/design-tools/embedded-software.html).

This repository provides information about creating embedded designs. The following documents are available.

# Introduction Tutorials

The Embedded Design Tutorials provide an introduction to the embedded flow for Xilinx devices.

 <table style="width:100%">
 <tr>
 <td align="center"><b>Tutorial</b></td>
 <td align="center"><b>Latest Release</b></td>
 <td align="center"><b>Device</b></td>
 <td align="center"><b>Description</b></td>
 </tr>
 <tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Introduction/Versal-EDT/Versal-EDT.html">Versal Adaptive Compute Acceleration Platform</a></td>
 <td>2022.1</td>
 <td>
 Versal&trade; ACAP devices</td><td>
Provides an introduction for using the Xilinx&reg; Vivado&reg; Design Suite flow for a Versal&trade; VMK180/VCK190 evaluation board.</td></tr>
<tr>
<td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Introduction/ZynqMPSoC-EDT/ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a></td>
 <td>2022.2</td>
<td>Zynq&reg; UltraScale+&trade; MPSoC devices</td><td>
Provides an introduction for using the Xilinx Vivado Design Suite flow for using the Zynq UltraScale+ MPSoC device.</td></tr>
<tr>
<td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Introduction/Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 SoC Embedded Design Tutorial</a></td>
 <td>2022.2</td>
<td>Zynq-7000 SoC devices</td><td>
Provides an introduction for using the Xilinx Vivado Design Suite flow for using the Zynq-7000 SoC device.</td></tr>
</table>

# Feature Tutorials

<table style="width:100%">
<tr>
<td align="center"><b>Guide</b></td>
<td align="center"><b>Description</b></td>
</tr>
<tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">Creating a Debuggable First Stage Boot Loader</a></td>
 <td>
 Creating a debuggable FSBL.</a></td></tr>
 <tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Feature_Tutorials/microblaze-system/README.html">Programming an Embedded MicroBlaze Processor</a></td>
 <td>
 Creating a simple MicroBlaze&trade; system for a Spartan&reg;-7 FPGA using Vivado&reg; IP integrator.</a></td></tr>
  <tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Feature_Tutorials/sw-profiling/sw-profiling.html">Software Profiling Using the Vitis Software Platform</a></td>
 <td>
 Examples to demonstrate software profiling.</a></td></tr>
 </table>

 # Design Tutorials

 <table style="width:100%">
<tr>
<td align="center"><b>Guide</b></td>
<td align="center"><b>Description</b></td>
</tr>
<tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></td>
 <td>
 Demonstrates the configurations, packages, and tool flow required for running designs based on GPU and DP on a Zynq UltraScale+ MPSoC device.</td></tr>
 </table>

 # Debugging Guides

 <table style="width:100%">
<tr>
<td align="center"><b>Guide</b></td>
<td align="center"><b>Description</b></td>
</tr>
<tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/Vitis-Embedded-Software-Debugging/Debugging.html">Vitis Embedded Software Debugging Guide</a></td>
 <td>
 This guide provides specific examples of embedded software debug situations and explains how the various Xilinx debug features can help.</td></tr>
 </table>

# User Guides

<table style="width:100%">
<tr>
<td align="center"><b>Guide</b></td>
<td align="center"><b>Description</b></td>
</tr>
<tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/User_Guides/SPA-UG/SPA-UG.html">Vitis Unified Software Platform User Guide: System Performance Analysis</a></td>
 <td>
 Describes the technical details of the performance analysis toolbox, as well as a methodology explaining its usefulness and depth.</td></tr>
 <tr>
 <td align="center"><a href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.2/build/html/docs/User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone Benchmark User Guide</a></td>
 <td>
 Demonstrates how to generate a reference design for the Dhrystone benchmark and building and running the Dhrystone application.</td></tr>
 </table>
 



<p align="center"><sup>Copyright&copy; 2019-2022 Xilinx</sup></p>
