
ubuntu-preinstalled/tracepath:     file format elf32-littlearm


Disassembly of section .init:

00000988 <.init>:
 988:	push	{r3, lr}
 98c:	bl	14e8 <recv@plt+0x964>
 990:	pop	{r3, pc}

Disassembly of section .plt:

00000994 <__cxa_finalize@plt-0x14>:
 994:	push	{lr}		; (str lr, [sp, #-4]!)
 998:	ldr	lr, [pc, #4]	; 9a4 <__cxa_finalize@plt-0x4>
 99c:	add	lr, pc, lr
 9a0:	ldr	pc, [lr, #8]!
 9a4:	andeq	r2, r1, ip, ror r5

000009a8 <__cxa_finalize@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #73728	; 0x12000
 9b0:	ldr	pc, [ip, #1404]!	; 0x57c

000009b4 <strtol@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #73728	; 0x12000
 9bc:	ldr	pc, [ip, #1396]!	; 0x574

000009c0 <setsockopt@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #73728	; 0x12000
 9c8:	ldr	pc, [ip, #1388]!	; 0x56c

000009cc <fflush@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #73728	; 0x12000
 9d4:	ldr	pc, [ip, #1380]!	; 0x564

000009d8 <gai_strerror@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #73728	; 0x12000
 9e0:	ldr	pc, [ip, #1372]!	; 0x55c

000009e4 <ferror@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #73728	; 0x12000
 9ec:	ldr	pc, [ip, #1364]!	; 0x554

000009f0 <_exit@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #73728	; 0x12000
 9f8:	ldr	pc, [ip, #1356]!	; 0x54c

000009fc <select@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1348]!	; 0x544

00000a08 <dcgettext@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1340]!	; 0x53c

00000a14 <__stack_chk_fail@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1332]!	; 0x534

00000a20 <__fdelt_chk@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1324]!	; 0x52c

00000a2c <textdomain@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1316]!	; 0x524

00000a38 <__memcpy_chk@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1308]!	; 0x51c

00000a44 <gettimeofday@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1300]!	; 0x514

00000a50 <__fpending@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1292]!	; 0x50c

00000a5c <error@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1284]!	; 0x504

00000a68 <malloc@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1276]!	; 0x4fc

00000a74 <__libc_start_main@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1268]!	; 0x4f4

00000a80 <__gmon_start__@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1260]!	; 0x4ec

00000a8c <exit@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1252]!	; 0x4e4

00000a98 <strlen@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1244]!	; 0x4dc

00000aa4 <strchr@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1236]!	; 0x4d4

00000ab0 <getopt@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1228]!	; 0x4cc

00000abc <__errno_location@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ac8 <__sprintf_chk@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1212]!	; 0x4bc

00000ad4 <__cxa_atexit@plt>:
 ad4:			; <UNDEFINED> instruction: 0xe7fd4778
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #73728	; 0x12000
 ae0:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ae4 <memset@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #73728	; 0x12000
 aec:	ldr	pc, [ip, #1192]!	; 0x4a8

00000af0 <__printf_chk@plt>:
 af0:			; <UNDEFINED> instruction: 0xe7fd4778
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #73728	; 0x12000
 afc:	ldr	pc, [ip, #1180]!	; 0x49c

00000b00 <__fprintf_chk@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #73728	; 0x12000
 b08:	ldr	pc, [ip, #1172]!	; 0x494

00000b0c <fclose@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #73728	; 0x12000
 b14:	ldr	pc, [ip, #1164]!	; 0x48c

00000b18 <sendto@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #1156]!	; 0x484

00000b24 <setlocale@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #1148]!	; 0x47c

00000b30 <getnameinfo@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #1140]!	; 0x474

00000b3c <recvmsg@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #1132]!	; 0x46c

00000b48 <freeaddrinfo@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #1124]!	; 0x464

00000b54 <getaddrinfo@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #1116]!	; 0x45c

00000b60 <socket@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #1108]!	; 0x454

00000b6c <bindtextdomain@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #1100]!	; 0x44c

00000b78 <abort@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #1092]!	; 0x444

00000b84 <recv@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #1084]!	; 0x43c

Disassembly of section .text:

00000b90 <.text>:
     b90:	svcmi	0x00f0e92d
     b94:	rsbvc	pc, ip, #1325400064	; 0x4f000000
     b98:	blhi	bc054 <recv@plt+0xbb4d0>
     b9c:			; <UNDEFINED> instruction: 0xf8df460d
     ba0:	tstcs	r0, ip, asr r8
     ba4:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ba8:	ldrbtmi	r4, [pc], #-1540	; bb0 <recv@plt+0x2c>
     bac:	ldmdahi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     bb0:	sfmmi	f7, 1, [ip, #692]!	; 0x2b4
     bb4:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     bb8:	bleq	ff53cff4 <recv@plt+0xff53c470>
     bbc:	mcrge	8, 0, r5, cr13, cr11, {7}
     bc0:			; <UNDEFINED> instruction: 0x4658271e
     bc4:			; <UNDEFINED> instruction: 0xf8cd681b
     bc8:			; <UNDEFINED> instruction: 0xf04f34a4
     bcc:			; <UNDEFINED> instruction: 0xf7ff0300
     bd0:	smlabbcs	r0, sl, pc, lr	; <UNPREDICTABLE>
     bd4:	ldrtmi	r2, [r0], -r0, lsr #4
     bd8:	mvnscc	pc, #79	; 0x4f
     bdc:	orrsvc	pc, r4, #13303808	; 0xcb0000
     be0:	mvncc	lr, #3325952	; 0x32c000
     be4:	svc	0x007ef7ff
     be8:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     bec:	andscs	r4, r1, #248, 8	; 0xf8000000
     bf0:	andls	lr, r2, #3244032	; 0x318000
     bf4:	ldmdavc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     bf8:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     bfc:			; <UNDEFINED> instruction: 0xf8ecf001
     c00:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     c04:	ldrbtmi	r2, [pc], #-6	; c0c <recv@plt+0x88>
     c08:			; <UNDEFINED> instruction: 0xf7ff4479
     c0c:			; <UNDEFINED> instruction: 0xf8dfef8c
     c10:	ldrtmi	r1, [r8], -r4, lsl #16
     c14:			; <UNDEFINED> instruction: 0xf7ff4479
     c18:	ldrtmi	lr, [r8], -sl, lsr #31
     c1c:	svc	0x0006f7ff
     c20:	ldrtmi	r6, [r8], -pc, lsr #16
     c24:	svc	0x0038f7ff
     c28:			; <UNDEFINED> instruction: 0xf8104438
     c2c:	blcs	d0fc38 <recv@plt+0xd0f0b4>
     c30:			; <UNDEFINED> instruction: 0xf8c6bf08
     c34:	andle	r9, r3, r4
     c38:	svclt	0x00042b36
     c3c:	rsbsvs	r2, r3, sl, lsl #6
     c40:			; <UNDEFINED> instruction: 0x77d4f8df
     c44:			; <UNDEFINED> instruction: 0xa7d4f8df
     c48:			; <UNDEFINED> instruction: 0x97d4f8df
     c4c:	ldrbtmi	r4, [sl], #1151	; 0x47f
     c50:			; <UNDEFINED> instruction: 0x463a44f9
     c54:	strtmi	r4, [r0], -r9, lsr #12
     c58:	svc	0x002af7ff
     c5c:	subsle	r1, sp, r2, asr #24
     c60:	ldmdacs	ip!, {r2, r4, r5, fp, ip, sp}
     c64:	teqhi	ip, #0, 4	; <UNPREDICTABLE>
     c68:			; <UNDEFINED> instruction: 0xf010e8df
     c6c:	teqeq	sl, #184, 2	; 0x2e
     c70:	teqeq	sl, #1073741868	; 0x4000002c
     c74:	teqeq	sl, #-402653184	; 0xe8000000
     c78:	teqeq	sl, #-402653184	; 0xe8000000
     c7c:	teqeq	sl, #-402653184	; 0xe8000000
     c80:	teqeq	sl, #-402653184	; 0xe8000000
     c84:	teqeq	sl, #-402653184	; 0xe8000000
     c88:	teqeq	sl, #-402653184	; 0xe8000000
     c8c:	teqeq	sl, #-402653184	; 0xe8000000
     c90:	teqeq	sl, #-402653184	; 0xe8000000
     c94:	teqeq	sl, #-402653184	; 0xe8000000
     c98:	teqeq	sl, #-402653184	; 0xe8000000
     c9c:	teqeq	sl, #-402653184	; 0xe8000000
     ca0:	teqeq	sl, #-402653184	; 0xe8000000
     ca4:	teqeq	sl, #-402653184	; 0xe8000000
     ca8:	teqeq	sl, #-402653184	; 0xe8000000
     cac:	teqeq	sl, #-402653184	; 0xe8000000
     cb0:	teqeq	sl, #-2147483613	; 0x80000023
     cb4:	teqeq	sl, #-402653184	; 0xe8000000
     cb8:	teqeq	sl, #-402653184	; 0xe8000000
     cbc:	teqeq	sl, #-402653184	; 0xe8000000
     cc0:	teqeq	sl, #-402653184	; 0xe8000000
     cc4:	teqeq	sl, #-402653184	; 0xe8000000
     cc8:	teqeq	sl, #-1073741791	; 0xc0000021
     ccc:	teqeq	sl, #-402653184	; 0xe8000000
     cd0:	teqeq	sl, #-402653184	; 0xe8000000
     cd4:	teqeq	sl, #-402653184	; 0xe8000000
     cd8:	teqeq	sl, #-402653184	; 0xe8000000
     cdc:	cmpeq	fp, pc, ror #2
     ce0:	teqeq	sl, #84, 2
     ce4:			; <UNDEFINED> instruction: 0xf8df003d
     ce8:	andcs	r3, r5, #60, 14	; 0xf00000
     cec:	andcs	r4, r0, r1, asr r6
     cf0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     cf4:	movwls	r6, #10267	; 0x281b
     cf8:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     cfc:	mvnsvc	pc, #82837504	; 0x4f00000
     d00:	strmi	r2, [r1], -r0, lsl #4
     d04:			; <UNDEFINED> instruction: 0xf0009802
     d08:	ldrtmi	pc, [sl], -fp, ror #31	; <UNPREDICTABLE>
     d0c:			; <UNDEFINED> instruction: 0xf8ab4629
     d10:			; <UNDEFINED> instruction: 0x46200390
     d14:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d18:			; <UNDEFINED> instruction: 0xd1a11c42
     d1c:			; <UNDEFINED> instruction: 0x3708f8df
     d20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     d24:	blne	ff91ada8 <recv@plt+0xff91a224>
     d28:			; <UNDEFINED> instruction: 0xf0402c01
     d2c:			; <UNDEFINED> instruction: 0xf8bb82d9
     d30:			; <UNDEFINED> instruction: 0xf1b99390
     d34:	tstle	sl, r0, lsl #30
     d38:	eoreq	pc, r7, r5, asr r8	; <UNPREDICTABLE>
     d3c:			; <UNDEFINED> instruction: 0xf7ff212f
     d40:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     d44:	sbchi	pc, lr, #0
     d48:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
     d4c:	andcs	r4, r5, #128, 12	; 0x8000000
     d50:	blls	7ed78 <recv@plt+0x7e1f4>
     d54:			; <UNDEFINED> instruction: 0x46484479
     d58:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     d5c:			; <UNDEFINED> instruction: 0xf64f464a
     d60:			; <UNDEFINED> instruction: 0x460173ff
     d64:			; <UNDEFINED> instruction: 0xf0004640
     d68:			; <UNDEFINED> instruction: 0xf8abffbb
     d6c:			; <UNDEFINED> instruction: 0xf8bb0390
     d70:	blge	245bb8 <recv@plt+0x245034>
     d74:	stmmi	r4, {r0, r2, r3, r9, ip, sp, lr, pc}
     d78:			; <UNDEFINED> instruction: 0xf8df9307
     d7c:	eorcs	r3, r0, #180, 12	; 0xb400000
     d80:	strbmi	r9, [r0], -r0, lsl #2
     d84:	tstcs	r1, fp, ror r4
     d88:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
     d8c:	mcrls	6, 0, r4, cr7, cr2, {1}
     d90:			; <UNDEFINED> instruction: 0xf8554641
     d94:	ldrtmi	r0, [r3], -r7, lsr #32
     d98:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     d9c:			; <UNDEFINED> instruction: 0xf0402800
     da0:	ldmdavs	r3!, {r3, r4, r6, r7, r9, pc}
     da4:			; <UNDEFINED> instruction: 0xf0002b00
     da8:			; <UNDEFINED> instruction: 0xf8cb82d4
     dac:	ldmdavs	r8, {r2, r7, r8, r9, ip, sp}^
     db0:	andeq	pc, r8, #32
     db4:			; <UNDEFINED> instruction: 0xf0402a02
     db8:	ldmib	r3, {r3, r4, r8, pc}^
     dbc:			; <UNDEFINED> instruction: 0xf7ff1202
     dc0:	stmdacs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
     dc4:	orreq	pc, r8, #13303808	; 0xcb0000
     dc8:	smlabthi	pc, r0, r2, pc	; <UNPREDICTABLE>
     dcc:	orrne	pc, r4, #14352384	; 0xdb0000
     dd0:	ldmge	r6!, {r2, r3, r5, r7, r8, r9, sp}^
     dd4:	ldrdcs	lr, [r4, -r1]
     dd8:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ddc:	orrcc	pc, r4, #14352384	; 0xdb0000
     de0:			; <UNDEFINED> instruction: 0xf8cb691b
     de4:			; <UNDEFINED> instruction: 0xf8db338c
     de8:	stmdacs	r0, {r3, r7, r8, r9}
     dec:	adchi	pc, r9, #192, 4
     df0:	orrcc	pc, r4, #14352384	; 0xdb0000
     df4:	blcs	9af68 <recv@plt+0x9a3e4>
     df8:	blcs	2b4f48 <recv@plt+0x2b43c4>
     dfc:	rscshi	pc, lr, r0, asr #32
     e00:	orrscc	pc, ip, #14352384	; 0xdb0000
     e04:			; <UNDEFINED> instruction: 0xf8cb2230
     e08:	blcs	9c70 <recv@plt+0x90ec>
     e0c:	rsbshi	pc, r4, #0
     e10:	vqrdmlah.s<illegal width 8>	d18, d0, d16
     e14:	blge	2a19a8 <recv@plt+0x2a0e24>
     e18:			; <UNDEFINED> instruction: 0xf04f2604
     e1c:	strls	r0, [r0], -r2, lsl #16
     e20:			; <UNDEFINED> instruction: 0x21292217
     e24:	andhi	pc, r0, r3, asr #17
     e28:	movwls	r4, #26143	; 0x661f
     e2c:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     e30:	strls	fp, [r0], -r0, ror #2
     e34:			; <UNDEFINED> instruction: 0xf8db463b
     e38:	andscs	r0, r7, #136, 6	; 0x20000002
     e3c:			; <UNDEFINED> instruction: 0xf8c72129
     e40:			; <UNDEFINED> instruction: 0xf7ff8000
     e44:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     e48:	addshi	pc, r0, #64	; 0x40
     e4c:	strcs	r9, [r4, #-2822]	; 0xfffff4fa
     e50:	strls	r2, [r0, #-1537]	; 0xfffff9ff
     e54:			; <UNDEFINED> instruction: 0xf8db2219
     e58:	smlawbcs	r9, r8, r3, r0
     e5c:			; <UNDEFINED> instruction: 0xf7ff601e
     e60:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
     e64:	addhi	pc, sl, #64	; 0x40
     e68:	eorscs	r9, r4, #0, 10
     e6c:			; <UNDEFINED> instruction: 0x21299b06
     e70:	orreq	pc, r8, #14352384	; 0xdb0000
     e74:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     e78:			; <UNDEFINED> instruction: 0xf0402800
     e7c:	ldmib	fp, {r1, r6, r9, pc}^
     e80:	tstmi	r3, #201326595	; 0xc000003
     e84:	adcshi	pc, sl, r0, asr #32
     e88:	tstcc	r4, #14352384	; 0xdb0000	; <UNPREDICTABLE>
     e8c:	svccc	0x0080f513
     e90:	adcshi	pc, r4, r0, asr #32
     e94:			; <UNDEFINED> instruction: 0x33acf89b
     e98:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
     e9c:			; <UNDEFINED> instruction: 0x33acf88b
     ea0:	orrscc	pc, ip, #14352384	; 0xdb0000
     ea4:			; <UNDEFINED> instruction: 0xf8cb221c
     ea8:	blcs	9d10 <recv@plt+0x918c>
     eac:	andshi	pc, pc, #0
     eb0:	vqrdmlah.s<illegal width 8>	d18, d0, d12
     eb4:	blge	2a1908 <recv@plt+0x2a0d84>
     eb8:	strcs	r2, [r4, #-256]	; 0xffffff00
     ebc:	strls	r2, [r0, #-522]	; 0xfffffdf6
     ec0:			; <UNDEFINED> instruction: 0xf8db2602
     ec4:	andsvs	r0, lr, r8, lsl #7
     ec8:			; <UNDEFINED> instruction: 0xf7ff9306
     ecc:			; <UNDEFINED> instruction: 0x4601ed7a
     ed0:			; <UNDEFINED> instruction: 0xf0402800
     ed4:	blls	1a18c8 <recv@plt+0x1a0d44>
     ed8:	strls	r2, [r0, #-523]	; 0xfffffdf5
     edc:			; <UNDEFINED> instruction: 0xf8db2601
     ee0:	andsvs	r0, lr, r8, lsl #7
     ee4:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     ee8:	stmdacs	r0, {r0, r9, sl, lr}
     eec:	rsbhi	pc, r6, #64	; 0x40
     ef0:	andcs	r9, ip, #0, 10
     ef4:			; <UNDEFINED> instruction: 0xf8db9b06
     ef8:			; <UNDEFINED> instruction: 0xf7ff0388
     efc:	stmdacs	r0, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
     f00:			; <UNDEFINED> instruction: 0xf7ffd07c
     f04:			; <UNDEFINED> instruction: 0xf8dfeddc
     f08:	ldrbtmi	r2, [sl], #-1324	; 0xfffffad4
     f0c:	ldrtmi	r6, [r0], -r1, lsl #16
     f10:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     f14:			; <UNDEFINED> instruction: 0x33acf89b
     f18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
     f1c:			; <UNDEFINED> instruction: 0x33acf88b
     f20:			; <UNDEFINED> instruction: 0xf8dfe697
     f24:	andcs	r3, r5, #0, 10
     f28:	andcs	r4, r0, r9, asr #12
     f2c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     f30:	movwls	r6, #10267	; 0x281b
     f34:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     f38:	andcs	r2, r0, #-67108861	; 0xfc000003
     f3c:	stmdals	r2, {r0, r9, sl, lr}
     f40:	cdp2	0, 12, cr15, cr14, cr0, {0}
     f44:	orrseq	pc, r4, #13303808	; 0xcb0000
     f48:			; <UNDEFINED> instruction: 0xf8dfe683
     f4c:	andcs	r3, r5, #216, 8	; 0xd8000000
     f50:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     f54:			; <UNDEFINED> instruction: 0xf8582000
     f58:	ldrbtmi	r3, [r9], #-3
     f5c:	movwls	r6, #10267	; 0x281b
     f60:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     f64:	orrscs	pc, r8, #14352384	; 0xdb0000
     f68:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
     f6c:	stmdals	r2, {r0, r9, sl, lr}
     f70:	cdp2	0, 11, cr15, cr6, cr0, {0}
     f74:	orrseq	pc, ip, #13303808	; 0xcb0000
     f78:			; <UNDEFINED> instruction: 0xf89be66b
     f7c:			; <UNDEFINED> instruction: 0xf04333ac
     f80:			; <UNDEFINED> instruction: 0xf88b0302
     f84:	strbt	r3, [r4], -ip, lsr #7
     f88:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     f8c:			; <UNDEFINED> instruction: 0xf8df2001
     f90:	ldrbtmi	r3, [r9], #-1200	; 0xfffffb50
     f94:	strtcs	pc, [ip], #2271	; 0x8df
     f98:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
     f9c:	strtne	pc, [r8], #2271	; 0x8df
     fa0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
     fa4:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     fa8:	strtcs	pc, [r0], #2271	; 0x8df
     fac:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     fb4:			; <UNDEFINED> instruction: 0xf8dd681a
     fb8:	subsmi	r3, sl, r4, lsr #9
     fbc:			; <UNDEFINED> instruction: 0x81bff040
     fc0:	vhadd.s8	d2, d13, d0
     fc4:	ldc	13, cr4, [sp], #688	; 0x2b0
     fc8:	pop	{r1, r8, r9, fp, pc}
     fcc:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
     fd0:			; <UNDEFINED> instruction: 0xf0002b02
     fd4:	movwcs	r8, #41385	; 0xa1a9
     fd8:			; <UNDEFINED> instruction: 0xe63a6073
     fdc:	blcs	29b1b0 <recv@plt+0x29a62c>
     fe0:			; <UNDEFINED> instruction: 0x81a2f000
     fe4:	rsbsvs	r2, r3, r2, lsl #6
     fe8:			; <UNDEFINED> instruction: 0xf8dbe633
     fec:	ldmibvs	fp, {r2, r7, r8, r9, ip, sp}^
     ff0:	orrcc	pc, r4, #13303808	; 0xcb0000
     ff4:			; <UNDEFINED> instruction: 0xf47f2b00
     ff8:	usat	sl, #20, sl, asr #29
     ffc:	orrseq	pc, ip, #14352384	; 0xdb0000
    1000:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1004:	moveq	pc, #13303808	; 0xcb0000
    1008:			; <UNDEFINED> instruction: 0xf0002800
    100c:			; <UNDEFINED> instruction: 0xf8db81cf
    1010:	andcs	r3, r1, #148, 6	; 0x50000002
    1014:	orrscs	pc, r2, #9109504	; 0x8b0000
    1018:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    101c:	blge	2a1564 <recv@plt+0x2a09e0>
    1020:	blge	2e5c40 <recv@plt+0x2e50bc>
    1024:			; <UNDEFINED> instruction: 0xf8df9305
    1028:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
    102c:	bcc	43c854 <recv@plt+0x43bcd0>
    1030:	strtcc	pc, [r0], #-2271	; 0xfffff721
    1034:	mcr	4, 0, r4, cr8, cr11, {3}
    1038:			; <UNDEFINED> instruction: 0xf8db3a90
    103c:	bls	18de54 <recv@plt+0x18d2d0>
    1040:	andsvs	r6, r4, fp, asr r8
    1044:	andsle	r2, r1, r2, lsl #22
    1048:	tstle	fp, sl, lsl #22
    104c:	blls	189864 <recv@plt+0x188ce0>
    1050:			; <UNDEFINED> instruction: 0x21299200
    1054:	orreq	pc, r8, #14352384	; 0xdb0000
    1058:			; <UNDEFINED> instruction: 0xf7ff2210
    105c:	stmdacs	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    1060:	orrshi	pc, ip, r0, asr #32
    1064:			; <UNDEFINED> instruction: 0x33acf89b
    1068:	strle	r0, [fp, #-1883]	; 0xfffff8a5
    106c:	blls	189884 <recv@plt+0x188d00>
    1070:	mrscs	r9, R8_usr
    1074:	orreq	pc, r8, #14352384	; 0xdb0000
    1078:			; <UNDEFINED> instruction: 0xf7ff2202
    107c:	stmdacs	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
    1080:	orrhi	pc, r4, r0, asr #32
    1084:	orrsls	pc, ip, #14352384	; 0xdb0000
    1088:	movwls	sl, #19446	; 0x4bf6
    108c:			; <UNDEFINED> instruction: 0xf04f2700
    1090:	movwcs	r0, #14348	; 0x380c
    1094:			; <UNDEFINED> instruction: 0xf8db9303
    1098:	strbmi	r6, [sl], -r0, lsr #7
    109c:	ldfnes	f2, [r5, #-0]
    10a0:			; <UNDEFINED> instruction: 0xf7ff4630
    10a4:	strcs	lr, [sl], #-3360	; 0xfffff2e0
    10a8:			; <UNDEFINED> instruction: 0xf8db9602
    10ac:			; <UNDEFINED> instruction: 0xf89b3384
    10b0:	stmdbls	r2, {r1, r4, r7, r8, r9, sp}
    10b4:	blcs	9b228 <recv@plt+0x9a6a4>
    10b8:	andle	r6, r1, sl
    10bc:	tstle	r7, sl, lsl #22
    10c0:	movwcc	pc, #2267	; 0x8db	; <UNPREDICTABLE>
    10c4:	orrscs	pc, r0, #12255232	; 0xbb0000
    10c8:	blt	16d211c <recv@plt+0x16d1598>
    10cc:	movwcc	pc, #26795	; 0x68ab	; <UNPREDICTABLE>
    10d0:	strtmi	r2, [r8], -r0, lsl #2
    10d4:	ldc	7, cr15, [r6], #1020	; 0x3fc
    10d8:	movwvs	pc, #2267	; 0x8db	; <UNPREDICTABLE>
    10dc:	muleq	r3, r5, r8
    10e0:			; <UNDEFINED> instruction: 0xf89b2300
    10e4:	blx	209f36 <recv@plt+0x2093b2>
    10e8:	cdpls	14, 0, cr15, cr4, cr6, {0}
    10ec:	beq	3bbd20 <recv@plt+0x3bb19c>
    10f0:			; <UNDEFINED> instruction: 0xf8db9600
    10f4:			; <UNDEFINED> instruction: 0xf10a638c
    10f8:	strls	r0, [r1], -r4, lsl #20
    10fc:	andeq	lr, r3, sl, lsl #17
    1100:	andcs	pc, lr, fp, asr #16
    1104:	orrseq	pc, r8, #14352384	; 0xdb0000
    1108:	ldrdcs	lr, [r7, #155]!	; 0x9b
    110c:			; <UNDEFINED> instruction: 0xf8db1a12
    1110:			; <UNDEFINED> instruction: 0xf7ff0388
    1114:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    1118:			; <UNDEFINED> instruction: 0x4658dc5d
    111c:	blx	fe53d124 <recv@plt+0xfe53c5a0>
    1120:	movwcc	pc, #2267	; 0x8db	; <UNPREDICTABLE>
    1124:	vqdmulh.s<illegal width 8>	d15, d3, d8
    1128:	andvc	pc, r2, fp, asr #16
    112c:			; <UNDEFINED> instruction: 0xf0002800
    1130:	vhadd.u8	q4, q8, q7
    1134:	stccc	0, cr8, [r1], {211}	; 0xd3
    1138:	mrc	1, 0, sp, cr8, cr7, {5}
    113c:	andcs	r1, r5, #144, 20	; 0x90000
    1140:	strtmi	r3, [r0], -r1, lsl #6
    1144:	teqeq	pc, #3	; <UNPREDICTABLE>
    1148:	movwcc	pc, #2251	; 0x8cb	; <UNPREDICTABLE>
    114c:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1150:	orrscs	pc, r2, #10158080	; 0x9b0000
    1154:	andcs	r4, r1, r1, lsl #12
    1158:	stcl	7, cr15, [ip], {255}	; 0xff
    115c:	orrscc	pc, ip, #14352384	; 0xdb0000
    1160:			; <UNDEFINED> instruction: 0xf040454b
    1164:	blls	1e1378 <recv@plt+0x1e07f4>
    1168:			; <UNDEFINED> instruction: 0xf7ff6818
    116c:	ldmibmi	sl!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    1170:	andcs	r2, r0, r5, lsl #4
    1174:			; <UNDEFINED> instruction: 0xf7ff4479
    1178:			; <UNDEFINED> instruction: 0xf8dbec48
    117c:			; <UNDEFINED> instruction: 0x4601239c
    1180:			; <UNDEFINED> instruction: 0xf7ff2001
    1184:			; <UNDEFINED> instruction: 0xf8dbecb8
    1188:	blcs	e020 <recv@plt+0xd49c>
    118c:	ldmibmi	r3!, {r0, r1, r3, r8, r9, fp, ip, lr, pc}
    1190:	andcs	r2, r0, r5, lsl #4
    1194:			; <UNDEFINED> instruction: 0xf7ff4479
    1198:			; <UNDEFINED> instruction: 0xf8dbec38
    119c:	strmi	r2, [r1], -r4, lsr #7
    11a0:			; <UNDEFINED> instruction: 0xf7ff2001
    11a4:			; <UNDEFINED> instruction: 0xf8dbeca8
    11a8:	blcs	e050 <recv@plt+0xd4cc>
    11ac:	stmibmi	ip!, {r0, r1, r3, r8, r9, fp, ip, lr, pc}
    11b0:	andcs	r2, r0, r5, lsl #4
    11b4:			; <UNDEFINED> instruction: 0xf7ff4479
    11b8:			; <UNDEFINED> instruction: 0xf8dbec28
    11bc:	strmi	r2, [r1], -r8, lsr #7
    11c0:			; <UNDEFINED> instruction: 0xf7ff2001
    11c4:	stmibmi	r7!, {r3, r4, r7, sl, fp, sp, lr, pc}
    11c8:	ldrbtmi	r2, [r9], #-1
    11cc:	ldc	7, cr15, [r2], {255}	; 0xff
    11d0:			; <UNDEFINED> instruction: 0xf7ff2000
    11d4:			; <UNDEFINED> instruction: 0xf8dbec5c
    11d8:	mrscs	r2, SP_irq
    11dc:	blge	5271f8 <recv@plt+0x526674>
    11e0:			; <UNDEFINED> instruction: 0xf002440a
    11e4:			; <UNDEFINED> instruction: 0xf8cb023f
    11e8:	bge	d09df0 <recv@plt+0xd0926c>
    11ec:	andvs	r6, r1, r7, asr #32
    11f0:	svcvc	0x0004f843
    11f4:			; <UNDEFINED> instruction: 0xd1fb429a
    11f8:	orreq	pc, r8, #14352384	; 0xdb0000
    11fc:			; <UNDEFINED> instruction: 0xf7ff2401
    1200:			; <UNDEFINED> instruction: 0xf8dbec10
    1204:	bls	14e02c <recv@plt+0x14d4a8>
    1208:			; <UNDEFINED> instruction: 0xf1d3a915
    120c:			; <UNDEFINED> instruction: 0xf0030c00
    1210:			; <UNDEFINED> instruction: 0xf00c051f
    1214:	svclt	0x00580c1f
    1218:	streq	pc, [r0, #-460]	; 0xfffffe34
    121c:	blx	125a24 <recv@plt+0x124ea0>
    1220:			; <UNDEFINED> instruction: 0xf851f505
    1224:	strmi	r2, [r6], -r0, lsr #32
    1228:	movwcs	r1, #2328	; 0x918
    122c:			; <UNDEFINED> instruction: 0xf841432a
    1230:	ldrmi	r2, [sl], -r6, lsr #32
    1234:	bl	ff8bf238 <recv@plt+0xff8be6b4>
    1238:	ldrdcs	lr, [r7, #155]!	; 0x9b
    123c:	orreq	pc, r8, #14352384	; 0xdb0000
    1240:			; <UNDEFINED> instruction: 0xf7ff2340
    1244:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    1248:	mrc	13, 0, sp, cr8, cr2, {0}
    124c:	andcs	r1, r5, #16, 20	; 0x10000
    1250:			; <UNDEFINED> instruction: 0xf7ff2000
    1254:			; <UNDEFINED> instruction: 0xf89bebda
    1258:			; <UNDEFINED> instruction: 0x46012392
    125c:			; <UNDEFINED> instruction: 0xf7ff4620
    1260:			; <UNDEFINED> instruction: 0xf8dbec4a
    1264:	strbmi	r3, [fp, #-924]	; 0xfffffc64
    1268:	svcge	0x007df43f
    126c:			; <UNDEFINED> instruction: 0xe70d4699
    1270:			; <UNDEFINED> instruction: 0xf0004658
    1274:			; <UNDEFINED> instruction: 0xf8dbf9e9
    1278:	strbmi	r3, [fp, #-924]	; 0xfffffc64
    127c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1280:	svcge	0x0071f43f
    1284:	blls	f82cc <recv@plt+0xf7748>
    1288:	movwls	r3, #15105	; 0x3b01
    128c:	svcge	0x0003f47f
    1290:	andcs	r4, r5, #1916928	; 0x1d4000
    1294:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1298:	bl	fedbf29c <recv@plt+0xfedbe718>
    129c:	orrscs	pc, r2, #10158080	; 0x9b0000
    12a0:	strtmi	r4, [r0], -r1, lsl #12
    12a4:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    12a8:	orrsmi	pc, r2, #10158080	; 0x9b0000
    12ac:	orrscc	pc, r4, #14352384	; 0xdb0000
    12b0:	rsclt	r3, r4, #16777216	; 0x1000000
    12b4:	orrsmi	pc, r2, #9109504	; 0x8b0000
    12b8:			; <UNDEFINED> instruction: 0xf77f429c
    12bc:	stmdbmi	fp!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    12c0:			; <UNDEFINED> instruction: 0xf8db2001
    12c4:	ldrbtmi	r2, [r9], #-924	; 0xfffffc64
    12c8:	ldc	7, cr15, [r4], {255}	; 0xff
    12cc:			; <UNDEFINED> instruction: 0xf8dbe74b
    12d0:	ldrmi	r3, [r9, #924]	; 0x39c
    12d4:	svcge	0x0047f43f
    12d8:			; <UNDEFINED> instruction: 0xe6d74699
    12dc:	strbt	r9, [r2], r2, lsl #28
    12e0:			; <UNDEFINED> instruction: 0xf966f000
    12e4:	orrspl	pc, ip, #77594624	; 0x4a00000
    12e8:	orrscc	pc, r0, #11206656	; 0xab0000
    12ec:			; <UNDEFINED> instruction: 0xf64fe53f
    12f0:			; <UNDEFINED> instruction: 0xf8cb73ff
    12f4:	ldrb	r3, [lr, #924]	; 0x39c
    12f8:	mvnscc	pc, #1325400064	; 0x4f000000
    12fc:	orrscc	pc, ip, #13303808	; 0xcb0000
    1300:	strls	lr, [r0, #-1417]	; 0xfffffa77
    1304:	blls	189b2c <recv@plt+0x188fa8>
    1308:			; <UNDEFINED> instruction: 0xf8db2129
    130c:			; <UNDEFINED> instruction: 0xf7ff0388
    1310:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1314:	cfldrsge	mvf15, [r3, #252]!	; 0xfc
    1318:	bl	ff43f31c <recv@plt+0xff43e798>
    131c:	ldrbtmi	r4, [sl], #-2644	; 0xfffff5ac
    1320:	ldrtmi	r6, [r0], -r1, lsl #16
    1324:	bl	fe6bf328 <recv@plt+0xfe6be7a4>
    1328:	andcs	r4, r5, #1343488	; 0x148000
    132c:	ldrbtmi	r2, [r9], #-0
    1330:	bl	1abf334 <recv@plt+0x1abe7b0>
    1334:	strmi	r2, [r2], -r0, lsl #2
    1338:			; <UNDEFINED> instruction: 0xf7ff2002
    133c:			; <UNDEFINED> instruction: 0xf7ffeb90
    1340:			; <UNDEFINED> instruction: 0xf7ffeb6a
    1344:	bmi	133c23c <recv@plt+0x133b6b8>
    1348:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    134c:			; <UNDEFINED> instruction: 0xf7ff2001
    1350:			; <UNDEFINED> instruction: 0xf855eb86
    1354:	movwls	r3, #8231	; 0x2027
    1358:	bl	fbf35c <recv@plt+0xfbe7d8>
    135c:	tstcs	r0, r7, asr #20
    1360:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    1364:	andcs	r9, r1, r0
    1368:	bl	1e3f36c <recv@plt+0x1e3e7e8>
    136c:	bl	fe9bf370 <recv@plt+0xfe9be7ec>
    1370:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    1374:	andcs	r6, r1, r1, lsl #16
    1378:	bl	1c3f37c <recv@plt+0x1c3e7f8>
    137c:	bl	fe7bf380 <recv@plt+0xfe7be7fc>
    1380:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    1384:	ldrtmi	r6, [r0], -r1, lsl #16
    1388:	bl	1a3f38c <recv@plt+0x1a3e808>
    138c:	bl	fe5bf390 <recv@plt+0xfe5be80c>
    1390:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    1394:	andcs	r6, r1, r1, lsl #16
    1398:	bl	183f39c <recv@plt+0x183e818>
    139c:	bl	fe3bf3a0 <recv@plt+0xfe3be81c>
    13a0:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
    13a4:	andcs	r6, r1, r1, lsl #16
    13a8:	bl	163f3ac <recv@plt+0x163e828>
    13ac:	bl	fe1bf3b0 <recv@plt+0xfe1be82c>
    13b0:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    13b4:	andcs	r6, r1, r1, lsl #16
    13b8:	bl	143f3bc <recv@plt+0x143e838>
    13bc:	bl	1fbf3c0 <recv@plt+0x1fbe83c>
    13c0:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    13c4:	ldrtmi	r6, [r0], -r1, lsl #16
    13c8:	bl	123f3cc <recv@plt+0x123e848>
    13cc:	bl	1dbf3d0 <recv@plt+0x1dbe84c>
    13d0:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    13d4:	andcs	r6, r1, r1, lsl #16
    13d8:	bl	103f3dc <recv@plt+0x103e858>
    13dc:	andcs	r4, r5, #770048	; 0xbc000
    13e0:	ldrbtmi	r2, [r9], #-0
    13e4:	bl	43f3e8 <recv@plt+0x43e864>
    13e8:	orrscc	pc, r8, #14352384	; 0xdb0000
    13ec:	strmi	r2, [r2], -r0, lsl #2
    13f0:	andmi	pc, r0, pc, rrx
    13f4:	andcs	r9, r1, r0
    13f8:	bl	c3f3fc <recv@plt+0xc3e878>
    13fc:	andeq	r2, r1, r2, ror r3
    1400:	strheq	r0, [r0], -r8
    1404:	andeq	r2, r1, r0, lsr r3
    1408:	andeq	r0, r0, r4, asr #1
    140c:	andeq	r1, r0, r6, ror r4
    1410:	andeq	r1, r0, r8, asr #11
    1414:	andeq	r1, r0, r4, asr r4
    1418:	andeq	r1, r0, r0, lsr #9
    141c:	andeq	r1, r0, r2, ror #8
    1420:	andeq	r1, r0, r0, ror #8
    1424:	ldrdeq	r0, [r0], -ip
    1428:	strheq	r0, [r0], -ip
    142c:	andeq	r1, r0, ip, asr r3
    1430:	andeq	r1, r0, r8, ror r3
    1434:	andeq	r1, r0, lr, asr r2
    1438:	andeq	r1, r0, r6, asr r1
    143c:	andeq	r1, r0, lr, asr #2
    1440:	andeq	r1, r0, r2, ror #1
    1444:	andeq	r1, r0, r4, lsr #2
    1448:	andeq	r1, r0, lr, lsr #2
    144c:	andeq	r1, r1, ip, ror #30
    1450:	andeq	r1, r0, lr, lsl #3
    1454:	andeq	r1, r0, r8, lsl #4
    1458:	andeq	r1, r0, r0, ror r0
    145c:	andeq	r1, r0, r8, rrx
    1460:	andeq	r1, r0, r4, asr r0
    1464:	andeq	r0, r0, r6, ror #28
    1468:	andeq	r0, r0, lr, lsr pc
    146c:			; <UNDEFINED> instruction: 0x00000eb6
    1470:	andeq	r0, r0, lr, lsl lr
    1474:	andeq	r0, r0, r6, asr sp
    1478:	andeq	r0, r0, r0, asr #27
    147c:	muleq	r0, lr, sp
    1480:	andeq	r0, r0, r6, lsr #27
    1484:	andeq	r0, r0, sl, lsr #27
    1488:	andeq	r0, r0, lr, lsl lr
    148c:	strdeq	r0, [r0], -sl
    1490:	andeq	r0, r0, r2, asr #27
    1494:	muleq	r0, sl, sp
    1498:	andeq	r0, r0, sl, ror sp
    149c:	andeq	r0, r0, r2, lsr lr
    14a0:	bleq	3d5e4 <recv@plt+0x3ca60>
    14a4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    14a8:	strbtmi	fp, [sl], -r2, lsl #24
    14ac:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    14b0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    14b4:	ldrmi	sl, [sl], #776	; 0x308
    14b8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    14bc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    14c0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    14c4:			; <UNDEFINED> instruction: 0xf85a4b06
    14c8:	stmdami	r6, {r0, r1, ip, sp}
    14cc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    14d0:	b	ff43f4d4 <recv@plt+0xff43e950>
    14d4:	bl	143f4d8 <recv@plt+0x143e954>
    14d8:	andeq	r1, r1, r8, asr #20
    14dc:	andeq	r0, r0, ip, lsr #1
    14e0:	andeq	r0, r0, ip, asr #1
    14e4:	ldrdeq	r0, [r0], -r4
    14e8:	ldr	r3, [pc, #20]	; 1504 <recv@plt+0x980>
    14ec:	ldr	r2, [pc, #20]	; 1508 <recv@plt+0x984>
    14f0:	add	r3, pc, r3
    14f4:	ldr	r2, [r3, r2]
    14f8:	cmp	r2, #0
    14fc:	bxeq	lr
    1500:	b	a80 <__gmon_start__@plt>
    1504:	andeq	r1, r1, r8, lsr #20
    1508:	andeq	r0, r0, r8, asr #1
    150c:	blmi	1d352c <recv@plt+0x1d29a8>
    1510:	bmi	1d26f8 <recv@plt+0x1d1b74>
    1514:	addmi	r4, r3, #2063597568	; 0x7b000000
    1518:	andle	r4, r3, sl, ror r4
    151c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1520:	ldrmi	fp, [r8, -r3, lsl #2]
    1524:	svclt	0x00004770
    1528:	strdeq	r1, [r1], -r4
    152c:	strdeq	r1, [r1], -r0
    1530:	andeq	r1, r1, r4, lsl #20
    1534:	strheq	r0, [r0], -r4
    1538:	stmdbmi	r9, {r3, fp, lr}
    153c:	bmi	252724 <recv@plt+0x251ba0>
    1540:	bne	25272c <recv@plt+0x251ba8>
    1544:	svceq	0x00cb447a
    1548:			; <UNDEFINED> instruction: 0x01a1eb03
    154c:	andle	r1, r3, r9, asr #32
    1550:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1554:	ldrmi	fp, [r8, -r3, lsl #2]
    1558:	svclt	0x00004770
    155c:	andeq	r1, r1, r8, asr #21
    1560:	andeq	r1, r1, r4, asr #21
    1564:	ldrdeq	r1, [r1], -r8
    1568:	ldrdeq	r0, [r0], -r8
    156c:	blmi	2ae994 <recv@plt+0x2ade10>
    1570:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1574:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1578:	blmi	26fb2c <recv@plt+0x26efa8>
    157c:	ldrdlt	r5, [r3, -r3]!
    1580:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1584:			; <UNDEFINED> instruction: 0xf7ff6818
    1588:			; <UNDEFINED> instruction: 0xf7ffea10
    158c:	blmi	1c1490 <recv@plt+0x1c090c>
    1590:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1594:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1598:	muleq	r1, r2, sl
    159c:	andeq	r1, r1, r8, lsr #19
    15a0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    15a4:	andeq	r1, r1, lr, ror sl
    15a8:	andeq	r1, r1, r2, ror sl
    15ac:	svclt	0x0000e7c4
    15b0:	andcs	fp, r5, #8, 10	; 0x2000000
    15b4:	andcs	r4, r0, r9, lsl #22
    15b8:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    15bc:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    15c0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    15c4:	b	83f5c8 <recv@plt+0x83ea44>
    15c8:	strmi	r2, [r2], -r1, lsl #2
    15cc:			; <UNDEFINED> instruction: 0xf7ff4620
    15d0:			; <UNDEFINED> instruction: 0xf04fea98
    15d4:			; <UNDEFINED> instruction: 0xf7ff30ff
    15d8:	svclt	0x0000ea5a
    15dc:	andeq	r1, r1, r2, ror #18
    15e0:	andeq	r0, r0, r0, asr #1
    15e4:	andeq	r0, r0, r0, lsr r8
    15e8:			; <UNDEFINED> instruction: 0x460db570
    15ec:			; <UNDEFINED> instruction: 0x46134912
    15f0:	strtmi	r4, [sl], -r4, lsl #12
    15f4:	andcs	r4, r1, r9, ror r4
    15f8:			; <UNDEFINED> instruction: 0xf7ff461d
    15fc:			; <UNDEFINED> instruction: 0xf894ea7c
    1600:	ldreq	r3, [fp, ip, lsr #7]
    1604:	strle	r4, [lr], #-1540	; 0xfffff9fc
    1608:	blmi	30c6dc <recv@plt+0x30bb58>
    160c:			; <UNDEFINED> instruction: 0xf04f490c
    1610:	svclt	0x00a80001
    1614:	ldrbtmi	r2, [fp], #-1075	; 0xfffffbcd
    1618:	eorseq	pc, r4, #196, 2	; 0x31
    161c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    1620:			; <UNDEFINED> instruction: 0xf7ff4070
    1624:	stmdbmi	r7, {r0, r2, r5, r6, r9, fp, ip, sp, pc}
    1628:	andcs	r4, r1, sl, lsr #12
    162c:			; <UNDEFINED> instruction: 0xf7ff4479
    1630:	strmi	lr, [r4], #-2658	; 0xfffff59e
    1634:	svclt	0x0000e7e8
    1638:	andeq	r0, r0, r0, lsl fp
    163c:			; <UNDEFINED> instruction: 0x00000bba
    1640:	andeq	r0, r0, ip, ror r9
    1644:	andeq	r0, r0, r4, ror #18
    1648:	svcmi	0x00f0e92d
    164c:	stfs	f2, [sp, #-0]
    1650:	strmi	r8, [r5], -r2, lsl #22
    1654:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1658:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    165c:			; <UNDEFINED> instruction: 0xf8df447a
    1660:			; <UNDEFINED> instruction: 0xf8dfc578
    1664:			; <UNDEFINED> instruction: 0xf6ad6578
    1668:	ldrbtmi	r3, [ip], #3340	; 0xd0c
    166c:	mcr	4, 0, r4, cr8, cr11, {3}
    1670:			; <UNDEFINED> instruction: 0xf8df2a90
    1674:	svcge	0x0013256c
    1678:	bcc	43cea0 <recv@plt+0x43c31c>
    167c:	blge	fefe729c <recv@plt+0xfefe6718>
    1680:	movwls	r4, #46202	; 0xb47a
    1684:			; <UNDEFINED> instruction: 0xf644920d
    1688:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    168c:	andls	r0, sl, #536870918	; 0x20000006
    1690:	andls	sl, r4, #126976	; 0x1f000
    1694:	andls	sl, r5, #258048	; 0x3f000
    1698:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    169c:	vadd.i8	q13, q8, q0
    16a0:			; <UNDEFINED> instruction: 0xf04f32fd
    16a4:	ldmdavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    16a8:	blvs	13f9e4 <recv@plt+0x13ee60>
    16ac:	streq	pc, [r0], -pc, asr #32
    16b0:			; <UNDEFINED> instruction: 0x91bf9307
    16b4:	b	5bf6b8 <recv@plt+0x5beb34>
    16b8:	rsbsvs	r2, fp, ip, lsl #6
    16bc:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    16c0:	ldcge	14, cr10, [r8], {21}
    16c4:	bleq	113db00 <recv@plt+0x113cf7c>
    16c8:	eorsvs	r4, lr, fp, ror r4
    16cc:	blls	126304 <recv@plt+0x125780>
    16d0:	bls	149ad8 <recv@plt+0x148f54>
    16d4:			; <UNDEFINED> instruction: 0x61a14658
    16d8:	eorvs	r2, r3, r0, lsl #15
    16dc:			; <UNDEFINED> instruction: 0x61229b06
    16e0:	rsbvs	r2, r7, r1, lsl #4
    16e4:			; <UNDEFINED> instruction: 0xf04f60a3
    16e8:	strdvs	r3, [r2], #63	; 0x3f	; <UNPREDICTABLE>
    16ec:	movwcc	lr, #2502	; 0x9c6
    16f0:	vst4.32	{d22-d25}, [pc :256], r3
    16f4:	cmnvs	r3, r0, lsl #6
    16f8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16fc:	orreq	pc, r8, #13959168	; 0xd50000
    1700:	andpl	pc, r0, #1325400064	; 0x4f000000
    1704:			; <UNDEFINED> instruction: 0xf7ff4621
    1708:	stmdacs	r0, {r1, r3, r4, r9, fp, sp, lr, pc}
    170c:			; <UNDEFINED> instruction: 0xf7ffda17
    1710:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1714:	bicsle	r2, sl, fp, lsl #22
    1718:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    171c:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1724:			; <UNDEFINED> instruction: 0xf8dd681a
    1728:	subsmi	r3, sl, r4, lsl #22
    172c:	subhi	pc, sp, #64	; 0x40
    1730:			; <UNDEFINED> instruction: 0xf60d9807
    1734:	ldc	13, cr3, [sp], #48	; 0x30
    1738:	pop	{r1, r8, r9, fp, pc}
    173c:			; <UNDEFINED> instruction: 0xf8d58ff0
    1740:			; <UNDEFINED> instruction: 0xf8d52384
    1744:	ldmdavs	r2, {r2, r3, r4, r7, r8, r9, ip, sp}^
    1748:	bcs	a636c <recv@plt+0xa57e8>
    174c:	orrscc	pc, r0, #11862016	; 0xb50000
    1750:	bcs	2b5764 <recv@plt+0x2b4be0>
    1754:	subsmi	fp, fp, #24, 30	; 0x60
    1758:	bls	135b70 <recv@plt+0x134fec>
    175c:	blt	14a38ac <recv@plt+0x14a2d28>
    1760:	bne	ff4ee1b0 <recv@plt+0xff4ed62c>
    1764:	stmdale	r7, {r1, r2, r3, r4, r5, r8, r9, fp, sp}
    1768:	blx	89fa2 <recv@plt+0x8941e>
    176c:	stmiapl	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
    1770:	bcs	25f98 <recv@plt+0x25414>
    1774:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    1778:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    177c:	mvnscc	pc, #79	; 0x4f
    1780:	stmdacs	ip, {r3, r8, r9, ip, pc}
    1784:	movwcs	fp, #3868	; 0xf1c
    1788:			; <UNDEFINED> instruction: 0xf0009309
    178c:	stmdbvs	r3!, {r0, r1, r5, r6, r7, pc}^
    1790:	stmdale	ip, {r0, r1, r3, r8, r9, fp, sp}
    1794:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1798:	andcs	r2, r0, r5, lsl #4
    179c:	ldrbtmi	r9, [r9], #-7
    17a0:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17a4:	andcs	r4, r1, r1, lsl #12
    17a8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17ac:			; <UNDEFINED> instruction: 0xf8d4e7b4
    17b0:			; <UNDEFINED> instruction: 0x46238010
    17b4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    17b8:	beq	3d8fc <recv@plt+0x3cd78>
    17bc:	ldrmi	r4, [r8], r4, asr #12
    17c0:	stmdavs	r0!, {r2, r4, r7, r8, r9, ip, sp, pc}^
    17c4:			; <UNDEFINED> instruction: 0xf0002800
    17c8:	stmdacs	r9!, {r0, r2, r4, r5, r7, pc}
    17cc:	stmiavs	r3!, {r0, r2, r4, r8, ip, lr, pc}
    17d0:			; <UNDEFINED> instruction: 0xf0002b19
    17d4:	blcs	d21abc <recv@plt+0xd20f38>
    17d8:	adcshi	pc, r8, r0
    17dc:	svclt	0x001e2b08
    17e0:	bne	fe43d048 <recv@plt+0xfe43c4c4>
    17e4:	andcs	r2, r0, r5, lsl #4
    17e8:	adcshi	pc, r0, r0
    17ec:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f0:	strmi	r6, [r1], -r2, lsr #17
    17f4:			; <UNDEFINED> instruction: 0xf7ff2001
    17f8:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    17fc:	ldmdble	r3, {r0, r1, r3, r8, r9, fp, sp}
    1800:			; <UNDEFINED> instruction: 0xf8d83303
    1804:			; <UNDEFINED> instruction: 0xf0232010
    1808:			; <UNDEFINED> instruction: 0xf8d80303
    180c:	ldrmi	r1, [ip], #-20	; 0xffffffec
    1810:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
    1814:	addsmi	r4, sl, #167772160	; 0xa000000
    1818:	stmdavs	r3!, {r1, r2, r8, r9, ip, lr, pc}
    181c:			; <UNDEFINED> instruction: 0xf0233303
    1820:	strtmi	r0, [r3], #-771	; 0xfffffcfd
    1824:	sbcle	r4, fp, #-1610612727	; 0xa0000009
    1828:			; <UNDEFINED> instruction: 0xf1ba4644
    182c:	adcsle	r0, r1, r0, lsl #30
    1830:	mulhi	r4, sl, r8
    1834:	svceq	0x0001f1b8
    1838:	rscshi	pc, r0, r0
    183c:	stmdaeq	r2, {r3, r5, r7, r8, ip, sp, lr, pc}
    1840:	svceq	0x0001f1b8
    1844:	addhi	pc, ip, r0, asr #4
    1848:	svceq	0x0000f1b9
    184c:	ldmib	r9, {r1, r2, r3, r5, ip, lr, pc}^
    1850:			; <UNDEFINED> instruction: 0xf8db1300
    1854:			; <UNDEFINED> instruction: 0xf8db0000
    1858:	bl	fe809870 <recv@plt+0xfe808cec>
    185c:	stmibmi	r4!, {r0, fp}^
    1860:	stmdbeq	r3, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1864:	andeq	pc, r0, pc, asr #32
    1868:			; <UNDEFINED> instruction: 0xf509bf48
    186c:	ldrbtmi	r2, [r9], #-2420	; 0xfffff68c
    1870:	andeq	pc, r5, #79	; 0x4f
    1874:			; <UNDEFINED> instruction: 0xf509bf44
    1878:			; <UNDEFINED> instruction: 0xf1087910
    187c:			; <UNDEFINED> instruction: 0xf7ff38ff
    1880:	blls	2bbb98 <recv@plt+0x2bb014>
    1884:	cfldrdvc	mvd15, [sl], #-316	; 0xfffffec4
    1888:	andcc	pc, r9, #134144	; 0x20c00
    188c:	mvnvc	lr, #323584	; 0x4f000
    1890:	adcne	lr, r2, #199680	; 0x30c00
    1894:	tstls	r2, #12, 22	; 0x3000	; <UNPREDICTABLE>
    1898:	andcs	pc, r8, #12, 22	; 0x3000
    189c:	andcs	r4, r1, r1, lsl #12
    18a0:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18a4:	blcs	284d0 <recv@plt+0x2794c>
    18a8:	adchi	pc, sp, r0, asr #32
    18ac:	svclt	0x00d82f40
    18b0:	strbeq	pc, [r1, -r7, asr #3]	; <UNPREDICTABLE>
    18b4:	svccs	0x0080dd05
    18b8:			; <UNDEFINED> instruction: 0xf1c7bfd4
    18bc:			; <UNDEFINED> instruction: 0xf5c70781
    18c0:			; <UNDEFINED> instruction: 0xf8da7780
    18c4:	blcs	34d8cc <recv@plt+0x34cd48>
    18c8:	teqhi	sl, r0	; <UNPREDICTABLE>
    18cc:	blcs	a905f0 <recv@plt+0xa8fa6c>
    18d0:	sbcshi	pc, r3, r0, lsl #4
    18d4:	vqdmulh.s<illegal width 8>	d2, d0, d26
    18d8:	ldm	pc, {r4, r6, r7, pc}^	; <UNPREDICTABLE>
    18dc:	tsteq	sl, r3, lsl r0	; <UNPREDICTABLE>
    18e0:	sbceq	r0, lr, lr, asr #1
    18e4:	sbceq	r0, lr, lr, asr #1
    18e8:	sbceq	r0, lr, lr, asr #1
    18ec:	sbceq	r0, lr, lr, asr #1
    18f0:	sbceq	r0, lr, lr, asr #1
    18f4:	sbceq	r0, lr, lr, asr #1
    18f8:	sbceq	r0, lr, lr, asr #1
    18fc:	sbceq	r0, lr, lr, asr #1
    1900:	sbceq	r0, lr, lr, asr #1
    1904:	sbceq	r0, lr, r2, ror #1
    1908:	sbceq	r0, lr, lr, asr #1
    190c:	sbceq	r0, lr, lr, asr #1
    1910:	sbceq	r0, lr, lr, asr #1
    1914:	sbceq	r0, lr, lr, asr #1
    1918:	rscseq	r0, r4, lr, asr #1
    191c:	sbceq	r0, lr, lr, asr #1
    1920:	sbceq	r0, lr, lr, asr #1
    1924:	sbceq	r0, lr, lr, asr #1
    1928:	sbceq	r0, lr, lr, asr #1
    192c:	strdeq	r0, [r2, -ip]
    1930:	adcseq	r0, r0, lr, asr #1
    1934:	blcs	9bbc8 <recv@plt+0x9b044>
    1938:	blcs	2f5968 <recv@plt+0x2f4de4>
    193c:	cdp	0, 1, cr13, cr8, cr3, {0}
    1940:	andcs	r1, r5, #16, 20	; 0x10000
    1944:			; <UNDEFINED> instruction: 0xf104e752
    1948:	ldrb	r0, [r6, -ip, lsl #20]
    194c:	ldrb	r6, [r4, -r7, ror #17]
    1950:	ldrb	r7, [r2, -r7, lsr #22]
    1954:	blcs	1ba28 <recv@plt+0x1aea4>
    1958:	movwcs	sp, #4428	; 0x114c
    195c:	ldr	r9, [r6, -r9, lsl #6]
    1960:			; <UNDEFINED> instruction: 0xf10a9a08
    1964:	movwls	r0, #58128	; 0xe310
    1968:	vpmax.u8	d18, d0, d0
    196c:	stmibmi	r1!, {r0, r5, r6, r7, pc}
    1970:	ldrbtmi	r2, [r9], #-1
    1974:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1978:			; <UNDEFINED> instruction: 0x3010f8ba
    197c:	svclt	0x00082b02
    1980:	andle	r2, r3, r0, lsl r1
    1984:	svclt	0x00142b0a
    1988:	tstcs	ip, r0, lsl #2
    198c:			; <UNDEFINED> instruction: 0x33acf895
    1990:	stmiavs	r0!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    1994:	movweq	pc, #12307	; 0x3013	; <UNPREDICTABLE>
    1998:			; <UNDEFINED> instruction: 0xf888bf08
    199c:			; <UNDEFINED> instruction: 0xf0403000
    19a0:	bls	321d04 <recv@plt+0x321180>
    19a4:			; <UNDEFINED> instruction: 0x910f4b94
    19a8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    19ac:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b0:	stceq	0, cr15, [r0], {79}	; 0x4f
    19b4:	ldrdeq	lr, [lr, -sp]
    19b8:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    19bc:	stmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
    19c0:			; <UNDEFINED> instruction: 0xf8cdcc01
    19c4:			; <UNDEFINED> instruction: 0xf7ffc000
    19c8:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    19cc:	adchi	pc, r9, r0, asr #32
    19d0:			; <UNDEFINED> instruction: 0x33acf895
    19d4:			; <UNDEFINED> instruction: 0x462807db
    19d8:	bls	2f16fc <recv@plt+0x2f0b78>
    19dc:	stmdbls	fp, {r0, r6, r9, sl, lr}
    19e0:			; <UNDEFINED> instruction: 0xf7ff4642
    19e4:	str	pc, [pc, -r1, lsl #28]!
    19e8:	andcs	r1, r0, #1600	; 0x640
    19ec:	stmdbeq	r1, {r0, r2, r8, r9, fp, sp, lr, pc}
    19f0:	strb	r5, [r6], sl, ror #1
    19f4:	bcs	1bbc4 <recv@plt+0x1b040>
    19f8:	movwls	sp, #32943	; 0x80af
    19fc:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1a00:	movwls	r2, #37632	; 0x9300
    1a04:	ldmdbmi	sp!, {r0, r1, r6, r7, r9, sl, sp, lr, pc}^
    1a08:	andcs	r2, r0, r5, lsl #4
    1a0c:			; <UNDEFINED> instruction: 0xf7fe4479
    1a10:			; <UNDEFINED> instruction: 0x4601effc
    1a14:			; <UNDEFINED> instruction: 0xf7ff2001
    1a18:	strb	lr, [r7, -lr, ror #16]
    1a1c:	orrscc	pc, r2, #9764864	; 0x950000
    1a20:	ldmdbmi	r7!, {r0, r2, r9, sp}^
    1a24:	ldrbtmi	r2, [r9], #-0
    1a28:			; <UNDEFINED> instruction: 0xf7fe930e
    1a2c:	ldmdbmi	r5!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    1a30:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    1a34:	strbmi	r4, [r0], -r3, lsl #12
    1a38:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a3c:			; <UNDEFINED> instruction: 0xf8bae704
    1a40:			; <UNDEFINED> instruction: 0xf6403004
    1a44:	vrhadd.s8	d19, d0, d2
    1a48:	addsmi	r3, r3, #805306368	; 0x30000000
    1a4c:	addmi	fp, fp, #24, 30	; 0x60
    1a50:	adcshi	pc, r3, r0, asr #32
    1a54:	muleq	r6, sl, r8
    1a58:			; <UNDEFINED> instruction: 0xf0402800
    1a5c:	svccs	0x000080ae
    1a60:	blls	238680 <recv@plt+0x237afc>
    1a64:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1a68:	adcsmi	r8, fp, #159	; 0x9f
    1a6c:	addshi	pc, r1, r0, asr #32
    1a70:	andcs	r9, r1, sp, lsl #18
    1a74:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a78:	stmdbmi	r3!, {r0, r3, r5, r9, sl, sp, lr, pc}^
    1a7c:	ldrbtmi	r2, [r9], #-1
    1a80:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a84:	andcs	r4, r5, #1589248	; 0x184000
    1a88:	ldrbtmi	r2, [r9], #-0
    1a8c:	ldrdmi	pc, [r0], -sl
    1a90:			; <UNDEFINED> instruction: 0xf7fe9007
    1a94:			; <UNDEFINED> instruction: 0x4621efba
    1a98:	andcs	r4, r0, r2, lsl #12
    1a9c:	svc	0x00def7fe
    1aa0:	ldmdbmi	fp, {r1, r3, r4, r5, r9, sl, sp, lr, pc}^
    1aa4:	andcs	r2, r0, r5, lsl #4
    1aa8:			; <UNDEFINED> instruction: 0xf7fe4479
    1aac:			; <UNDEFINED> instruction: 0xf8daefae
    1ab0:	strmi	r2, [r1], -r8
    1ab4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ab8:			; <UNDEFINED> instruction: 0xf8dae81e
    1abc:	movwls	r3, #28680	; 0x7008
    1ac0:	orrscc	pc, ip, #12910592	; 0xc50000
    1ac4:	ldmdbmi	r3, {r0, r1, r9, sl, sp, lr, pc}^
    1ac8:	ldrbtmi	r2, [r9], #-1
    1acc:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad0:	movwls	r2, #29440	; 0x7300
    1ad4:	ldmdbmi	r0, {r5, r9, sl, sp, lr, pc}^
    1ad8:	ldrbtmi	r2, [r9], #-1
    1adc:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ae0:	stmdbmi	lr, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1ae4:	andcs	r2, r0, r5, lsl #4
    1ae8:			; <UNDEFINED> instruction: 0xf7fe4479
    1aec:	strmi	lr, [r1], -lr, lsl #31
    1af0:			; <UNDEFINED> instruction: 0xf7ff2001
    1af4:	blls	23bafc <recv@plt+0x23af78>
    1af8:			; <UNDEFINED> instruction: 0x73a8f8c5
    1afc:	svclt	0x00bc2b00
    1b00:	orrscc	pc, r2, #9764864	; 0x950000
    1b04:	blls	22672c <recv@plt+0x225ba8>
    1b08:			; <UNDEFINED> instruction: 0x33a4f8c5
    1b0c:	movwls	r2, #29440	; 0x7300
    1b10:	stmdbmi	r3, {r1, r9, sl, sp, lr, pc}^
    1b14:	ldrbtmi	r2, [r9], #-1
    1b18:	svc	0x00ecf7fe
    1b1c:	movwls	r2, #29440	; 0x7300
    1b20:	bls	2fb310 <recv@plt+0x2fa78c>
    1b24:	teqvc	pc, #70254592	; 0x4300000	; <UNPREDICTABLE>
    1b28:	teqeq	pc, #192, 4	; <UNPREDICTABLE>
    1b2c:	smlald	r6, pc, r3, r0	; <UNPREDICTABLE>
    1b30:	andcs	r4, r1, ip, lsr r9
    1b34:	orrscs	pc, r2, #9764864	; 0x950000
    1b38:			; <UNDEFINED> instruction: 0xf7fe4479
    1b3c:			; <UNDEFINED> instruction: 0xe71befdc
    1b40:	andcs	r4, r1, r9, lsr r9
    1b44:			; <UNDEFINED> instruction: 0xf7fe4479
    1b48:	movwcs	lr, #4054	; 0xfd6
    1b4c:	strb	r9, [r3, #775]!	; 0x307
    1b50:	movwcs	r2, #513	; 0x201
    1b54:	strbmi	r9, [r2], -r2, lsl #4
    1b58:	movwcc	lr, #2509	; 0x9cd
    1b5c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    1b60:	tstls	pc, lr, lsl #16
    1b64:	svc	0x00e4f7fe
    1b68:	ldmdblt	r8, {r0, r1, r2, r3, r8, fp, ip, pc}^
    1b6c:			; <UNDEFINED> instruction: 0x33acf895
    1b70:	andeq	pc, r3, #3
    1b74:	svclt	0x00022a01
    1b78:	andcs	r9, r0, #180224	; 0x2c000
    1b7c:			; <UNDEFINED> instruction: 0xf43f700a
    1b80:	str	sl, [lr, -r9, lsr #30]
    1b84:	teqvc	pc, #70254592	; 0x4300000	; <UNPREDICTABLE>
    1b88:	teqeq	pc, #192, 4	; <UNPREDICTABLE>
    1b8c:	andcc	pc, r0, r8, asr #17
    1b90:	stmdbmi	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b98:	svc	0x0036f7fe
    1b9c:			; <UNDEFINED> instruction: 0x4601463a
    1ba0:			; <UNDEFINED> instruction: 0xf7fe2001
    1ba4:	strb	lr, [r3, -r8, lsr #31]!
    1ba8:	orrscc	pc, r2, #9764864	; 0x950000
    1bac:			; <UNDEFINED> instruction: 0xf43f42bb
    1bb0:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    1bb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bb8:	ldmdbmi	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1bbc:	ldrbtmi	r2, [r9], #-1
    1bc0:	svc	0x0098f7fe
    1bc4:	movwls	r2, #29440	; 0x7300
    1bc8:			; <UNDEFINED> instruction: 0xf7fee5a6
    1bcc:	svclt	0x0000ef24
    1bd0:	andeq	r0, r0, r0, asr #18
    1bd4:	andeq	r0, r0, ip, lsr r9
    1bd8:			; <UNDEFINED> instruction: 0x000118b2
    1bdc:	strheq	r0, [r0], -r8
    1be0:			; <UNDEFINED> instruction: 0x000009b0
    1be4:	andeq	r1, r1, r4, asr r8
    1be8:	strdeq	r1, [r1], -ip
    1bec:	andeq	r0, r0, r6, lsl r8
    1bf0:	andeq	r0, r0, lr, ror r7
    1bf4:	andeq	r0, r0, sl, ror #12
    1bf8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1bfc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c00:	muleq	r0, sl, r5
    1c04:	muleq	r0, sl, r5
    1c08:			; <UNDEFINED> instruction: 0x000005b2
    1c0c:	ldrdeq	r0, [r0], -r2
    1c10:	andeq	r0, r0, r8, ror #13
    1c14:	andeq	r0, r0, sl, lsl #11
    1c18:	andeq	r0, r0, r6, asr r5
    1c1c:	andeq	r0, r0, ip, asr #10
    1c20:	andeq	r0, r0, sl, lsr #10
    1c24:	andeq	r0, r0, ip, lsr #9
    1c28:	andeq	r0, r0, r4, lsl r5
    1c2c:	andeq	r0, r0, lr, lsr #9
    1c30:	andeq	r0, r0, lr, lsl #9
    1c34:	muleq	r0, r2, r4
    1c38:			; <UNDEFINED> instruction: 0x4604b570
    1c3c:	svc	0x0008f7fe
    1c40:	strtmi	r4, [r0], -r6, lsl #12
    1c44:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1c48:	strtmi	r4, [r0], -r5, lsl #12
    1c4c:	svc	0x005ef7fe
    1c50:	ldmdblt	r5, {r2, r9, sl, lr}^
    1c54:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    1c58:	svc	0x0030f7fe
    1c5c:	stccc	8, cr6, [r9], {4}
    1c60:			; <UNDEFINED> instruction: 0xf04fbf18
    1c64:			; <UNDEFINED> instruction: 0x462034ff
    1c68:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    1c6c:	svc	0x0026f7fe
    1c70:	blcs	81bc84 <recv@plt+0x81b100>
    1c74:	andvs	sp, r4, r3
    1c78:	ldrbtcc	pc, [pc], #79	; 1c80 <recv@plt+0x10fc>	; <UNPREDICTABLE>
    1c7c:			; <UNDEFINED> instruction: 0xf04fe7f3
    1c80:	udf	#847	; 0x34f
    1c84:	cfldr32mi	mvfx11, [r1], {16}
    1c88:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    1c8c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1c90:			; <UNDEFINED> instruction: 0xffd2f7ff
    1c94:			; <UNDEFINED> instruction: 0xf7feb120
    1c98:	stmdavs	r1, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    1c9c:	tstle	r6, r0, lsr #18
    1ca0:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    1ca4:			; <UNDEFINED> instruction: 0xf7ff6818
    1ca8:	ldmdblt	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1cac:	teqlt	r9, r0, lsl sp
    1cb0:	andcs	r4, r0, r9, lsl #20
    1cb4:			; <UNDEFINED> instruction: 0xf7fe447a
    1cb8:	ldrdcs	lr, [r1], -r2
    1cbc:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    1cc0:	strmi	r4, [r8], -r6, lsl #20
    1cc4:			; <UNDEFINED> instruction: 0xf7fe447a
    1cc8:	ldrb	lr, [r6, sl, asr #29]!
    1ccc:	muleq	r1, r2, r2
    1cd0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cd4:	andeq	r0, r0, r0, asr #1
    1cd8:	muleq	r0, ip, r5
    1cdc:	andeq	r0, r0, ip, lsl #11
    1ce0:	mvnsmi	lr, #737280	; 0xb4000
    1ce4:	bmi	993544 <recv@plt+0x9929c0>
    1ce8:	blmi	99356c <recv@plt+0x9929e8>
    1cec:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    1cf0:	strmi	r4, [r8], r4, lsl #12
    1cf4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1cf8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cfc:			; <UNDEFINED> instruction: 0xf04f9305
    1d00:			; <UNDEFINED> instruction: 0xf8cd0300
    1d04:			; <UNDEFINED> instruction: 0xf7fe9010
    1d08:			; <UNDEFINED> instruction: 0x4621eeda
    1d0c:	andls	pc, r0, r0, asr #17
    1d10:	stmdavc	r1!, {r2, r3, r4, r8, r9, ip, sp, pc}
    1d14:	stmdbge	r4, {r0, r3, r8, r9, ip, sp, pc}
    1d18:	andcs	r4, sl, #5242880	; 0x500000
    1d1c:			; <UNDEFINED> instruction: 0xf7fe4620
    1d20:	stmdavs	r9!, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    1d24:	blls	130450 <recv@plt+0x12f8cc>
    1d28:	andsle	r4, r6, r3, lsr #5
    1d2c:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
    1d30:	adcsmi	fp, r8, #2539520	; 0x26c000
    1d34:	movwcs	fp, #4052	; 0xfd4
    1d38:	adcsmi	r2, r0, #67108864	; 0x4000000
    1d3c:			; <UNDEFINED> instruction: 0xf043bfb8
    1d40:	ldmiblt	fp, {r0, r8, r9}
    1d44:	blmi	3d458c <recv@plt+0x3d3a08>
    1d48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d4c:	blls	15bdbc <recv@plt+0x15b238>
    1d50:	qaddle	r4, sl, r9
    1d54:	pop	{r0, r1, r2, ip, sp, pc}
    1d58:	bmi	322d20 <recv@plt+0x32219c>
    1d5c:	andcs	r4, r1, r3, asr #12
    1d60:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    1d64:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    1d68:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    1d6c:	strbmi	r4, [r3], -r8, lsl #20
    1d70:	andcs	r2, r1, r0, lsl #2
    1d74:	smlsdxls	r2, sl, r4, r4
    1d78:	strls	r9, [r0], #-1537	; 0xfffff9ff
    1d7c:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1d80:	andeq	r1, r1, lr, lsr #4
    1d84:	strheq	r0, [r0], -r8
    1d88:	ldrdeq	r1, [r1], -r4
    1d8c:	andeq	r0, r0, r6, lsr #10
    1d90:	andeq	r0, r0, r8, ror #9
    1d94:	mvnsmi	lr, #737280	; 0xb4000
    1d98:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1d9c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1da0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1da4:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    1da8:	blne	1d92fa4 <recv@plt+0x1d92420>
    1dac:	strhle	r1, [sl], -r6
    1db0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1db4:	svccc	0x0004f855
    1db8:	strbmi	r3, [sl], -r1, lsl #8
    1dbc:	ldrtmi	r4, [r8], -r1, asr #12
    1dc0:	adcmi	r4, r6, #152, 14	; 0x2600000
    1dc4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1dc8:	svclt	0x000083f8
    1dcc:	andeq	r1, r1, lr, rrx
    1dd0:	andeq	r1, r1, r4, rrx
    1dd4:	svclt	0x00004770
    1dd8:	tstcs	r0, r2, lsl #22
    1ddc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1de0:	mrclt	7, 3, APSR_nzcv, cr8, cr14, {7}
    1de4:	andeq	r1, r1, r4, lsr #4

Disassembly of section .fini:

00001de8 <.fini>:
    1de8:	push	{r3, lr}
    1dec:	pop	{r3, pc}
