
F4Disc-00l-interrupt_callback-blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08009588  08009588  00019588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009684  08009684  00020158  2**0
                  CONTENTS
  4 .ARM          00000008  08009684  08009684  00019684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800968c  0800968c  00020158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800968c  0800968c  0001968c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009690  08009690  00019690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000158  20000000  08009694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020158  2**0
                  CONTENTS
 10 .bss          00001e74  20000158  20000158  00020158  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001fcc  20001fcc  00020158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014dde  00000000  00000000  000201cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000039f2  00000000  00000000  00034fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012a8  00000000  00000000  000389a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e2c  00000000  00000000  00039c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002506a  00000000  00000000  0003aa74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018365  00000000  00000000  0005fade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cc4d9  00000000  00000000  00077e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005468  00000000  00000000  0014431c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  00149784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000158 	.word	0x20000158
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009570 	.word	0x08009570

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000015c 	.word	0x2000015c
 80001cc:	08009570 	.word	0x08009570

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_write>:
static void MX_I2S3_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
    CDC_Transmit_FS((uint8_t*) ptr, len); return len;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	b29b      	uxth	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	68b8      	ldr	r0, [r7, #8]
 8000580:	f007 fc68 	bl	8007e54 <CDC_Transmit_FS>
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	3710      	adds	r7, #16
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	80fb      	strh	r3, [r7, #6]
   if (GPIO_Pin==GPIO_PIN_4) {
 800059a:	88fb      	ldrh	r3, [r7, #6]
 800059c:	2b10      	cmp	r3, #16
 800059e:	d107      	bne.n	80005b0 <HAL_GPIO_EXTI_Callback+0x20>
	   printf("external interupt occour in pin %x \n\r",GPIO_Pin);
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	4619      	mov	r1, r3
 80005a4:	4804      	ldr	r0, [pc, #16]	; (80005b8 <HAL_GPIO_EXTI_Callback+0x28>)
 80005a6:	f008 f96f 	bl	8008888 <iprintf>
	   flag=1;
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <HAL_GPIO_EXTI_Callback+0x2c>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	701a      	strb	r2, [r3, #0]
   }

}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	08009588 	.word	0x08009588
 80005bc:	20000268 	.word	0x20000268

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fd33 	bl	8001030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f88f 	bl	80006ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 f98b 	bl	80008e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005d2:	f000 f8f5 	bl	80007c0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80005d6:	f000 f921 	bl	800081c <MX_I2S3_Init>
  MX_SPI1_Init();
 80005da:	f000 f94f 	bl	800087c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80005de:	f007 fb7b 	bl	8007cd8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(5000);
 80005e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80005e6:	f000 fd95 	bl	8001114 <HAL_Delay>
  printf("Cek BarLED, buzzer, USER LED \n\r");
 80005ea:	4838      	ldr	r0, [pc, #224]	; (80006cc <main+0x10c>)
 80005ec:	f008 f94c 	bl	8008888 <iprintf>
  HAL_Delay(1000);
 80005f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f4:	f000 fd8e 	bl	8001114 <HAL_Delay>
  for (uint8_t cnt=0;cnt<8;cnt++){
 80005f8:	2300      	movs	r3, #0
 80005fa:	71fb      	strb	r3, [r7, #7]
 80005fc:	e047      	b.n	800068e <main+0xce>

	  HAL_GPIO_TogglePin(BAR0_GPIO_Port, BAR0_Pin);
 80005fe:	2140      	movs	r1, #64	; 0x40
 8000600:	4833      	ldr	r0, [pc, #204]	; (80006d0 <main+0x110>)
 8000602:	f001 f872 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR1_GPIO_Port, BAR1_Pin);
 8000606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060a:	4832      	ldr	r0, [pc, #200]	; (80006d4 <main+0x114>)
 800060c:	f001 f86d 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR2_GPIO_Port, BAR2_Pin);
 8000610:	2110      	movs	r1, #16
 8000612:	482f      	ldr	r0, [pc, #188]	; (80006d0 <main+0x110>)
 8000614:	f001 f869 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR3_GPIO_Port, BAR3_Pin);
 8000618:	2120      	movs	r1, #32
 800061a:	482d      	ldr	r0, [pc, #180]	; (80006d0 <main+0x110>)
 800061c:	f001 f865 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR4_GPIO_Port, BAR4_Pin);
 8000620:	2104      	movs	r1, #4
 8000622:	482b      	ldr	r0, [pc, #172]	; (80006d0 <main+0x110>)
 8000624:	f001 f861 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR5_GPIO_Port, BAR5_Pin);
 8000628:	2110      	movs	r1, #16
 800062a:	482b      	ldr	r0, [pc, #172]	; (80006d8 <main+0x118>)
 800062c:	f001 f85d 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR6_GPIO_Port, BAR6_Pin);
 8000630:	2120      	movs	r1, #32
 8000632:	4829      	ldr	r0, [pc, #164]	; (80006d8 <main+0x118>)
 8000634:	f001 f859 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(BAR7_GPIO_Port, BAR7_Pin);
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	4828      	ldr	r0, [pc, #160]	; (80006dc <main+0x11c>)
 800063c:	f001 f855 	bl	80016ea <HAL_GPIO_TogglePin>

	  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8000640:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000644:	4823      	ldr	r0, [pc, #140]	; (80006d4 <main+0x114>)
 8000646:	f001 f850 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800064a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800064e:	4823      	ldr	r0, [pc, #140]	; (80006dc <main+0x11c>)
 8000650:	f001 f84b 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000654:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000658:	4820      	ldr	r0, [pc, #128]	; (80006dc <main+0x11c>)
 800065a:	f001 f846 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 800065e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000662:	481e      	ldr	r0, [pc, #120]	; (80006dc <main+0x11c>)
 8000664:	f001 f841 	bl	80016ea <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin);
 8000668:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800066c:	481b      	ldr	r0, [pc, #108]	; (80006dc <main+0x11c>)
 800066e:	f001 f83c 	bl	80016ea <HAL_GPIO_TogglePin>
	  printf("count: %d \n\r",cnt);
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	4619      	mov	r1, r3
 8000676:	481a      	ldr	r0, [pc, #104]	; (80006e0 <main+0x120>)
 8000678:	f008 f906 	bl	8008888 <iprintf>
	  HAL_Delay(100);
 800067c:	2064      	movs	r0, #100	; 0x64
 800067e:	f000 fd49 	bl	8001114 <HAL_Delay>
	  HAL_InitTick(2);
 8000682:	2002      	movs	r0, #2
 8000684:	f000 fcf6 	bl	8001074 <HAL_InitTick>
  for (uint8_t cnt=0;cnt<8;cnt++){
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	3301      	adds	r3, #1
 800068c:	71fb      	strb	r3, [r7, #7]
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b07      	cmp	r3, #7
 8000692:	d9b4      	bls.n	80005fe <main+0x3e>
  }

  printf("Cek Button \n\r");
 8000694:	4813      	ldr	r0, [pc, #76]	; (80006e4 <main+0x124>)
 8000696:	f008 f8f7 	bl	8008888 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag==1) {
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <main+0x128>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d1fb      	bne.n	800069a <main+0xda>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a8:	480c      	ldr	r0, [pc, #48]	; (80006dc <main+0x11c>)
 80006aa:	f001 f805 	bl	80016b8 <HAL_GPIO_WritePin>
		  HAL_Delay(1000);
 80006ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006b2:	f000 fd2f 	bl	8001114 <HAL_Delay>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006bc:	4807      	ldr	r0, [pc, #28]	; (80006dc <main+0x11c>)
 80006be:	f000 fffb 	bl	80016b8 <HAL_GPIO_WritePin>
		  flag=0;
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <main+0x128>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
	  if (flag==1) {
 80006c8:	e7e7      	b.n	800069a <main+0xda>
 80006ca:	bf00      	nop
 80006cc:	080095b0 	.word	0x080095b0
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40020800 	.word	0x40020800
 80006d8:	40020400 	.word	0x40020400
 80006dc:	40020c00 	.word	0x40020c00
 80006e0:	080095d0 	.word	0x080095d0
 80006e4:	080095e0 	.word	0x080095e0
 80006e8:	20000268 	.word	0x20000268

080006ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b094      	sub	sp, #80	; 0x50
 80006f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f2:	f107 0320 	add.w	r3, r7, #32
 80006f6:	2230      	movs	r2, #48	; 0x30
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f008 f919 	bl	8008932 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000700:	f107 030c 	add.w	r3, r7, #12
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
 800070e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000710:	2300      	movs	r3, #0
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	4b28      	ldr	r3, [pc, #160]	; (80007b8 <SystemClock_Config+0xcc>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000718:	4a27      	ldr	r2, [pc, #156]	; (80007b8 <SystemClock_Config+0xcc>)
 800071a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071e:	6413      	str	r3, [r2, #64]	; 0x40
 8000720:	4b25      	ldr	r3, [pc, #148]	; (80007b8 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072c:	2300      	movs	r3, #0
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	4b22      	ldr	r3, [pc, #136]	; (80007bc <SystemClock_Config+0xd0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <SystemClock_Config+0xd0>)
 8000736:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000748:	2301      	movs	r3, #1
 800074a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000750:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000752:	2302      	movs	r3, #2
 8000754:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000756:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800075a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800075c:	2308      	movs	r3, #8
 800075e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000760:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000764:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000766:	2302      	movs	r3, #2
 8000768:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800076a:	2307      	movs	r3, #7
 800076c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	4618      	mov	r0, r3
 8000774:	f003 f84e 	bl	8003814 <HAL_RCC_OscConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800077e:	f000 fa19 	bl	8000bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000782:	230f      	movs	r3, #15
 8000784:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000786:	2302      	movs	r3, #2
 8000788:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800078e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000798:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800079a:	f107 030c 	add.w	r3, r7, #12
 800079e:	2105      	movs	r1, #5
 80007a0:	4618      	mov	r0, r3
 80007a2:	f003 faaf 	bl	8003d04 <HAL_RCC_ClockConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007ac:	f000 fa02 	bl	8000bb4 <Error_Handler>
  }
}
 80007b0:	bf00      	nop
 80007b2:	3750      	adds	r7, #80	; 0x50
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_I2C1_Init+0x50>)
 80007c6:	4a13      	ldr	r2, [pc, #76]	; (8000814 <MX_I2C1_Init+0x54>)
 80007c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_I2C1_Init+0x50>)
 80007cc:	4a12      	ldr	r2, [pc, #72]	; (8000818 <MX_I2C1_Init+0x58>)
 80007ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_I2C1_Init+0x50>)
 80007de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_I2C1_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_I2C1_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <MX_I2C1_Init+0x50>)
 80007fe:	f000 ffa7 	bl	8001750 <HAL_I2C_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000808:	f000 f9d4 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000174 	.word	0x20000174
 8000814:	40005400 	.word	0x40005400
 8000818:	000186a0 	.word	0x000186a0

0800081c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <MX_I2S3_Init+0x54>)
 8000822:	4a14      	ldr	r2, [pc, #80]	; (8000874 <MX_I2S3_Init+0x58>)
 8000824:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <MX_I2S3_Init+0x54>)
 8000828:	f44f 7200 	mov.w	r2, #512	; 0x200
 800082c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <MX_I2S3_Init+0x54>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000834:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <MX_I2S3_Init+0x54>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800083a:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <MX_I2S3_Init+0x54>)
 800083c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000840:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000842:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <MX_I2S3_Init+0x54>)
 8000844:	4a0c      	ldr	r2, [pc, #48]	; (8000878 <MX_I2S3_Init+0x5c>)
 8000846:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <MX_I2S3_Init+0x54>)
 800084a:	2200      	movs	r2, #0
 800084c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800084e:	4b08      	ldr	r3, [pc, #32]	; (8000870 <MX_I2S3_Init+0x54>)
 8000850:	2200      	movs	r2, #0
 8000852:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <MX_I2S3_Init+0x54>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_I2S3_Init+0x54>)
 800085c:	f001 f8bc 	bl	80019d8 <HAL_I2S_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000866:	f000 f9a5 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200001c8 	.word	0x200001c8
 8000874:	40003c00 	.word	0x40003c00
 8000878:	00017700 	.word	0x00017700

0800087c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000880:	4b17      	ldr	r3, [pc, #92]	; (80008e0 <MX_SPI1_Init+0x64>)
 8000882:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <MX_SPI1_Init+0x68>)
 8000884:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000886:	4b16      	ldr	r3, [pc, #88]	; (80008e0 <MX_SPI1_Init+0x64>)
 8000888:	f44f 7282 	mov.w	r2, #260	; 0x104
 800088c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_SPI1_Init+0x64>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <MX_SPI1_Init+0x64>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <MX_SPI1_Init+0x64>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b4:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c0:	4b07      	ldr	r3, [pc, #28]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008c8:	220a      	movs	r2, #10
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008cc:	4804      	ldr	r0, [pc, #16]	; (80008e0 <MX_SPI1_Init+0x64>)
 80008ce:	f003 fd65 	bl	800439c <HAL_SPI_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008d8:	f000 f96c 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000210 	.word	0x20000210
 80008e4:	40013000 	.word	0x40013000

080008e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08c      	sub	sp, #48	; 0x30
 80008ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	f107 031c 	add.w	r3, r7, #28
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]
 80008fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	61bb      	str	r3, [r7, #24]
 8000902:	4ba6      	ldr	r3, [pc, #664]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4aa5      	ldr	r2, [pc, #660]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000908:	f043 0310 	orr.w	r3, r3, #16
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4ba3      	ldr	r3, [pc, #652]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0310 	and.w	r3, r3, #16
 8000916:	61bb      	str	r3, [r7, #24]
 8000918:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	4b9f      	ldr	r3, [pc, #636]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a9e      	ldr	r2, [pc, #632]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000924:	f043 0304 	orr.w	r3, r3, #4
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b9c      	ldr	r3, [pc, #624]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0304 	and.w	r3, r3, #4
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	4b98      	ldr	r3, [pc, #608]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a97      	ldr	r2, [pc, #604]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b95      	ldr	r3, [pc, #596]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	4b91      	ldr	r3, [pc, #580]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a90      	ldr	r2, [pc, #576]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b8e      	ldr	r3, [pc, #568]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	60bb      	str	r3, [r7, #8]
 8000972:	4b8a      	ldr	r3, [pc, #552]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a89      	ldr	r2, [pc, #548]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b87      	ldr	r3, [pc, #540]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b83      	ldr	r3, [pc, #524]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a82      	ldr	r2, [pc, #520]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 8000994:	f043 0308 	orr.w	r3, r3, #8
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b80      	ldr	r3, [pc, #512]	; (8000b9c <MX_GPIO_Init+0x2b4>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0308 	and.w	r3, r3, #8
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BAR4_Pin|CS_I2C_SPI_Pin|BAR2_Pin|BAR3_Pin
 80009a6:	2200      	movs	r2, #0
 80009a8:	217c      	movs	r1, #124	; 0x7c
 80009aa:	487d      	ldr	r0, [pc, #500]	; (8000ba0 <MX_GPIO_Init+0x2b8>)
 80009ac:	f000 fe84 	bl	80016b8 <HAL_GPIO_WritePin>
                          |BAR0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BAR1_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80009b6:	487b      	ldr	r0, [pc, #492]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 80009b8:	f000 fe7e 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	2101      	movs	r1, #1
 80009c0:	4878      	ldr	r0, [pc, #480]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 80009c2:	f000 fe79 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009c6:	2200      	movs	r2, #0
 80009c8:	f24f 0190 	movw	r1, #61584	; 0xf090
 80009cc:	4876      	ldr	r0, [pc, #472]	; (8000ba8 <MX_GPIO_Init+0x2c0>)
 80009ce:	f000 fe73 	bl	80016b8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin|BAR7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BAR5_Pin|BAR6_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2130      	movs	r1, #48	; 0x30
 80009d6:	4875      	ldr	r0, [pc, #468]	; (8000bac <MX_GPIO_Init+0x2c4>)
 80009d8:	f000 fe6e 	bl	80016b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BAR4_Pin CS_I2C_SPI_Pin BAR2_Pin BAR3_Pin
                           BAR0_Pin */
  GPIO_InitStruct.Pin = BAR4_Pin|CS_I2C_SPI_Pin|BAR2_Pin|BAR3_Pin
 80009dc:	237c      	movs	r3, #124	; 0x7c
 80009de:	61fb      	str	r3, [r7, #28]
                          |BAR0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e0:	2301      	movs	r3, #1
 80009e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	486b      	ldr	r0, [pc, #428]	; (8000ba0 <MX_GPIO_Init+0x2b8>)
 80009f4:	f000 fcc4 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAR1_Pin OTG_FS_PowerSwitchOn_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = BAR1_Pin|OTG_FS_PowerSwitchOn_Pin|BUZZER_Pin;
 80009f8:	f642 0301 	movw	r3, #10241	; 0x2801
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2300      	movs	r3, #0
 8000a08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a0a:	f107 031c 	add.w	r3, r7, #28
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4864      	ldr	r0, [pc, #400]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 8000a12:	f000 fcb5 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a16:	2308      	movs	r3, #8
 8000a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a26:	2305      	movs	r3, #5
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a2a:	f107 031c 	add.w	r3, r7, #28
 8000a2e:	4619      	mov	r1, r3
 8000a30:	485c      	ldr	r0, [pc, #368]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 8000a32:	f000 fca5 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a36:	2301      	movs	r3, #1
 8000a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a3a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4859      	ldr	r0, [pc, #356]	; (8000bb0 <MX_GPIO_Init+0x2c8>)
 8000a4c:	f000 fc98 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a50:	2310      	movs	r3, #16
 8000a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a54:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4619      	mov	r1, r3
 8000a64:	484f      	ldr	r0, [pc, #316]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 8000a66:	f000 fc8b 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8000a6a:	2320      	movs	r3, #32
 8000a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000a76:	f107 031c 	add.w	r3, r7, #28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4849      	ldr	r0, [pc, #292]	; (8000ba4 <MX_GPIO_Init+0x2bc>)
 8000a7e:	f000 fc7f 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_DN_Pin BTN_LEFT_Pin SW3_Pin SW4_Pin */
  GPIO_InitStruct.Pin = BTN_DN_Pin|BTN_LEFT_Pin|SW3_Pin|SW4_Pin;
 8000a82:	f641 0303 	movw	r3, #6147	; 0x1803
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	4845      	ldr	r0, [pc, #276]	; (8000bac <MX_GPIO_Init+0x2c4>)
 8000a98:	f000 fc72 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 031c 	add.w	r3, r7, #28
 8000aac:	4619      	mov	r1, r3
 8000aae:	483f      	ldr	r0, [pc, #252]	; (8000bac <MX_GPIO_Init+0x2c4>)
 8000ab0:	f000 fc66 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_OK_Pin BTN_CANCEL_Pin */
  GPIO_InitStruct.Pin = BTN_OK_Pin|BTN_CANCEL_Pin;
 8000ab4:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aba:	2300      	movs	r3, #0
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4835      	ldr	r0, [pc, #212]	; (8000ba0 <MX_GPIO_Init+0x2b8>)
 8000aca:	f000 fc59 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ae0:	2305      	movs	r3, #5
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 031c 	add.w	r3, r7, #28
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4830      	ldr	r0, [pc, #192]	; (8000bac <MX_GPIO_Init+0x2c4>)
 8000aec:	f000 fc48 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW1_Pin;
 8000af0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000afa:	2301      	movs	r3, #1
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	4828      	ldr	r0, [pc, #160]	; (8000ba8 <MX_GPIO_Init+0x2c0>)
 8000b06:	f000 fc3b 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin BAR7_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b0a:	f24f 0390 	movw	r3, #61584	; 0xf090
 8000b0e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin|BAR7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	4821      	ldr	r0, [pc, #132]	; (8000ba8 <MX_GPIO_Init+0x2c0>)
 8000b24:	f000 fc2c 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b28:	2320      	movs	r3, #32
 8000b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	481b      	ldr	r0, [pc, #108]	; (8000ba8 <MX_GPIO_Init+0x2c0>)
 8000b3c:	f000 fc20 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAR5_Pin BAR6_Pin */
  GPIO_InitStruct.Pin = BAR5_Pin|BAR6_Pin;
 8000b40:	2330      	movs	r3, #48	; 0x30
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b50:	f107 031c 	add.w	r3, r7, #28
 8000b54:	4619      	mov	r1, r3
 8000b56:	4815      	ldr	r0, [pc, #84]	; (8000bac <MX_GPIO_Init+0x2c4>)
 8000b58:	f000 fc12 	bl	8001380 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b60:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	4619      	mov	r1, r3
 8000b70:	480b      	ldr	r0, [pc, #44]	; (8000ba0 <MX_GPIO_Init+0x2b8>)
 8000b72:	f000 fc05 	bl	8001380 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2101      	movs	r1, #1
 8000b7a:	200a      	movs	r0, #10
 8000b7c:	f000 fbc9 	bl	8001312 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2100      	movs	r1, #0
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b88:	f000 fbc3 	bl	8001312 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000b8c:	200a      	movs	r0, #10
 8000b8e:	f000 fbdc 	bl	800134a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b92:	bf00      	nop
 8000b94:	3730      	adds	r7, #48	; 0x30
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40020800 	.word	0x40020800
 8000ba8:	40020c00 	.word	0x40020c00
 8000bac:	40020400 	.word	0x40020400
 8000bb0:	40020000 	.word	0x40020000

08000bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb8:	b672      	cpsid	i
}
 8000bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <Error_Handler+0x8>
	...

08000bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	4b10      	ldr	r3, [pc, #64]	; (8000c0c <HAL_MspInit+0x4c>)
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bce:	4a0f      	ldr	r2, [pc, #60]	; (8000c0c <HAL_MspInit+0x4c>)
 8000bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bd6:	4b0d      	ldr	r3, [pc, #52]	; (8000c0c <HAL_MspInit+0x4c>)
 8000bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bde:	607b      	str	r3, [r7, #4]
 8000be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	603b      	str	r3, [r7, #0]
 8000be6:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <HAL_MspInit+0x4c>)
 8000be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bea:	4a08      	ldr	r2, [pc, #32]	; (8000c0c <HAL_MspInit+0x4c>)
 8000bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf2:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <HAL_MspInit+0x4c>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bfe:	2007      	movs	r0, #7
 8000c00:	f000 fb7c 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40023800 	.word	0x40023800

08000c10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	; 0x28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a19      	ldr	r2, [pc, #100]	; (8000c94 <HAL_I2C_MspInit+0x84>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d12c      	bne.n	8000c8c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b18      	ldr	r3, [pc, #96]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a17      	ldr	r2, [pc, #92]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c4e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c54:	2312      	movs	r3, #18
 8000c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c60:	2304      	movs	r3, #4
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480c      	ldr	r0, [pc, #48]	; (8000c9c <HAL_I2C_MspInit+0x8c>)
 8000c6c:	f000 fb88 	bl	8001380 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_I2C_MspInit+0x88>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c8c:	bf00      	nop
 8000c8e:	3728      	adds	r7, #40	; 0x28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40005400 	.word	0x40005400
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	40020400 	.word	0x40020400

08000ca0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08e      	sub	sp, #56	; 0x38
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a31      	ldr	r2, [pc, #196]	; (8000d90 <HAL_I2S_MspInit+0xf0>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d15a      	bne.n	8000d86 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000cd4:	23c0      	movs	r3, #192	; 0xc0
 8000cd6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f003 fa1b 	bl	800411c <HAL_RCCEx_PeriphCLKConfig>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000cec:	f7ff ff62 	bl	8000bb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	4b27      	ldr	r3, [pc, #156]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf8:	4a26      	ldr	r2, [pc, #152]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000cfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cfe:	6413      	str	r3, [r2, #64]	; 0x40
 8000d00:	4b24      	ldr	r3, [pc, #144]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d08:	613b      	str	r3, [r7, #16]
 8000d0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	4b20      	ldr	r3, [pc, #128]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d14:	4a1f      	ldr	r2, [pc, #124]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	4b19      	ldr	r3, [pc, #100]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d30:	4a18      	ldr	r2, [pc, #96]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6313      	str	r3, [r2, #48]	; 0x30
 8000d38:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <HAL_I2S_MspInit+0xf4>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d44:	2310      	movs	r3, #16
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d50:	2300      	movs	r3, #0
 8000d52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d54:	2306      	movs	r3, #6
 8000d56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	480e      	ldr	r0, [pc, #56]	; (8000d98 <HAL_I2S_MspInit+0xf8>)
 8000d60:	f000 fb0e 	bl	8001380 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d64:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d76:	2306      	movs	r3, #6
 8000d78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4806      	ldr	r0, [pc, #24]	; (8000d9c <HAL_I2S_MspInit+0xfc>)
 8000d82:	f000 fafd 	bl	8001380 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000d86:	bf00      	nop
 8000d88:	3738      	adds	r7, #56	; 0x38
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40003c00 	.word	0x40003c00
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020000 	.word	0x40020000
 8000d9c:	40020800 	.word	0x40020800

08000da0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08a      	sub	sp, #40	; 0x28
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a19      	ldr	r2, [pc, #100]	; (8000e24 <HAL_SPI_MspInit+0x84>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d12b      	bne.n	8000e1a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	613b      	str	r3, [r7, #16]
 8000dc6:	4b18      	ldr	r3, [pc, #96]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dca:	4a17      	ldr	r2, [pc, #92]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000dcc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
 8000de2:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a10      	ldr	r2, [pc, #64]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_SPI_MspInit+0x88>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000dfa:	23e0      	movs	r3, #224	; 0xe0
 8000dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e0a:	2305      	movs	r3, #5
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4619      	mov	r1, r3
 8000e14:	4805      	ldr	r0, [pc, #20]	; (8000e2c <HAL_SPI_MspInit+0x8c>)
 8000e16:	f000 fab3 	bl	8001380 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e1a:	bf00      	nop
 8000e1c:	3728      	adds	r7, #40	; 0x28
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40013000 	.word	0x40013000
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020000 	.word	0x40020000

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <NMI_Handler+0x4>

08000e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <HardFault_Handler+0x4>

08000e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <MemManage_Handler+0x4>

08000e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e46:	e7fe      	b.n	8000e46 <BusFault_Handler+0x4>

08000e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4c:	e7fe      	b.n	8000e4c <UsageFault_Handler+0x4>

08000e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7c:	f000 f92a 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000e88:	2010      	movs	r0, #16
 8000e8a:	f000 fc49 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <OTG_FS_IRQHandler+0x10>)
 8000e9a:	f001 fb8d 	bl	80025b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20001754 	.word	0x20001754

08000ea8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
 8000eb8:	e00a      	b.n	8000ed0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eba:	f3af 8000 	nop.w
 8000ebe:	4601      	mov	r1, r0
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	1c5a      	adds	r2, r3, #1
 8000ec4:	60ba      	str	r2, [r7, #8]
 8000ec6:	b2ca      	uxtb	r2, r1
 8000ec8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	dbf0      	blt.n	8000eba <_read+0x12>
  }

  return len;
 8000ed8:	687b      	ldr	r3, [r7, #4]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3718      	adds	r7, #24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
 8000f02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f0a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <_isatty>:

int _isatty(int file)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f22:	2301      	movs	r3, #1
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f54:	4a14      	ldr	r2, [pc, #80]	; (8000fa8 <_sbrk+0x5c>)
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <_sbrk+0x60>)
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d102      	bne.n	8000f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <_sbrk+0x64>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	; (8000fb4 <_sbrk+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d207      	bcs.n	8000f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f7c:	f007 fd28 	bl	80089d0 <__errno>
 8000f80:	4603      	mov	r3, r0
 8000f82:	220c      	movs	r2, #12
 8000f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f8a:	e009      	b.n	8000fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a05      	ldr	r2, [pc, #20]	; (8000fb0 <_sbrk+0x64>)
 8000f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20020000 	.word	0x20020000
 8000fac:	00000400 	.word	0x00000400
 8000fb0:	2000026c 	.word	0x2000026c
 8000fb4:	20001fd0 	.word	0x20001fd0

08000fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <SystemInit+0x20>)
 8000fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fc2:	4a05      	ldr	r2, [pc, #20]	; (8000fd8 <SystemInit+0x20>)
 8000fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001014 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe0:	480d      	ldr	r0, [pc, #52]	; (8001018 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fe2:	490e      	ldr	r1, [pc, #56]	; (800101c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fe4:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe8:	e002      	b.n	8000ff0 <LoopCopyDataInit>

08000fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fee:	3304      	adds	r3, #4

08000ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff4:	d3f9      	bcc.n	8000fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff6:	4a0b      	ldr	r2, [pc, #44]	; (8001024 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ff8:	4c0b      	ldr	r4, [pc, #44]	; (8001028 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ffc:	e001      	b.n	8001002 <LoopFillZerobss>

08000ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001000:	3204      	adds	r2, #4

08001002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001004:	d3fb      	bcc.n	8000ffe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001006:	f7ff ffd7 	bl	8000fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800100a:	f007 fce7 	bl	80089dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800100e:	f7ff fad7 	bl	80005c0 <main>
  bx  lr    
 8001012:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001014:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001018:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800101c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001020:	08009694 	.word	0x08009694
  ldr r2, =_sbss
 8001024:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001028:	20001fcc 	.word	0x20001fcc

0800102c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800102c:	e7fe      	b.n	800102c <ADC_IRQHandler>
	...

08001030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001034:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <HAL_Init+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <HAL_Init+0x40>)
 800103a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <HAL_Init+0x40>)
 8001046:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <HAL_Init+0x40>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a07      	ldr	r2, [pc, #28]	; (8001070 <HAL_Init+0x40>)
 8001052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 f94f 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105e:	2000      	movs	r0, #0
 8001060:	f000 f808 	bl	8001074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001064:	f7ff fdac 	bl	8000bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40023c00 	.word	0x40023c00

08001074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_InitTick+0x54>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_InitTick+0x58>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108a:	fbb3 f3f1 	udiv	r3, r3, r1
 800108e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f967 	bl	8001366 <HAL_SYSTICK_Config>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e00e      	b.n	80010c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	d80a      	bhi.n	80010be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010b0:	f000 f92f 	bl	8001312 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b4:	4a06      	ldr	r2, [pc, #24]	; (80010d0 <HAL_InitTick+0x5c>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e000      	b.n	80010c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000000 	.word	0x20000000
 80010cc:	20000008 	.word	0x20000008
 80010d0:	20000004 	.word	0x20000004

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_IncTick+0x20>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_IncTick+0x24>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <HAL_IncTick+0x24>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000008 	.word	0x20000008
 80010f8:	20000270 	.word	0x20000270

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b03      	ldr	r3, [pc, #12]	; (8001110 <HAL_GetTick+0x14>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000270 	.word	0x20000270

08001114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800111c:	f7ff ffee 	bl	80010fc <HAL_GetTick>
 8001120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800112c:	d005      	beq.n	800113a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112e:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <HAL_Delay+0x44>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800113a:	bf00      	nop
 800113c:	f7ff ffde 	bl	80010fc <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	429a      	cmp	r2, r3
 800114a:	d8f7      	bhi.n	800113c <HAL_Delay+0x28>
  {
  }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000008 	.word	0x20000008

0800115c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001178:	4013      	ands	r3, r2
 800117a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001184:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800118c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118e:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	60d3      	str	r3, [r2, #12]
}
 8001194:	bf00      	nop
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <__NVIC_GetPriorityGrouping+0x18>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f003 0307 	and.w	r3, r3, #7
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	db0b      	blt.n	80011ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	f003 021f 	and.w	r2, r3, #31
 80011d8:	4907      	ldr	r1, [pc, #28]	; (80011f8 <__NVIC_EnableIRQ+0x38>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	095b      	lsrs	r3, r3, #5
 80011e0:	2001      	movs	r0, #1
 80011e2:	fa00 f202 	lsl.w	r2, r0, r2
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	e000e100 	.word	0xe000e100

080011fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120c:	2b00      	cmp	r3, #0
 800120e:	db0a      	blt.n	8001226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	b2da      	uxtb	r2, r3
 8001214:	490c      	ldr	r1, [pc, #48]	; (8001248 <__NVIC_SetPriority+0x4c>)
 8001216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121a:	0112      	lsls	r2, r2, #4
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	440b      	add	r3, r1
 8001220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001224:	e00a      	b.n	800123c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4908      	ldr	r1, [pc, #32]	; (800124c <__NVIC_SetPriority+0x50>)
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	f003 030f 	and.w	r3, r3, #15
 8001232:	3b04      	subs	r3, #4
 8001234:	0112      	lsls	r2, r2, #4
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	440b      	add	r3, r1
 800123a:	761a      	strb	r2, [r3, #24]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000e100 	.word	0xe000e100
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001250:	b480      	push	{r7}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	f1c3 0307 	rsb	r3, r3, #7
 800126a:	2b04      	cmp	r3, #4
 800126c:	bf28      	it	cs
 800126e:	2304      	movcs	r3, #4
 8001270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3304      	adds	r3, #4
 8001276:	2b06      	cmp	r3, #6
 8001278:	d902      	bls.n	8001280 <NVIC_EncodePriority+0x30>
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3b03      	subs	r3, #3
 800127e:	e000      	b.n	8001282 <NVIC_EncodePriority+0x32>
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	43da      	mvns	r2, r3
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	401a      	ands	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001298:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	43d9      	mvns	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	4313      	orrs	r3, r2
         );
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012c8:	d301      	bcc.n	80012ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00f      	b.n	80012ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ce:	4a0a      	ldr	r2, [pc, #40]	; (80012f8 <SysTick_Config+0x40>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012d6:	210f      	movs	r1, #15
 80012d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012dc:	f7ff ff8e 	bl	80011fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e0:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <SysTick_Config+0x40>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012e6:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <SysTick_Config+0x40>)
 80012e8:	2207      	movs	r2, #7
 80012ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	e000e010 	.word	0xe000e010

080012fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ff29 	bl	800115c <__NVIC_SetPriorityGrouping>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001312:	b580      	push	{r7, lr}
 8001314:	b086      	sub	sp, #24
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001324:	f7ff ff3e 	bl	80011a4 <__NVIC_GetPriorityGrouping>
 8001328:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	68b9      	ldr	r1, [r7, #8]
 800132e:	6978      	ldr	r0, [r7, #20]
 8001330:	f7ff ff8e 	bl	8001250 <NVIC_EncodePriority>
 8001334:	4602      	mov	r2, r0
 8001336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff5d 	bl	80011fc <__NVIC_SetPriority>
}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff31 	bl	80011c0 <__NVIC_EnableIRQ>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff ffa2 	bl	80012b8 <SysTick_Config>
 8001374:	4603      	mov	r3, r0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001380:	b480      	push	{r7}
 8001382:	b089      	sub	sp, #36	; 0x24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001392:	2300      	movs	r3, #0
 8001394:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
 800139a:	e16b      	b.n	8001674 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800139c:	2201      	movs	r2, #1
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	4013      	ands	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013b0:	693a      	ldr	r2, [r7, #16]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	f040 815a 	bne.w	800166e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d005      	beq.n	80013d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d130      	bne.n	8001434 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	2203      	movs	r2, #3
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	43db      	mvns	r3, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4013      	ands	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001408:	2201      	movs	r2, #1
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	091b      	lsrs	r3, r3, #4
 800141e:	f003 0201 	and.w	r2, r3, #1
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0303 	and.w	r3, r3, #3
 800143c:	2b03      	cmp	r3, #3
 800143e:	d017      	beq.n	8001470 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	2203      	movs	r2, #3
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4013      	ands	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d123      	bne.n	80014c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	08da      	lsrs	r2, r3, #3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3208      	adds	r2, #8
 8001484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	f003 0307 	and.w	r3, r3, #7
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	220f      	movs	r2, #15
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	08da      	lsrs	r2, r3, #3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3208      	adds	r2, #8
 80014be:	69b9      	ldr	r1, [r7, #24]
 80014c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	2203      	movs	r2, #3
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f003 0203 	and.w	r2, r3, #3
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80b4 	beq.w	800166e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	4b60      	ldr	r3, [pc, #384]	; (800168c <HAL_GPIO_Init+0x30c>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	4a5f      	ldr	r2, [pc, #380]	; (800168c <HAL_GPIO_Init+0x30c>)
 8001510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001514:	6453      	str	r3, [r2, #68]	; 0x44
 8001516:	4b5d      	ldr	r3, [pc, #372]	; (800168c <HAL_GPIO_Init+0x30c>)
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001522:	4a5b      	ldr	r2, [pc, #364]	; (8001690 <HAL_GPIO_Init+0x310>)
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	089b      	lsrs	r3, r3, #2
 8001528:	3302      	adds	r3, #2
 800152a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f003 0303 	and.w	r3, r3, #3
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	220f      	movs	r2, #15
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a52      	ldr	r2, [pc, #328]	; (8001694 <HAL_GPIO_Init+0x314>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d02b      	beq.n	80015a6 <HAL_GPIO_Init+0x226>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a51      	ldr	r2, [pc, #324]	; (8001698 <HAL_GPIO_Init+0x318>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x222>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a50      	ldr	r2, [pc, #320]	; (800169c <HAL_GPIO_Init+0x31c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x21e>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a4f      	ldr	r2, [pc, #316]	; (80016a0 <HAL_GPIO_Init+0x320>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x21a>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4e      	ldr	r2, [pc, #312]	; (80016a4 <HAL_GPIO_Init+0x324>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x216>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4d      	ldr	r2, [pc, #308]	; (80016a8 <HAL_GPIO_Init+0x328>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x212>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4c      	ldr	r2, [pc, #304]	; (80016ac <HAL_GPIO_Init+0x32c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x20e>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4b      	ldr	r2, [pc, #300]	; (80016b0 <HAL_GPIO_Init+0x330>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x20a>
 8001586:	2307      	movs	r3, #7
 8001588:	e00e      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 800158a:	2308      	movs	r3, #8
 800158c:	e00c      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 800158e:	2306      	movs	r3, #6
 8001590:	e00a      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 8001592:	2305      	movs	r3, #5
 8001594:	e008      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 8001596:	2304      	movs	r3, #4
 8001598:	e006      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 800159a:	2303      	movs	r3, #3
 800159c:	e004      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 800159e:	2302      	movs	r3, #2
 80015a0:	e002      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 80015a2:	2301      	movs	r3, #1
 80015a4:	e000      	b.n	80015a8 <HAL_GPIO_Init+0x228>
 80015a6:	2300      	movs	r3, #0
 80015a8:	69fa      	ldr	r2, [r7, #28]
 80015aa:	f002 0203 	and.w	r2, r2, #3
 80015ae:	0092      	lsls	r2, r2, #2
 80015b0:	4093      	lsls	r3, r2
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015b8:	4935      	ldr	r1, [pc, #212]	; (8001690 <HAL_GPIO_Init+0x310>)
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	089b      	lsrs	r3, r3, #2
 80015be:	3302      	adds	r3, #2
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015c6:	4b3b      	ldr	r3, [pc, #236]	; (80016b4 <HAL_GPIO_Init+0x334>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	43db      	mvns	r3, r3
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	4013      	ands	r3, r2
 80015d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015ea:	4a32      	ldr	r2, [pc, #200]	; (80016b4 <HAL_GPIO_Init+0x334>)
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015f0:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <HAL_GPIO_Init+0x334>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	43db      	mvns	r3, r3
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	4013      	ands	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d003      	beq.n	8001614 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	4313      	orrs	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001614:	4a27      	ldr	r2, [pc, #156]	; (80016b4 <HAL_GPIO_Init+0x334>)
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800161a:	4b26      	ldr	r3, [pc, #152]	; (80016b4 <HAL_GPIO_Init+0x334>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800163e:	4a1d      	ldr	r2, [pc, #116]	; (80016b4 <HAL_GPIO_Init+0x334>)
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001644:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <HAL_GPIO_Init+0x334>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001668:	4a12      	ldr	r2, [pc, #72]	; (80016b4 <HAL_GPIO_Init+0x334>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3301      	adds	r3, #1
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	2b0f      	cmp	r3, #15
 8001678:	f67f ae90 	bls.w	800139c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	3724      	adds	r7, #36	; 0x24
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800
 8001690:	40013800 	.word	0x40013800
 8001694:	40020000 	.word	0x40020000
 8001698:	40020400 	.word	0x40020400
 800169c:	40020800 	.word	0x40020800
 80016a0:	40020c00 	.word	0x40020c00
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40021400 	.word	0x40021400
 80016ac:	40021800 	.word	0x40021800
 80016b0:	40021c00 	.word	0x40021c00
 80016b4:	40013c00 	.word	0x40013c00

080016b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
 80016c4:	4613      	mov	r3, r2
 80016c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016c8:	787b      	ldrb	r3, [r7, #1]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016ce:	887a      	ldrh	r2, [r7, #2]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016d4:	e003      	b.n	80016de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016d6:	887b      	ldrh	r3, [r7, #2]
 80016d8:	041a      	lsls	r2, r3, #16
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	619a      	str	r2, [r3, #24]
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b085      	sub	sp, #20
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016fc:	887a      	ldrh	r2, [r7, #2]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	041a      	lsls	r2, r3, #16
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	43d9      	mvns	r1, r3
 8001708:	887b      	ldrh	r3, [r7, #2]
 800170a:	400b      	ands	r3, r1
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	619a      	str	r2, [r3, #24]
}
 8001712:	bf00      	nop
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800172c:	695a      	ldr	r2, [r3, #20]
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	4013      	ands	r3, r2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d006      	beq.n	8001744 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001736:	4a05      	ldr	r2, [pc, #20]	; (800174c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff26 	bl	8000590 <HAL_GPIO_EXTI_Callback>
  }
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40013c00 	.word	0x40013c00

08001750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e12b      	b.n	80019ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d106      	bne.n	800177c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff fa4a 	bl	8000c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2224      	movs	r2, #36	; 0x24
 8001780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f022 0201 	bic.w	r2, r2, #1
 8001792:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017b4:	f002 fc9e 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 80017b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4a81      	ldr	r2, [pc, #516]	; (80019c4 <HAL_I2C_Init+0x274>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d807      	bhi.n	80017d4 <HAL_I2C_Init+0x84>
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4a80      	ldr	r2, [pc, #512]	; (80019c8 <HAL_I2C_Init+0x278>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	bf94      	ite	ls
 80017cc:	2301      	movls	r3, #1
 80017ce:	2300      	movhi	r3, #0
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	e006      	b.n	80017e2 <HAL_I2C_Init+0x92>
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4a7d      	ldr	r2, [pc, #500]	; (80019cc <HAL_I2C_Init+0x27c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	bf94      	ite	ls
 80017dc:	2301      	movls	r3, #1
 80017de:	2300      	movhi	r3, #0
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e0e7      	b.n	80019ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4a78      	ldr	r2, [pc, #480]	; (80019d0 <HAL_I2C_Init+0x280>)
 80017ee:	fba2 2303 	umull	r2, r3, r2, r3
 80017f2:	0c9b      	lsrs	r3, r3, #18
 80017f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	430a      	orrs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4a6a      	ldr	r2, [pc, #424]	; (80019c4 <HAL_I2C_Init+0x274>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d802      	bhi.n	8001824 <HAL_I2C_Init+0xd4>
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	3301      	adds	r3, #1
 8001822:	e009      	b.n	8001838 <HAL_I2C_Init+0xe8>
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	4a69      	ldr	r2, [pc, #420]	; (80019d4 <HAL_I2C_Init+0x284>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	099b      	lsrs	r3, r3, #6
 8001836:	3301      	adds	r3, #1
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	430b      	orrs	r3, r1
 800183e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800184a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	495c      	ldr	r1, [pc, #368]	; (80019c4 <HAL_I2C_Init+0x274>)
 8001854:	428b      	cmp	r3, r1
 8001856:	d819      	bhi.n	800188c <HAL_I2C_Init+0x13c>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1e59      	subs	r1, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	fbb1 f3f3 	udiv	r3, r1, r3
 8001866:	1c59      	adds	r1, r3, #1
 8001868:	f640 73fc 	movw	r3, #4092	; 0xffc
 800186c:	400b      	ands	r3, r1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00a      	beq.n	8001888 <HAL_I2C_Init+0x138>
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	1e59      	subs	r1, r3, #1
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001880:	3301      	adds	r3, #1
 8001882:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001886:	e051      	b.n	800192c <HAL_I2C_Init+0x1dc>
 8001888:	2304      	movs	r3, #4
 800188a:	e04f      	b.n	800192c <HAL_I2C_Init+0x1dc>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d111      	bne.n	80018b8 <HAL_I2C_Init+0x168>
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1e58      	subs	r0, r3, #1
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6859      	ldr	r1, [r3, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	440b      	add	r3, r1
 80018a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80018a6:	3301      	adds	r3, #1
 80018a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	bf0c      	ite	eq
 80018b0:	2301      	moveq	r3, #1
 80018b2:	2300      	movne	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	e012      	b.n	80018de <HAL_I2C_Init+0x18e>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	1e58      	subs	r0, r3, #1
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6859      	ldr	r1, [r3, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	440b      	add	r3, r1
 80018c6:	0099      	lsls	r1, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80018ce:	3301      	adds	r3, #1
 80018d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	bf0c      	ite	eq
 80018d8:	2301      	moveq	r3, #1
 80018da:	2300      	movne	r3, #0
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_I2C_Init+0x196>
 80018e2:	2301      	movs	r3, #1
 80018e4:	e022      	b.n	800192c <HAL_I2C_Init+0x1dc>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10e      	bne.n	800190c <HAL_I2C_Init+0x1bc>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	1e58      	subs	r0, r3, #1
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6859      	ldr	r1, [r3, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	440b      	add	r3, r1
 80018fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001900:	3301      	adds	r3, #1
 8001902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800190a:	e00f      	b.n	800192c <HAL_I2C_Init+0x1dc>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	1e58      	subs	r0, r3, #1
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6859      	ldr	r1, [r3, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	440b      	add	r3, r1
 800191a:	0099      	lsls	r1, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001922:	3301      	adds	r3, #1
 8001924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001928:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	6809      	ldr	r1, [r1, #0]
 8001930:	4313      	orrs	r3, r2
 8001932:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	430a      	orrs	r2, r1
 800194e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800195a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6911      	ldr	r1, [r2, #16]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	68d2      	ldr	r2, [r2, #12]
 8001966:	4311      	orrs	r1, r2
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6812      	ldr	r2, [r2, #0]
 800196c:	430b      	orrs	r3, r1
 800196e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	431a      	orrs	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	430a      	orrs	r2, r1
 800198a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f042 0201 	orr.w	r2, r2, #1
 800199a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2200      	movs	r2, #0
 80019a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2220      	movs	r2, #32
 80019a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	000186a0 	.word	0x000186a0
 80019c8:	001e847f 	.word	0x001e847f
 80019cc:	003d08ff 	.word	0x003d08ff
 80019d0:	431bde83 	.word	0x431bde83
 80019d4:	10624dd3 	.word	0x10624dd3

080019d8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e128      	b.n	8001c3c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d109      	bne.n	8001a0a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a90      	ldr	r2, [pc, #576]	; (8001c44 <HAL_I2S_Init+0x26c>)
 8001a02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff f94b 	bl	8000ca0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	69db      	ldr	r3, [r3, #28]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001a20:	f023 030f 	bic.w	r3, r3, #15
 8001a24:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d060      	beq.n	8001af8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d102      	bne.n	8001a44 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e001      	b.n	8001a48 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001a44:	2320      	movs	r3, #32
 8001a46:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	2b20      	cmp	r3, #32
 8001a4e:	d802      	bhi.n	8001a56 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001a56:	2001      	movs	r0, #1
 8001a58:	f002 fc42 	bl	80042e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a5c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a66:	d125      	bne.n	8001ab4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d010      	beq.n	8001a92 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4413      	add	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	461a      	mov	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8c:	3305      	adds	r3, #5
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	e01f      	b.n	8001ad2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aae:	3305      	adds	r3, #5
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	e00e      	b.n	8001ad2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001abc:	4613      	mov	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ace:	3305      	adds	r3, #5
 8001ad0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	4a5c      	ldr	r2, [pc, #368]	; (8001c48 <HAL_I2S_Init+0x270>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	08db      	lsrs	r3, r3, #3
 8001adc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	085b      	lsrs	r3, r3, #1
 8001aee:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	e003      	b.n	8001b00 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001af8:	2302      	movs	r3, #2
 8001afa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d902      	bls.n	8001b0c <HAL_I2S_Init+0x134>
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	2bff      	cmp	r3, #255	; 0xff
 8001b0a:	d907      	bls.n	8001b1c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b10:	f043 0210 	orr.w	r2, r3, #16
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e08f      	b.n	8001c3c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691a      	ldr	r2, [r3, #16]
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	ea42 0103 	orr.w	r1, r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001b3a:	f023 030f 	bic.w	r3, r3, #15
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	6851      	ldr	r1, [r2, #4]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6892      	ldr	r2, [r2, #8]
 8001b46:	4311      	orrs	r1, r2
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	68d2      	ldr	r2, [r2, #12]
 8001b4c:	4311      	orrs	r1, r2
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6992      	ldr	r2, [r2, #24]
 8001b52:	430a      	orrs	r2, r1
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b5e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d161      	bne.n	8001c2c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a38      	ldr	r2, [pc, #224]	; (8001c4c <HAL_I2S_Init+0x274>)
 8001b6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a37      	ldr	r2, [pc, #220]	; (8001c50 <HAL_I2S_Init+0x278>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d101      	bne.n	8001b7c <HAL_I2S_Init+0x1a4>
 8001b78:	4b36      	ldr	r3, [pc, #216]	; (8001c54 <HAL_I2S_Init+0x27c>)
 8001b7a:	e001      	b.n	8001b80 <HAL_I2S_Init+0x1a8>
 8001b7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	6812      	ldr	r2, [r2, #0]
 8001b86:	4932      	ldr	r1, [pc, #200]	; (8001c50 <HAL_I2S_Init+0x278>)
 8001b88:	428a      	cmp	r2, r1
 8001b8a:	d101      	bne.n	8001b90 <HAL_I2S_Init+0x1b8>
 8001b8c:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <HAL_I2S_Init+0x27c>)
 8001b8e:	e001      	b.n	8001b94 <HAL_I2S_Init+0x1bc>
 8001b90:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001b94:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001b98:	f023 030f 	bic.w	r3, r3, #15
 8001b9c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a2b      	ldr	r2, [pc, #172]	; (8001c50 <HAL_I2S_Init+0x278>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d101      	bne.n	8001bac <HAL_I2S_Init+0x1d4>
 8001ba8:	4b2a      	ldr	r3, [pc, #168]	; (8001c54 <HAL_I2S_Init+0x27c>)
 8001baa:	e001      	b.n	8001bb0 <HAL_I2S_Init+0x1d8>
 8001bac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a25      	ldr	r2, [pc, #148]	; (8001c50 <HAL_I2S_Init+0x278>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d101      	bne.n	8001bc2 <HAL_I2S_Init+0x1ea>
 8001bbe:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_I2S_Init+0x27c>)
 8001bc0:	e001      	b.n	8001bc6 <HAL_I2S_Init+0x1ee>
 8001bc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bd2:	d003      	beq.n	8001bdc <HAL_I2S_Init+0x204>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d103      	bne.n	8001be4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001bdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	e001      	b.n	8001be8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001c06:	4313      	orrs	r3, r2
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	897b      	ldrh	r3, [r7, #10]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c14:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a0d      	ldr	r2, [pc, #52]	; (8001c50 <HAL_I2S_Init+0x278>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d101      	bne.n	8001c24 <HAL_I2S_Init+0x24c>
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <HAL_I2S_Init+0x27c>)
 8001c22:	e001      	b.n	8001c28 <HAL_I2S_Init+0x250>
 8001c24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c28:	897a      	ldrh	r2, [r7, #10]
 8001c2a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	08001d4f 	.word	0x08001d4f
 8001c48:	cccccccd 	.word	0xcccccccd
 8001c4c:	08001e65 	.word	0x08001e65
 8001c50:	40003800 	.word	0x40003800
 8001c54:	40003400 	.word	0x40003400

08001c58 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	881a      	ldrh	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cac:	1c9a      	adds	r2, r3, #2
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10e      	bne.n	8001ce8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001cd8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffb8 	bl	8001c58 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d02:	b292      	uxth	r2, r2
 8001d04:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0a:	1c9a      	adds	r2, r3, #2
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	3b01      	subs	r3, #1
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10e      	bne.n	8001d46 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685a      	ldr	r2, [r3, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001d36:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff93 	bl	8001c6c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	d13a      	bne.n	8001de0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d109      	bne.n	8001d88 <I2S_IRQHandler+0x3a>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d7e:	2b40      	cmp	r3, #64	; 0x40
 8001d80:	d102      	bne.n	8001d88 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff ffb4 	bl	8001cf0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8e:	2b40      	cmp	r3, #64	; 0x40
 8001d90:	d126      	bne.n	8001de0 <I2S_IRQHandler+0x92>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 0320 	and.w	r3, r3, #32
 8001d9c:	2b20      	cmp	r3, #32
 8001d9e:	d11f      	bne.n	8001de0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001dae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001db0:	2300      	movs	r3, #0
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd2:	f043 0202 	orr.w	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ff50 	bl	8001c80 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b03      	cmp	r3, #3
 8001dea:	d136      	bne.n	8001e5a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d109      	bne.n	8001e0a <I2S_IRQHandler+0xbc>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e00:	2b80      	cmp	r3, #128	; 0x80
 8001e02:	d102      	bne.n	8001e0a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ff45 	bl	8001c94 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d122      	bne.n	8001e5a <I2S_IRQHandler+0x10c>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0320 	and.w	r3, r3, #32
 8001e1e:	2b20      	cmp	r3, #32
 8001e20:	d11b      	bne.n	8001e5a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001e30:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4c:	f043 0204 	orr.w	r2, r3, #4
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff ff13 	bl	8001c80 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a92      	ldr	r2, [pc, #584]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d101      	bne.n	8001e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001e7e:	4b92      	ldr	r3, [pc, #584]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e80:	e001      	b.n	8001e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001e82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a8b      	ldr	r2, [pc, #556]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001e9c:	4b8a      	ldr	r3, [pc, #552]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e9e:	e001      	b.n	8001ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001ea0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eb0:	d004      	beq.n	8001ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f040 8099 	bne.w	8001fee <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d107      	bne.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 f925 	bl	8002120 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d107      	bne.n	8001ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f9c8 	bl	8002280 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ef6:	2b40      	cmp	r3, #64	; 0x40
 8001ef8:	d13a      	bne.n	8001f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	f003 0320 	and.w	r3, r3, #32
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d035      	beq.n	8001f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a6e      	ldr	r2, [pc, #440]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001f0e:	4b6e      	ldr	r3, [pc, #440]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f10:	e001      	b.n	8001f16 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001f12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4969      	ldr	r1, [pc, #420]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f1e:	428b      	cmp	r3, r1
 8001f20:	d101      	bne.n	8001f26 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001f22:	4b69      	ldr	r3, [pc, #420]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f24:	e001      	b.n	8001f2a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001f26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001f2e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001f3e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	f043 0202 	orr.w	r2, r3, #2
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff fe88 	bl	8001c80 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	f040 80c3 	bne.w	8002102 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 80bd 	beq.w	8002102 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685a      	ldr	r2, [r3, #4]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001f96:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a49      	ldr	r2, [pc, #292]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d101      	bne.n	8001fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001fa2:	4b49      	ldr	r3, [pc, #292]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fa4:	e001      	b.n	8001faa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001fa6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4944      	ldr	r1, [pc, #272]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fb2:	428b      	cmp	r3, r1
 8001fb4:	d101      	bne.n	8001fba <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001fb6:	4b44      	ldr	r3, [pc, #272]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fb8:	e001      	b.n	8001fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001fba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fbe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001fc2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f043 0204 	orr.w	r2, r3, #4
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff fe4a 	bl	8001c80 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001fec:	e089      	b.n	8002102 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d107      	bne.n	8002008 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d002      	beq.n	8002008 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f8be 	bl	8002184 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b01      	cmp	r3, #1
 8002010:	d107      	bne.n	8002022 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002018:	2b00      	cmp	r3, #0
 800201a:	d002      	beq.n	8002022 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 f8fd 	bl	800221c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002028:	2b40      	cmp	r3, #64	; 0x40
 800202a:	d12f      	bne.n	800208c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	d02a      	beq.n	800208c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002044:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d101      	bne.n	8002054 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002050:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002052:	e001      	b.n	8002058 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002054:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4919      	ldr	r1, [pc, #100]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002060:	428b      	cmp	r3, r1
 8002062:	d101      	bne.n	8002068 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002064:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002066:	e001      	b.n	800206c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002068:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800206c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002070:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	f043 0202 	orr.w	r2, r3, #2
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff fdfa 	bl	8001c80 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b08      	cmp	r3, #8
 8002094:	d136      	bne.n	8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	f003 0320 	and.w	r3, r3, #32
 800209c:	2b00      	cmp	r3, #0
 800209e:	d031      	beq.n	8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d101      	bne.n	80020ae <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020ac:	e001      	b.n	80020b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80020ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4902      	ldr	r1, [pc, #8]	; (80020c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020ba:	428b      	cmp	r3, r1
 80020bc:	d106      	bne.n	80020cc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80020be:	4b02      	ldr	r3, [pc, #8]	; (80020c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020c0:	e006      	b.n	80020d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80020c2:	bf00      	nop
 80020c4:	40003800 	.word	0x40003800
 80020c8:	40003400 	.word	0x40003400
 80020cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80020d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020d4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80020e4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f2:	f043 0204 	orr.w	r2, r3, #4
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff fdc0 	bl	8001c80 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002100:	e000      	b.n	8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002102:	bf00      	nop
}
 8002104:	bf00      	nop
 8002106:	3720      	adds	r7, #32
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	1c99      	adds	r1, r3, #2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6251      	str	r1, [r2, #36]	; 0x24
 8002132:	881a      	ldrh	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800214c:	b29b      	uxth	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d113      	bne.n	800217a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002160:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002166:	b29b      	uxth	r3, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	d106      	bne.n	800217a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ffc9 	bl	800210c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002190:	1c99      	adds	r1, r3, #2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6251      	str	r1, [r2, #36]	; 0x24
 8002196:	8819      	ldrh	r1, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1d      	ldr	r2, [pc, #116]	; (8002214 <I2SEx_TxISR_I2SExt+0x90>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d101      	bne.n	80021a6 <I2SEx_TxISR_I2SExt+0x22>
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <I2SEx_TxISR_I2SExt+0x94>)
 80021a4:	e001      	b.n	80021aa <I2SEx_TxISR_I2SExt+0x26>
 80021a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80021aa:	460a      	mov	r2, r1
 80021ac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	3b01      	subs	r3, #1
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d121      	bne.n	800220a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a12      	ldr	r2, [pc, #72]	; (8002214 <I2SEx_TxISR_I2SExt+0x90>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d101      	bne.n	80021d4 <I2SEx_TxISR_I2SExt+0x50>
 80021d0:	4b11      	ldr	r3, [pc, #68]	; (8002218 <I2SEx_TxISR_I2SExt+0x94>)
 80021d2:	e001      	b.n	80021d8 <I2SEx_TxISR_I2SExt+0x54>
 80021d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	490d      	ldr	r1, [pc, #52]	; (8002214 <I2SEx_TxISR_I2SExt+0x90>)
 80021e0:	428b      	cmp	r3, r1
 80021e2:	d101      	bne.n	80021e8 <I2SEx_TxISR_I2SExt+0x64>
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <I2SEx_TxISR_I2SExt+0x94>)
 80021e6:	e001      	b.n	80021ec <I2SEx_TxISR_I2SExt+0x68>
 80021e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80021ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80021f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d106      	bne.n	800220a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff81 	bl	800210c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40003800 	.word	0x40003800
 8002218:	40003400 	.word	0x40003400

0800221c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68d8      	ldr	r0, [r3, #12]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222e:	1c99      	adds	r1, r3, #2
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002234:	b282      	uxth	r2, r0
 8002236:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800223c:	b29b      	uxth	r3, r3
 800223e:	3b01      	subs	r3, #1
 8002240:	b29a      	uxth	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800224a:	b29b      	uxth	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d113      	bne.n	8002278 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800225e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002264:	b29b      	uxth	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d106      	bne.n	8002278 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ff4a 	bl	800210c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a20      	ldr	r2, [pc, #128]	; (8002310 <I2SEx_RxISR_I2SExt+0x90>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <I2SEx_RxISR_I2SExt+0x16>
 8002292:	4b20      	ldr	r3, [pc, #128]	; (8002314 <I2SEx_RxISR_I2SExt+0x94>)
 8002294:	e001      	b.n	800229a <I2SEx_RxISR_I2SExt+0x1a>
 8002296:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800229a:	68d8      	ldr	r0, [r3, #12]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a0:	1c99      	adds	r1, r3, #2
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80022a6:	b282      	uxth	r2, r0
 80022a8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80022bc:	b29b      	uxth	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d121      	bne.n	8002306 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a12      	ldr	r2, [pc, #72]	; (8002310 <I2SEx_RxISR_I2SExt+0x90>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d101      	bne.n	80022d0 <I2SEx_RxISR_I2SExt+0x50>
 80022cc:	4b11      	ldr	r3, [pc, #68]	; (8002314 <I2SEx_RxISR_I2SExt+0x94>)
 80022ce:	e001      	b.n	80022d4 <I2SEx_RxISR_I2SExt+0x54>
 80022d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	490d      	ldr	r1, [pc, #52]	; (8002310 <I2SEx_RxISR_I2SExt+0x90>)
 80022dc:	428b      	cmp	r3, r1
 80022de:	d101      	bne.n	80022e4 <I2SEx_RxISR_I2SExt+0x64>
 80022e0:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <I2SEx_RxISR_I2SExt+0x94>)
 80022e2:	e001      	b.n	80022e8 <I2SEx_RxISR_I2SExt+0x68>
 80022e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80022e8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80022ec:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d106      	bne.n	8002306 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7ff ff03 	bl	800210c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40003800 	.word	0x40003800
 8002314:	40003400 	.word	0x40003400

08002318 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800231a:	b08f      	sub	sp, #60	; 0x3c
 800231c:	af0a      	add	r7, sp, #40	; 0x28
 800231e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e10f      	b.n	800254a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	d106      	bne.n	800234a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f005 fecd 	bl	80080e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2203      	movs	r2, #3
 800234e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d102      	bne.n	8002364 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4618      	mov	r0, r3
 800236a:	f002 f9b4 	bl	80046d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	687e      	ldr	r6, [r7, #4]
 8002376:	466d      	mov	r5, sp
 8002378:	f106 0410 	add.w	r4, r6, #16
 800237c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800237e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002380:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002382:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002384:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002388:	e885 0003 	stmia.w	r5, {r0, r1}
 800238c:	1d33      	adds	r3, r6, #4
 800238e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002390:	6838      	ldr	r0, [r7, #0]
 8002392:	f002 f88c 	bl	80044ae <USB_CoreInit>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d005      	beq.n	80023a8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2202      	movs	r2, #2
 80023a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e0d0      	b.n	800254a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2100      	movs	r1, #0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f002 f9a2 	bl	80046f8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	73fb      	strb	r3, [r7, #15]
 80023b8:	e04a      	b.n	8002450 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	333d      	adds	r3, #61	; 0x3d
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023ce:	7bfa      	ldrb	r2, [r7, #15]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	440b      	add	r3, r1
 80023dc:	333c      	adds	r3, #60	; 0x3c
 80023de:	7bfa      	ldrb	r2, [r7, #15]
 80023e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	b298      	uxth	r0, r3
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	4602      	mov	r2, r0
 80023f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	3340      	adds	r3, #64	; 0x40
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4413      	add	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	3348      	adds	r3, #72	; 0x48
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002422:	7bfa      	ldrb	r2, [r7, #15]
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	334c      	adds	r3, #76	; 0x4c
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002436:	7bfa      	ldrb	r2, [r7, #15]
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	4413      	add	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	3354      	adds	r3, #84	; 0x54
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	3301      	adds	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
 8002450:	7bfa      	ldrb	r2, [r7, #15]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	429a      	cmp	r2, r3
 8002458:	d3af      	bcc.n	80023ba <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800245a:	2300      	movs	r3, #0
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	e044      	b.n	80024ea <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002476:	7bfa      	ldrb	r2, [r7, #15]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	4413      	add	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002488:	7bfa      	ldrb	r2, [r7, #15]
 800248a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024a2:	7bfa      	ldrb	r2, [r7, #15]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	00db      	lsls	r3, r3, #3
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024b8:	7bfa      	ldrb	r2, [r7, #15]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4413      	add	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024ce:	7bfa      	ldrb	r2, [r7, #15]
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4413      	add	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	440b      	add	r3, r1
 80024dc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	3301      	adds	r3, #1
 80024e8:	73fb      	strb	r3, [r7, #15]
 80024ea:	7bfa      	ldrb	r2, [r7, #15]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d3b5      	bcc.n	8002460 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	687e      	ldr	r6, [r7, #4]
 80024fc:	466d      	mov	r5, sp
 80024fe:	f106 0410 	add.w	r4, r6, #16
 8002502:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002504:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002506:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002508:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800250a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800250e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002512:	1d33      	adds	r3, r6, #4
 8002514:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002516:	6838      	ldr	r0, [r7, #0]
 8002518:	f002 f93a 	bl	8004790 <USB_DevInit>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2202      	movs	r2, #2
 8002526:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e00d      	b.n	800254a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f003 fa89 	bl	8005a5a <USB_DevDisconnect>

  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002552 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002566:	2b01      	cmp	r3, #1
 8002568:	d101      	bne.n	800256e <HAL_PCD_Start+0x1c>
 800256a:	2302      	movs	r3, #2
 800256c:	e020      	b.n	80025b0 <HAL_PCD_Start+0x5e>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2201      	movs	r2, #1
 8002572:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257a:	2b01      	cmp	r3, #1
 800257c:	d109      	bne.n	8002592 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002582:	2b01      	cmp	r3, #1
 8002584:	d005      	beq.n	8002592 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f002 f88c 	bl	80046b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f003 fa39 	bl	8005a18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b08d      	sub	sp, #52	; 0x34
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f003 faf7 	bl	8005bc2 <USB_GetMode>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 848a 	bne.w	8002ef0 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f003 fa5b 	bl	8005a9c <USB_ReadInterrupts>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 8480 	beq.w	8002eee <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	0a1b      	lsrs	r3, r3, #8
 80025f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f003 fa48 	bl	8005a9c <USB_ReadInterrupts>
 800260c:	4603      	mov	r3, r0
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b02      	cmp	r3, #2
 8002614:	d107      	bne.n	8002626 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	695a      	ldr	r2, [r3, #20]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f002 0202 	and.w	r2, r2, #2
 8002624:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f003 fa36 	bl	8005a9c <USB_ReadInterrupts>
 8002630:	4603      	mov	r3, r0
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	2b10      	cmp	r3, #16
 8002638:	d161      	bne.n	80026fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	699a      	ldr	r2, [r3, #24]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0210 	bic.w	r2, r2, #16
 8002648:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	f003 020f 	and.w	r2, r3, #15
 8002656:	4613      	mov	r3, r2
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	4413      	add	r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	3304      	adds	r3, #4
 8002668:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	0c5b      	lsrs	r3, r3, #17
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	2b02      	cmp	r3, #2
 8002674:	d124      	bne.n	80026c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d035      	beq.n	80026ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800268c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002690:	b29b      	uxth	r3, r3
 8002692:	461a      	mov	r2, r3
 8002694:	6a38      	ldr	r0, [r7, #32]
 8002696:	f003 f86d 	bl	8005774 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	691a      	ldr	r2, [r3, #16]
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026a6:	441a      	add	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	6a1a      	ldr	r2, [r3, #32]
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	091b      	lsrs	r3, r3, #4
 80026b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026b8:	441a      	add	r2, r3
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	621a      	str	r2, [r3, #32]
 80026be:	e016      	b.n	80026ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	0c5b      	lsrs	r3, r3, #17
 80026c4:	f003 030f 	and.w	r3, r3, #15
 80026c8:	2b06      	cmp	r3, #6
 80026ca:	d110      	bne.n	80026ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80026d2:	2208      	movs	r2, #8
 80026d4:	4619      	mov	r1, r3
 80026d6:	6a38      	ldr	r0, [r7, #32]
 80026d8:	f003 f84c 	bl	8005774 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	6a1a      	ldr	r2, [r3, #32]
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	091b      	lsrs	r3, r3, #4
 80026e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026e8:	441a      	add	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	699a      	ldr	r2, [r3, #24]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0210 	orr.w	r2, r2, #16
 80026fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f003 f9ca 	bl	8005a9c <USB_ReadInterrupts>
 8002708:	4603      	mov	r3, r0
 800270a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800270e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002712:	f040 80a7 	bne.w	8002864 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f003 f9cf 	bl	8005ac2 <USB_ReadDevAllOutEpInterrupt>
 8002724:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002726:	e099      	b.n	800285c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 808e 	beq.w	8002850 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	4611      	mov	r1, r2
 800273e:	4618      	mov	r0, r3
 8002740:	f003 f9f3 	bl	8005b2a <USB_ReadDevOutEPInterrupt>
 8002744:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	f003 0301 	and.w	r3, r3, #1
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00c      	beq.n	800276a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	015a      	lsls	r2, r3, #5
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	4413      	add	r3, r2
 8002758:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800275c:	461a      	mov	r2, r3
 800275e:	2301      	movs	r3, #1
 8002760:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002762:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 fec3 	bl	80034f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	f003 0308 	and.w	r3, r3, #8
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00c      	beq.n	800278e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002776:	015a      	lsls	r2, r3, #5
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	4413      	add	r3, r2
 800277c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002780:	461a      	mov	r2, r3
 8002782:	2308      	movs	r3, #8
 8002784:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002786:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 ff99 	bl	80036c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	d008      	beq.n	80027aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	015a      	lsls	r2, r3, #5
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	4413      	add	r3, r2
 80027a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027a4:	461a      	mov	r2, r3
 80027a6:	2310      	movs	r3, #16
 80027a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d030      	beq.n	8002816 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027bc:	2b80      	cmp	r3, #128	; 0x80
 80027be:	d109      	bne.n	80027d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80027d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d6:	4613      	mov	r3, r2
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	4413      	add	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	4413      	add	r3, r2
 80027e6:	3304      	adds	r3, #4
 80027e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	78db      	ldrb	r3, [r3, #3]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d108      	bne.n	8002804 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2200      	movs	r2, #0
 80027f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	4619      	mov	r1, r3
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f005 fd84 	bl	800830c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	015a      	lsls	r2, r3, #5
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	4413      	add	r3, r2
 800280c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002810:	461a      	mov	r2, r3
 8002812:	2302      	movs	r3, #2
 8002814:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	015a      	lsls	r2, r3, #5
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	4413      	add	r3, r2
 8002828:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800282c:	461a      	mov	r2, r3
 800282e:	2320      	movs	r3, #32
 8002830:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d009      	beq.n	8002850 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	4413      	add	r3, r2
 8002844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002848:	461a      	mov	r2, r3
 800284a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800284e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	3301      	adds	r3, #1
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002858:	085b      	lsrs	r3, r3, #1
 800285a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800285c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285e:	2b00      	cmp	r3, #0
 8002860:	f47f af62 	bne.w	8002728 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	f003 f917 	bl	8005a9c <USB_ReadInterrupts>
 800286e:	4603      	mov	r3, r0
 8002870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002874:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002878:	f040 80db 	bne.w	8002a32 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f003 f938 	bl	8005af6 <USB_ReadDevAllInEpInterrupt>
 8002886:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800288c:	e0cd      	b.n	8002a2a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800288e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80c2 	beq.w	8002a1e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a0:	b2d2      	uxtb	r2, r2
 80028a2:	4611      	mov	r1, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	f003 f95e 	bl	8005b66 <USB_ReadDevInEPInterrupt>
 80028aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d057      	beq.n	8002966 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	f003 030f 	and.w	r3, r3, #15
 80028bc:	2201      	movs	r2, #1
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	69f9      	ldr	r1, [r7, #28]
 80028d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80028d6:	4013      	ands	r3, r2
 80028d8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	015a      	lsls	r2, r3, #5
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	4413      	add	r3, r2
 80028e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028e6:	461a      	mov	r2, r3
 80028e8:	2301      	movs	r3, #1
 80028ea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d132      	bne.n	800295a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028f8:	4613      	mov	r3, r2
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	334c      	adds	r3, #76	; 0x4c
 8002904:	6819      	ldr	r1, [r3, #0]
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4403      	add	r3, r0
 8002914:	3348      	adds	r3, #72	; 0x48
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4419      	add	r1, r3
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800291e:	4613      	mov	r3, r2
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	4413      	add	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4403      	add	r3, r0
 8002928:	334c      	adds	r3, #76	; 0x4c
 800292a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292e:	2b00      	cmp	r3, #0
 8002930:	d113      	bne.n	800295a <HAL_PCD_IRQHandler+0x3a2>
 8002932:	6879      	ldr	r1, [r7, #4]
 8002934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002936:	4613      	mov	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	4413      	add	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	3354      	adds	r3, #84	; 0x54
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d108      	bne.n	800295a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6818      	ldr	r0, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002952:	461a      	mov	r2, r3
 8002954:	2101      	movs	r1, #1
 8002956:	f003 f965 	bl	8005c24 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	b2db      	uxtb	r3, r3
 800295e:	4619      	mov	r1, r3
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f005 fc4e 	bl	8008202 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d008      	beq.n	8002982 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	015a      	lsls	r2, r3, #5
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	4413      	add	r3, r2
 8002978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800297c:	461a      	mov	r2, r3
 800297e:	2308      	movs	r3, #8
 8002980:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b00      	cmp	r3, #0
 800298a:	d008      	beq.n	800299e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298e:	015a      	lsls	r2, r3, #5
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	4413      	add	r3, r2
 8002994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002998:	461a      	mov	r2, r3
 800299a:	2310      	movs	r3, #16
 800299c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d008      	beq.n	80029ba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80029a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029aa:	015a      	lsls	r2, r3, #5
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	4413      	add	r3, r2
 80029b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029b4:	461a      	mov	r2, r3
 80029b6:	2340      	movs	r3, #64	; 0x40
 80029b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d023      	beq.n	8002a0c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80029c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029c6:	6a38      	ldr	r0, [r7, #32]
 80029c8:	f002 f846 	bl	8004a58 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80029cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ce:	4613      	mov	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	3338      	adds	r3, #56	; 0x38
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	4413      	add	r3, r2
 80029dc:	3304      	adds	r3, #4
 80029de:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	78db      	ldrb	r3, [r3, #3]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d108      	bne.n	80029fa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2200      	movs	r2, #0
 80029ec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	4619      	mov	r1, r3
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f005 fc9b 	bl	8008330 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	015a      	lsls	r2, r3, #5
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	4413      	add	r3, r2
 8002a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a06:	461a      	mov	r2, r3
 8002a08:	2302      	movs	r3, #2
 8002a0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002a16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fcdb 	bl	80033d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a20:	3301      	adds	r3, #1
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a26:	085b      	lsrs	r3, r3, #1
 8002a28:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f47f af2e 	bne.w	800288e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f003 f830 	bl	8005a9c <USB_ReadInterrupts>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a46:	d122      	bne.n	8002a8e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	69fa      	ldr	r2, [r7, #28]
 8002a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a56:	f023 0301 	bic.w	r3, r3, #1
 8002a5a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d108      	bne.n	8002a78 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a6e:	2100      	movs	r1, #0
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fec3 	bl	80037fc <HAL_PCDEx_LPM_Callback>
 8002a76:	e002      	b.n	8002a7e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f005 fc39 	bl	80082f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	695a      	ldr	r2, [r3, #20]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002a8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f003 f802 	bl	8005a9c <USB_ReadInterrupts>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002aa2:	d112      	bne.n	8002aca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d102      	bne.n	8002aba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f005 fbf5 	bl	80082a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002ac8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f002 ffe4 	bl	8005a9c <USB_ReadInterrupts>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ade:	f040 80b7 	bne.w	8002c50 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	69fa      	ldr	r2, [r7, #28]
 8002aec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002af0:	f023 0301 	bic.w	r3, r3, #1
 8002af4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2110      	movs	r1, #16
 8002afc:	4618      	mov	r0, r3
 8002afe:	f001 ffab 	bl	8004a58 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b02:	2300      	movs	r3, #0
 8002b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b06:	e046      	b.n	8002b96 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b14:	461a      	mov	r2, r3
 8002b16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b2c:	0151      	lsls	r1, r2, #5
 8002b2e:	69fa      	ldr	r2, [r7, #28]
 8002b30:	440a      	add	r2, r1
 8002b32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002b36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b3e:	015a      	lsls	r2, r3, #5
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	4413      	add	r3, r2
 8002b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b48:	461a      	mov	r2, r3
 8002b4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b52:	015a      	lsls	r2, r3, #5
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	4413      	add	r3, r2
 8002b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b60:	0151      	lsls	r1, r2, #5
 8002b62:	69fa      	ldr	r2, [r7, #28]
 8002b64:	440a      	add	r2, r1
 8002b66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b72:	015a      	lsls	r2, r3, #5
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	4413      	add	r3, r2
 8002b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b80:	0151      	lsls	r1, r2, #5
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	440a      	add	r2, r1
 8002b86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b92:	3301      	adds	r3, #1
 8002b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d3b3      	bcc.n	8002b08 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bae:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002bb2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d016      	beq.n	8002bea <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bcc:	f043 030b 	orr.w	r3, r3, #11
 8002bd0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bdc:	69fa      	ldr	r2, [r7, #28]
 8002bde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002be2:	f043 030b 	orr.w	r3, r3, #11
 8002be6:	6453      	str	r3, [r2, #68]	; 0x44
 8002be8:	e015      	b.n	8002c16 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bf8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bfc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002c00:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	69fa      	ldr	r2, [r7, #28]
 8002c0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c10:	f043 030b 	orr.w	r3, r3, #11
 8002c14:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	69fa      	ldr	r2, [r7, #28]
 8002c20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c24:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002c28:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	f002 fff2 	bl	8005c24 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695a      	ldr	r2, [r3, #20]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002c4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f002 ff21 	bl	8005a9c <USB_ReadInterrupts>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c64:	d124      	bne.n	8002cb0 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f002 ffb7 	bl	8005bde <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f001 ff6c 	bl	8004b52 <USB_GetDevSpeed>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681c      	ldr	r4, [r3, #0]
 8002c86:	f001 fa29 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 8002c8a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	461a      	mov	r2, r3
 8002c94:	4620      	mov	r0, r4
 8002c96:	f001 fc6b 	bl	8004570 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f005 fad9 	bl	8008252 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002cae:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f002 fef1 	bl	8005a9c <USB_ReadInterrupts>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d10a      	bne.n	8002cda <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f005 fab6 	bl	8008236 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695a      	ldr	r2, [r3, #20]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f002 0208 	and.w	r2, r2, #8
 8002cd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f002 fedc 	bl	8005a9c <USB_ReadInterrupts>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cea:	2b80      	cmp	r3, #128	; 0x80
 8002cec:	d122      	bne.n	8002d34 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cf6:	6a3b      	ldr	r3, [r7, #32]
 8002cf8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8002cfe:	e014      	b.n	8002d2a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002d00:	6879      	ldr	r1, [r7, #4]
 8002d02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d04:	4613      	mov	r3, r2
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d105      	bne.n	8002d24 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fb27 	bl	8003372 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	3301      	adds	r3, #1
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d3e5      	bcc.n	8002d00 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f002 feaf 	bl	8005a9c <USB_ReadInterrupts>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d48:	d13b      	bne.n	8002dc2 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4e:	e02b      	b.n	8002da8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d64:	4613      	mov	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3340      	adds	r3, #64	; 0x40
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d115      	bne.n	8002da2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d76:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	da12      	bge.n	8002da2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d80:	4613      	mov	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	333f      	adds	r3, #63	; 0x3f
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 fae8 	bl	8003372 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da4:	3301      	adds	r3, #1
 8002da6:	627b      	str	r3, [r7, #36]	; 0x24
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d3ce      	bcc.n	8002d50 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695a      	ldr	r2, [r3, #20]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002dc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f002 fe68 	bl	8005a9c <USB_ReadInterrupts>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dd2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002dd6:	d155      	bne.n	8002e84 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dd8:	2301      	movs	r3, #1
 8002dda:	627b      	str	r3, [r7, #36]	; 0x24
 8002ddc:	e045      	b.n	8002e6a <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df2:	4613      	mov	r3, r2
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4413      	add	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d12e      	bne.n	8002e64 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e06:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	da2b      	bge.n	8002e64 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002e18:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d121      	bne.n	8002e64 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e24:	4613      	mov	r3, r2
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4413      	add	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002e32:	2201      	movs	r2, #1
 8002e34:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10a      	bne.n	8002e64 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e60:	6053      	str	r3, [r2, #4]
            break;
 8002e62:	e007      	b.n	8002e74 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	3301      	adds	r3, #1
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d3b4      	bcc.n	8002dde <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002e82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f002 fe07 	bl	8005a9c <USB_ReadInterrupts>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e98:	d10a      	bne.n	8002eb0 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f005 fa5a 	bl	8008354 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002eae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f002 fdf1 	bl	8005a9c <USB_ReadInterrupts>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d115      	bne.n	8002ef0 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f005 fa4a 	bl	8008370 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6859      	ldr	r1, [r3, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	e000      	b.n	8002ef0 <HAL_PCD_IRQHandler+0x938>
      return;
 8002eee:	bf00      	nop
    }
  }
}
 8002ef0:	3734      	adds	r7, #52	; 0x34
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd90      	pop	{r4, r7, pc}

08002ef6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	460b      	mov	r3, r1
 8002f00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_PCD_SetAddress+0x1a>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e013      	b.n	8002f38 <HAL_PCD_SetAddress+0x42>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f002 fd4f 	bl	80059cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	4608      	mov	r0, r1
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4603      	mov	r3, r0
 8002f50:	70fb      	strb	r3, [r7, #3]
 8002f52:	460b      	mov	r3, r1
 8002f54:	803b      	strh	r3, [r7, #0]
 8002f56:	4613      	mov	r3, r2
 8002f58:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	da0f      	bge.n	8002f86 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f66:	78fb      	ldrb	r3, [r7, #3]
 8002f68:	f003 020f 	and.w	r2, r3, #15
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	3338      	adds	r3, #56	; 0x38
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	4413      	add	r3, r2
 8002f7a:	3304      	adds	r3, #4
 8002f7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2201      	movs	r2, #1
 8002f82:	705a      	strb	r2, [r3, #1]
 8002f84:	e00f      	b.n	8002fa6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f86:	78fb      	ldrb	r3, [r7, #3]
 8002f88:	f003 020f 	and.w	r2, r3, #15
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	f003 030f 	and.w	r3, r3, #15
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002fb2:	883a      	ldrh	r2, [r7, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	78ba      	ldrb	r2, [r7, #2]
 8002fbc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	785b      	ldrb	r3, [r3, #1]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d004      	beq.n	8002fd0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fd0:	78bb      	ldrb	r3, [r7, #2]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d102      	bne.n	8002fdc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_PCD_EP_Open+0xaa>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e00e      	b.n	8003008 <HAL_PCD_EP_Open+0xc8>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68f9      	ldr	r1, [r7, #12]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f001 fdcf 	bl	8004b9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003006:	7afb      	ldrb	r3, [r7, #11]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800301c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003020:	2b00      	cmp	r3, #0
 8003022:	da0f      	bge.n	8003044 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	f003 020f 	and.w	r2, r3, #15
 800302a:	4613      	mov	r3, r2
 800302c:	00db      	lsls	r3, r3, #3
 800302e:	4413      	add	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	3338      	adds	r3, #56	; 0x38
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	4413      	add	r3, r2
 8003038:	3304      	adds	r3, #4
 800303a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	705a      	strb	r2, [r3, #1]
 8003042:	e00f      	b.n	8003064 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003044:	78fb      	ldrb	r3, [r7, #3]
 8003046:	f003 020f 	and.w	r2, r3, #15
 800304a:	4613      	mov	r3, r2
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4413      	add	r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	4413      	add	r3, r2
 800305a:	3304      	adds	r3, #4
 800305c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003064:	78fb      	ldrb	r3, [r7, #3]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	b2da      	uxtb	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_PCD_EP_Close+0x6e>
 800307a:	2302      	movs	r3, #2
 800307c:	e00e      	b.n	800309c <HAL_PCD_EP_Close+0x8c>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68f9      	ldr	r1, [r7, #12]
 800308c:	4618      	mov	r0, r3
 800308e:	f001 fe0d 	bl	8004cac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	607a      	str	r2, [r7, #4]
 80030ae:	603b      	str	r3, [r7, #0]
 80030b0:	460b      	mov	r3, r1
 80030b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030b4:	7afb      	ldrb	r3, [r7, #11]
 80030b6:	f003 020f 	and.w	r2, r3, #15
 80030ba:	4613      	mov	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	4413      	add	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	4413      	add	r3, r2
 80030ca:	3304      	adds	r3, #4
 80030cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2200      	movs	r2, #0
 80030de:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2200      	movs	r2, #0
 80030e4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030e6:	7afb      	ldrb	r3, [r7, #11]
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d102      	bne.n	8003100 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003100:	7afb      	ldrb	r3, [r7, #11]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	2b00      	cmp	r3, #0
 8003108:	d109      	bne.n	800311e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	b2db      	uxtb	r3, r3
 8003114:	461a      	mov	r2, r3
 8003116:	6979      	ldr	r1, [r7, #20]
 8003118:	f002 f8ec 	bl	80052f4 <USB_EP0StartXfer>
 800311c:	e008      	b.n	8003130 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6818      	ldr	r0, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	6979      	ldr	r1, [r7, #20]
 800312c:	f001 fe9a 	bl	8004e64 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	460b      	mov	r3, r1
 8003144:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003146:	78fb      	ldrb	r3, [r7, #3]
 8003148:	f003 020f 	and.w	r2, r3, #15
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4413      	add	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800315c:	681b      	ldr	r3, [r3, #0]
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b086      	sub	sp, #24
 800316e:	af00      	add	r7, sp, #0
 8003170:	60f8      	str	r0, [r7, #12]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
 8003176:	460b      	mov	r3, r1
 8003178:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800317a:	7afb      	ldrb	r3, [r7, #11]
 800317c:	f003 020f 	and.w	r2, r3, #15
 8003180:	4613      	mov	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	3338      	adds	r3, #56	; 0x38
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	4413      	add	r3, r2
 800318e:	3304      	adds	r3, #4
 8003190:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2200      	movs	r2, #0
 80031a2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2201      	movs	r2, #1
 80031a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031aa:	7afb      	ldrb	r3, [r7, #11]
 80031ac:	f003 030f 	and.w	r3, r3, #15
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d102      	bne.n	80031c4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031c4:	7afb      	ldrb	r3, [r7, #11]
 80031c6:	f003 030f 	and.w	r3, r3, #15
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d109      	bne.n	80031e2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	461a      	mov	r2, r3
 80031da:	6979      	ldr	r1, [r7, #20]
 80031dc:	f002 f88a 	bl	80052f4 <USB_EP0StartXfer>
 80031e0:	e008      	b.n	80031f4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6818      	ldr	r0, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	461a      	mov	r2, r3
 80031ee:	6979      	ldr	r1, [r7, #20]
 80031f0:	f001 fe38 	bl	8004e64 <USB_EPStartXfer>
  }

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	460b      	mov	r3, r1
 8003208:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800320a:	78fb      	ldrb	r3, [r7, #3]
 800320c:	f003 020f 	and.w	r2, r3, #15
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	429a      	cmp	r2, r3
 8003216:	d901      	bls.n	800321c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e050      	b.n	80032be <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800321c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003220:	2b00      	cmp	r3, #0
 8003222:	da0f      	bge.n	8003244 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003224:	78fb      	ldrb	r3, [r7, #3]
 8003226:	f003 020f 	and.w	r2, r3, #15
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	3338      	adds	r3, #56	; 0x38
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	4413      	add	r3, r2
 8003238:	3304      	adds	r3, #4
 800323a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	705a      	strb	r2, [r3, #1]
 8003242:	e00d      	b.n	8003260 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003244:	78fa      	ldrb	r2, [r7, #3]
 8003246:	4613      	mov	r3, r2
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4413      	add	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	3304      	adds	r3, #4
 8003258:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2201      	movs	r2, #1
 8003264:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003266:	78fb      	ldrb	r3, [r7, #3]
 8003268:	f003 030f 	and.w	r3, r3, #15
 800326c:	b2da      	uxtb	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_PCD_EP_SetStall+0x82>
 800327c:	2302      	movs	r3, #2
 800327e:	e01e      	b.n	80032be <HAL_PCD_EP_SetStall+0xc0>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68f9      	ldr	r1, [r7, #12]
 800328e:	4618      	mov	r0, r3
 8003290:	f002 fac8 	bl	8005824 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6818      	ldr	r0, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	b2d9      	uxtb	r1, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80032ae:	461a      	mov	r2, r3
 80032b0:	f002 fcb8 	bl	8005c24 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b084      	sub	sp, #16
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
 80032ce:	460b      	mov	r3, r1
 80032d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032d2:	78fb      	ldrb	r3, [r7, #3]
 80032d4:	f003 020f 	and.w	r2, r3, #15
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d901      	bls.n	80032e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e042      	b.n	800336a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	da0f      	bge.n	800330c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	f003 020f 	and.w	r2, r3, #15
 80032f2:	4613      	mov	r3, r2
 80032f4:	00db      	lsls	r3, r3, #3
 80032f6:	4413      	add	r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	3338      	adds	r3, #56	; 0x38
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	4413      	add	r3, r2
 8003300:	3304      	adds	r3, #4
 8003302:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	705a      	strb	r2, [r3, #1]
 800330a:	e00f      	b.n	800332c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800330c:	78fb      	ldrb	r3, [r7, #3]
 800330e:	f003 020f 	and.w	r2, r3, #15
 8003312:	4613      	mov	r3, r2
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	4413      	add	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	4413      	add	r3, r2
 8003322:	3304      	adds	r3, #4
 8003324:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003332:	78fb      	ldrb	r3, [r7, #3]
 8003334:	f003 030f 	and.w	r3, r3, #15
 8003338:	b2da      	uxtb	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003344:	2b01      	cmp	r3, #1
 8003346:	d101      	bne.n	800334c <HAL_PCD_EP_ClrStall+0x86>
 8003348:	2302      	movs	r3, #2
 800334a:	e00e      	b.n	800336a <HAL_PCD_EP_ClrStall+0xa4>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68f9      	ldr	r1, [r7, #12]
 800335a:	4618      	mov	r0, r3
 800335c:	f002 fad0 	bl	8005900 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b084      	sub	sp, #16
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	460b      	mov	r3, r1
 800337c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800337e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003382:	2b00      	cmp	r3, #0
 8003384:	da0c      	bge.n	80033a0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	4613      	mov	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	3338      	adds	r3, #56	; 0x38
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	4413      	add	r3, r2
 800339a:	3304      	adds	r3, #4
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	e00c      	b.n	80033ba <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	f003 020f 	and.w	r2, r3, #15
 80033a6:	4613      	mov	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	4413      	add	r3, r2
 80033b6:	3304      	adds	r3, #4
 80033b8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68f9      	ldr	r1, [r7, #12]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 f8ef 	bl	80055a4 <USB_EPStopXfer>
 80033c6:	4603      	mov	r3, r0
 80033c8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80033ca:	7afb      	ldrb	r3, [r7, #11]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	; 0x28
 80033d8:	af02      	add	r7, sp, #8
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	4613      	mov	r3, r2
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	4413      	add	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	3338      	adds	r3, #56	; 0x38
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4413      	add	r3, r2
 80033f8:	3304      	adds	r3, #4
 80033fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a1a      	ldr	r2, [r3, #32]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	429a      	cmp	r2, r3
 8003406:	d901      	bls.n	800340c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e06c      	b.n	80034e6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	699a      	ldr	r2, [r3, #24]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	429a      	cmp	r2, r3
 8003420:	d902      	bls.n	8003428 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	3303      	adds	r3, #3
 800342c:	089b      	lsrs	r3, r3, #2
 800342e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003430:	e02b      	b.n	800348a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	429a      	cmp	r2, r3
 8003446:	d902      	bls.n	800344e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	3303      	adds	r3, #3
 8003452:	089b      	lsrs	r3, r3, #2
 8003454:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6919      	ldr	r1, [r3, #16]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	b2da      	uxtb	r2, r3
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003466:	b2db      	uxtb	r3, r3
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	4603      	mov	r3, r0
 800346c:	6978      	ldr	r0, [r7, #20]
 800346e:	f002 f943 	bl	80056f8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	441a      	add	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6a1a      	ldr	r2, [r3, #32]
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	441a      	add	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	015a      	lsls	r2, r3, #5
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4413      	add	r3, r2
 8003492:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	429a      	cmp	r2, r3
 800349e:	d809      	bhi.n	80034b4 <PCD_WriteEmptyTxFifo+0xe0>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a1a      	ldr	r2, [r3, #32]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d203      	bcs.n	80034b4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1be      	bne.n	8003432 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	699a      	ldr	r2, [r3, #24]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d811      	bhi.n	80034e4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	2201      	movs	r2, #1
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	43db      	mvns	r3, r3
 80034da:	6939      	ldr	r1, [r7, #16]
 80034dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80034e0:	4013      	ands	r3, r2
 80034e2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3720      	adds	r7, #32
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
	...

080034f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	333c      	adds	r3, #60	; 0x3c
 8003508:	3304      	adds	r3, #4
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	015a      	lsls	r2, r3, #5
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	4413      	add	r3, r2
 8003516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d17b      	bne.n	800361e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f003 0308 	and.w	r3, r3, #8
 800352c:	2b00      	cmp	r3, #0
 800352e:	d015      	beq.n	800355c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	4a61      	ldr	r2, [pc, #388]	; (80036b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003534:	4293      	cmp	r3, r2
 8003536:	f240 80b9 	bls.w	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80b3 	beq.w	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	015a      	lsls	r2, r3, #5
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	4413      	add	r3, r2
 800354e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003552:	461a      	mov	r2, r3
 8003554:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003558:	6093      	str	r3, [r2, #8]
 800355a:	e0a7      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	015a      	lsls	r2, r3, #5
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	4413      	add	r3, r2
 800356e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003572:	461a      	mov	r2, r3
 8003574:	2320      	movs	r3, #32
 8003576:	6093      	str	r3, [r2, #8]
 8003578:	e098      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	f040 8093 	bne.w	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	4a4b      	ldr	r2, [pc, #300]	; (80036b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d90f      	bls.n	80035ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00a      	beq.n	80035ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	015a      	lsls	r2, r3, #5
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	4413      	add	r3, r2
 80035a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035a4:	461a      	mov	r2, r3
 80035a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035aa:	6093      	str	r3, [r2, #8]
 80035ac:	e07e      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	3304      	adds	r3, #4
 80035c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	69da      	ldr	r2, [r3, #28]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	0159      	lsls	r1, r3, #5
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	440b      	add	r3, r1
 80035d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035da:	1ad2      	subs	r2, r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d114      	bne.n	8003610 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6818      	ldr	r0, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80035f8:	461a      	mov	r2, r3
 80035fa:	2101      	movs	r1, #1
 80035fc:	f002 fb12 	bl	8005c24 <USB_EP0_OutStart>
 8003600:	e006      	b.n	8003610 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	441a      	add	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	4619      	mov	r1, r3
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f004 fdd8 	bl	80081cc <HAL_PCD_DataOutStageCallback>
 800361c:	e046      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	4a26      	ldr	r2, [pc, #152]	; (80036bc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d124      	bne.n	8003670 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	4413      	add	r3, r2
 8003638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800363c:	461a      	mov	r2, r3
 800363e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003642:	6093      	str	r3, [r2, #8]
 8003644:	e032      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	015a      	lsls	r2, r3, #5
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	4413      	add	r3, r2
 8003658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800365c:	461a      	mov	r2, r3
 800365e:	2320      	movs	r3, #32
 8003660:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	4619      	mov	r1, r3
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f004 fdaf 	bl	80081cc <HAL_PCD_DataOutStageCallback>
 800366e:	e01d      	b.n	80036ac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d114      	bne.n	80036a0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	4613      	mov	r3, r2
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	4413      	add	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d108      	bne.n	80036a0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003698:	461a      	mov	r2, r3
 800369a:	2100      	movs	r1, #0
 800369c:	f002 fac2 	bl	8005c24 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	4619      	mov	r1, r3
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f004 fd90 	bl	80081cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	4f54300a 	.word	0x4f54300a
 80036bc:	4f54310a 	.word	0x4f54310a

080036c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	333c      	adds	r3, #60	; 0x3c
 80036d8:	3304      	adds	r3, #4
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a15      	ldr	r2, [pc, #84]	; (8003748 <PCD_EP_OutSetupPacket_int+0x88>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d90e      	bls.n	8003714 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d009      	beq.n	8003714 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	015a      	lsls	r2, r3, #5
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4413      	add	r3, r2
 8003708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800370c:	461a      	mov	r2, r3
 800370e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003712:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f004 fd47 	bl	80081a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <PCD_EP_OutSetupPacket_int+0x88>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d90c      	bls.n	800373c <PCD_EP_OutSetupPacket_int+0x7c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d108      	bne.n	800373c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003734:	461a      	mov	r2, r3
 8003736:	2101      	movs	r1, #1
 8003738:	f002 fa74 	bl	8005c24 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	4f54300a 	.word	0x4f54300a

0800374c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	70fb      	strb	r3, [r7, #3]
 8003758:	4613      	mov	r3, r2
 800375a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003764:	78fb      	ldrb	r3, [r7, #3]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d107      	bne.n	800377a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800376a:	883b      	ldrh	r3, [r7, #0]
 800376c:	0419      	lsls	r1, r3, #16
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	430a      	orrs	r2, r1
 8003776:	629a      	str	r2, [r3, #40]	; 0x28
 8003778:	e028      	b.n	80037cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	4413      	add	r3, r2
 8003786:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003788:	2300      	movs	r3, #0
 800378a:	73fb      	strb	r3, [r7, #15]
 800378c:	e00d      	b.n	80037aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	3340      	adds	r3, #64	; 0x40
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	0c1b      	lsrs	r3, r3, #16
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	4413      	add	r3, r2
 80037a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80037a4:	7bfb      	ldrb	r3, [r7, #15]
 80037a6:	3301      	adds	r3, #1
 80037a8:	73fb      	strb	r3, [r7, #15]
 80037aa:	7bfa      	ldrb	r2, [r7, #15]
 80037ac:	78fb      	ldrb	r3, [r7, #3]
 80037ae:	3b01      	subs	r3, #1
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d3ec      	bcc.n	800378e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80037b4:	883b      	ldrh	r3, [r7, #0]
 80037b6:	0418      	lsls	r0, r3, #16
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6819      	ldr	r1, [r3, #0]
 80037bc:	78fb      	ldrb	r3, [r7, #3]
 80037be:	3b01      	subs	r3, #1
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	4302      	orrs	r2, r0
 80037c4:	3340      	adds	r3, #64	; 0x40
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	460b      	mov	r3, r1
 80037e4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	887a      	ldrh	r2, [r7, #2]
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e267      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d075      	beq.n	800391e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003832:	4b88      	ldr	r3, [pc, #544]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	2b04      	cmp	r3, #4
 800383c:	d00c      	beq.n	8003858 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800383e:	4b85      	ldr	r3, [pc, #532]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003846:	2b08      	cmp	r3, #8
 8003848:	d112      	bne.n	8003870 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800384a:	4b82      	ldr	r3, [pc, #520]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003852:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003856:	d10b      	bne.n	8003870 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	4b7e      	ldr	r3, [pc, #504]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d05b      	beq.n	800391c <HAL_RCC_OscConfig+0x108>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d157      	bne.n	800391c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e242      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003878:	d106      	bne.n	8003888 <HAL_RCC_OscConfig+0x74>
 800387a:	4b76      	ldr	r3, [pc, #472]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a75      	ldr	r2, [pc, #468]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_RCC_OscConfig+0xb0>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0x98>
 8003892:	4b70      	ldr	r3, [pc, #448]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a6f      	ldr	r2, [pc, #444]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b6d      	ldr	r3, [pc, #436]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a6c      	ldr	r2, [pc, #432]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0xb0>
 80038ac:	4b69      	ldr	r3, [pc, #420]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a68      	ldr	r2, [pc, #416]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	4b66      	ldr	r3, [pc, #408]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a65      	ldr	r2, [pc, #404]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d013      	beq.n	80038f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7fd fc16 	bl	80010fc <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038d4:	f7fd fc12 	bl	80010fc <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	; 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e207      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b5b      	ldr	r3, [pc, #364]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0xc0>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f4:	f7fd fc02 	bl	80010fc <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fd fbfe 	bl	80010fc <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	; 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e1f3      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	4b51      	ldr	r3, [pc, #324]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0xe8>
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d063      	beq.n	80039f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800392a:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003936:	4b47      	ldr	r3, [pc, #284]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800393e:	2b08      	cmp	r3, #8
 8003940:	d11c      	bne.n	800397c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003942:	4b44      	ldr	r3, [pc, #272]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d116      	bne.n	800397c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	4b41      	ldr	r3, [pc, #260]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_RCC_OscConfig+0x152>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d001      	beq.n	8003966 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e1c7      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003966:	4b3b      	ldr	r3, [pc, #236]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4937      	ldr	r1, [pc, #220]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003976:	4313      	orrs	r3, r2
 8003978:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397a:	e03a      	b.n	80039f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d020      	beq.n	80039c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003984:	4b34      	ldr	r3, [pc, #208]	; (8003a58 <HAL_RCC_OscConfig+0x244>)
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398a:	f7fd fbb7 	bl	80010fc <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003992:	f7fd fbb3 	bl	80010fc <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e1a8      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	4b2b      	ldr	r3, [pc, #172]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b0:	4b28      	ldr	r3, [pc, #160]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	4925      	ldr	r1, [pc, #148]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]
 80039c4:	e015      	b.n	80039f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039c6:	4b24      	ldr	r3, [pc, #144]	; (8003a58 <HAL_RCC_OscConfig+0x244>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039cc:	f7fd fb96 	bl	80010fc <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039d4:	f7fd fb92 	bl	80010fc <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e187      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	4b1b      	ldr	r3, [pc, #108]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d036      	beq.n	8003a6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d016      	beq.n	8003a34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a06:	4b15      	ldr	r3, [pc, #84]	; (8003a5c <HAL_RCC_OscConfig+0x248>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0c:	f7fd fb76 	bl	80010fc <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a14:	f7fd fb72 	bl	80010fc <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e167      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003a28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d0f0      	beq.n	8003a14 <HAL_RCC_OscConfig+0x200>
 8003a32:	e01b      	b.n	8003a6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a34:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_RCC_OscConfig+0x248>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a3a:	f7fd fb5f 	bl	80010fc <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a40:	e00e      	b.n	8003a60 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a42:	f7fd fb5b 	bl	80010fc <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d907      	bls.n	8003a60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e150      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
 8003a54:	40023800 	.word	0x40023800
 8003a58:	42470000 	.word	0x42470000
 8003a5c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a60:	4b88      	ldr	r3, [pc, #544]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1ea      	bne.n	8003a42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 8097 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a7e:	4b81      	ldr	r3, [pc, #516]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10f      	bne.n	8003aaa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	4b7d      	ldr	r3, [pc, #500]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	4a7c      	ldr	r2, [pc, #496]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a98:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9a:	4b7a      	ldr	r3, [pc, #488]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aaa:	4b77      	ldr	r3, [pc, #476]	; (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d118      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ab6:	4b74      	ldr	r3, [pc, #464]	; (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a73      	ldr	r2, [pc, #460]	; (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ac2:	f7fd fb1b 	bl	80010fc <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aca:	f7fd fb17 	bl	80010fc <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e10c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003adc:	4b6a      	ldr	r3, [pc, #424]	; (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d106      	bne.n	8003afe <HAL_RCC_OscConfig+0x2ea>
 8003af0:	4b64      	ldr	r3, [pc, #400]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af4:	4a63      	ldr	r2, [pc, #396]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6713      	str	r3, [r2, #112]	; 0x70
 8003afc:	e01c      	b.n	8003b38 <HAL_RCC_OscConfig+0x324>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d10c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x30c>
 8003b06:	4b5f      	ldr	r3, [pc, #380]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0a:	4a5e      	ldr	r2, [pc, #376]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	f043 0304 	orr.w	r3, r3, #4
 8003b10:	6713      	str	r3, [r2, #112]	; 0x70
 8003b12:	4b5c      	ldr	r3, [pc, #368]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b16:	4a5b      	ldr	r2, [pc, #364]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b1e:	e00b      	b.n	8003b38 <HAL_RCC_OscConfig+0x324>
 8003b20:	4b58      	ldr	r3, [pc, #352]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	4a57      	ldr	r2, [pc, #348]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f023 0301 	bic.w	r3, r3, #1
 8003b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b2c:	4b55      	ldr	r3, [pc, #340]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b30:	4a54      	ldr	r2, [pc, #336]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b32:	f023 0304 	bic.w	r3, r3, #4
 8003b36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d015      	beq.n	8003b6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fd fadc 	bl	80010fc <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b48:	f7fd fad8 	bl	80010fc <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e0cb      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5e:	4b49      	ldr	r3, [pc, #292]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0ee      	beq.n	8003b48 <HAL_RCC_OscConfig+0x334>
 8003b6a:	e014      	b.n	8003b96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6c:	f7fd fac6 	bl	80010fc <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b72:	e00a      	b.n	8003b8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b74:	f7fd fac2 	bl	80010fc <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e0b5      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8a:	4b3e      	ldr	r3, [pc, #248]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1ee      	bne.n	8003b74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b96:	7dfb      	ldrb	r3, [r7, #23]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d105      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9c:	4b39      	ldr	r3, [pc, #228]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	4a38      	ldr	r2, [pc, #224]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003ba2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80a1 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bb2:	4b34      	ldr	r3, [pc, #208]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b08      	cmp	r3, #8
 8003bbc:	d05c      	beq.n	8003c78 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d141      	bne.n	8003c4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc6:	4b31      	ldr	r3, [pc, #196]	; (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7fd fa96 	bl	80010fc <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fd fa92 	bl	80010fc <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e087      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be6:	4b27      	ldr	r3, [pc, #156]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69da      	ldr	r2, [r3, #28]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	431a      	orrs	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	019b      	lsls	r3, r3, #6
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c08:	085b      	lsrs	r3, r3, #1
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	041b      	lsls	r3, r3, #16
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	491b      	ldr	r1, [pc, #108]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c1c:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003c1e:	2201      	movs	r2, #1
 8003c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c22:	f7fd fa6b 	bl	80010fc <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c2a:	f7fd fa67 	bl	80010fc <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e05c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x416>
 8003c48:	e054      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4a:	4b10      	ldr	r3, [pc, #64]	; (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7fd fa54 	bl	80010fc <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c58:	f7fd fa50 	bl	80010fc <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e045      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f0      	bne.n	8003c58 <HAL_RCC_OscConfig+0x444>
 8003c76:	e03d      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d107      	bne.n	8003c90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e038      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
 8003c84:	40023800 	.word	0x40023800
 8003c88:	40007000 	.word	0x40007000
 8003c8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c90:	4b1b      	ldr	r3, [pc, #108]	; (8003d00 <HAL_RCC_OscConfig+0x4ec>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d028      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d121      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d11a      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d111      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d107      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40023800 	.word	0x40023800

08003d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0cc      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d18:	4b68      	ldr	r3, [pc, #416]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d90c      	bls.n	8003d40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d26:	4b65      	ldr	r3, [pc, #404]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2e:	4b63      	ldr	r3, [pc, #396]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e0b8      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d020      	beq.n	8003d8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d58:	4b59      	ldr	r3, [pc, #356]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a58      	ldr	r2, [pc, #352]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d70:	4b53      	ldr	r3, [pc, #332]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	4a52      	ldr	r2, [pc, #328]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d7c:	4b50      	ldr	r3, [pc, #320]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	494d      	ldr	r1, [pc, #308]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d044      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d107      	bne.n	8003db2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da2:	4b47      	ldr	r3, [pc, #284]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d119      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e07f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dbe:	2b03      	cmp	r3, #3
 8003dc0:	d107      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc2:	4b3f      	ldr	r3, [pc, #252]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d109      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd2:	4b3b      	ldr	r3, [pc, #236]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e067      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003de2:	4b37      	ldr	r3, [pc, #220]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f023 0203 	bic.w	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	4934      	ldr	r1, [pc, #208]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003df4:	f7fd f982 	bl	80010fc <HAL_GetTick>
 8003df8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfa:	e00a      	b.n	8003e12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dfc:	f7fd f97e 	bl	80010fc <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e04f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e12:	4b2b      	ldr	r3, [pc, #172]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 020c 	and.w	r2, r3, #12
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d1eb      	bne.n	8003dfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e24:	4b25      	ldr	r3, [pc, #148]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d20c      	bcs.n	8003e4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e32:	4b22      	ldr	r3, [pc, #136]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e032      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e58:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4916      	ldr	r1, [pc, #88]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e76:	4b12      	ldr	r3, [pc, #72]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	490e      	ldr	r1, [pc, #56]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e8a:	f000 f821 	bl	8003ed0 <HAL_RCC_GetSysClockFreq>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	4b0b      	ldr	r3, [pc, #44]	; (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	490a      	ldr	r1, [pc, #40]	; (8003ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e9c:	5ccb      	ldrb	r3, [r1, r3]
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	4a09      	ldr	r2, [pc, #36]	; (8003ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <HAL_RCC_ClockConfig+0x1c8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fd f8e2 	bl	8001074 <HAL_InitTick>

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40023c00 	.word	0x40023c00
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	08009638 	.word	0x08009638
 8003ec8:	20000000 	.word	0x20000000
 8003ecc:	20000004 	.word	0x20000004

08003ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ed4:	b094      	sub	sp, #80	; 0x50
 8003ed6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	647b      	str	r3, [r7, #68]	; 0x44
 8003edc:	2300      	movs	r3, #0
 8003ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ee8:	4b79      	ldr	r3, [pc, #484]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 030c 	and.w	r3, r3, #12
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d00d      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x40>
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	f200 80e1 	bhi.w	80040bc <HAL_RCC_GetSysClockFreq+0x1ec>
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d002      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0x34>
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d003      	beq.n	8003f0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f02:	e0db      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f04:	4b73      	ldr	r3, [pc, #460]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f06:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f08:	e0db      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f0a:	4b73      	ldr	r3, [pc, #460]	; (80040d8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f0e:	e0d8      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f10:	4b6f      	ldr	r3, [pc, #444]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f18:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f1a:	4b6d      	ldr	r3, [pc, #436]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d063      	beq.n	8003fee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f26:	4b6a      	ldr	r3, [pc, #424]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	099b      	lsrs	r3, r3, #6
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f30:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f38:	633b      	str	r3, [r7, #48]	; 0x30
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	637b      	str	r3, [r7, #52]	; 0x34
 8003f3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f42:	4622      	mov	r2, r4
 8003f44:	462b      	mov	r3, r5
 8003f46:	f04f 0000 	mov.w	r0, #0
 8003f4a:	f04f 0100 	mov.w	r1, #0
 8003f4e:	0159      	lsls	r1, r3, #5
 8003f50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f54:	0150      	lsls	r0, r2, #5
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	1a51      	subs	r1, r2, r1
 8003f5e:	6139      	str	r1, [r7, #16]
 8003f60:	4629      	mov	r1, r5
 8003f62:	eb63 0301 	sbc.w	r3, r3, r1
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	f04f 0300 	mov.w	r3, #0
 8003f70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f74:	4659      	mov	r1, fp
 8003f76:	018b      	lsls	r3, r1, #6
 8003f78:	4651      	mov	r1, sl
 8003f7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f7e:	4651      	mov	r1, sl
 8003f80:	018a      	lsls	r2, r1, #6
 8003f82:	4651      	mov	r1, sl
 8003f84:	ebb2 0801 	subs.w	r8, r2, r1
 8003f88:	4659      	mov	r1, fp
 8003f8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fa2:	4690      	mov	r8, r2
 8003fa4:	4699      	mov	r9, r3
 8003fa6:	4623      	mov	r3, r4
 8003fa8:	eb18 0303 	adds.w	r3, r8, r3
 8003fac:	60bb      	str	r3, [r7, #8]
 8003fae:	462b      	mov	r3, r5
 8003fb0:	eb49 0303 	adc.w	r3, r9, r3
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fc2:	4629      	mov	r1, r5
 8003fc4:	024b      	lsls	r3, r1, #9
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fcc:	4621      	mov	r1, r4
 8003fce:	024a      	lsls	r2, r1, #9
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003fdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003fe0:	f7fc f946 	bl	8000270 <__aeabi_uldivmod>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4613      	mov	r3, r2
 8003fea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fec:	e058      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fee:	4b38      	ldr	r3, [pc, #224]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	099b      	lsrs	r3, r3, #6
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ffe:	623b      	str	r3, [r7, #32]
 8004000:	2300      	movs	r3, #0
 8004002:	627b      	str	r3, [r7, #36]	; 0x24
 8004004:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004008:	4642      	mov	r2, r8
 800400a:	464b      	mov	r3, r9
 800400c:	f04f 0000 	mov.w	r0, #0
 8004010:	f04f 0100 	mov.w	r1, #0
 8004014:	0159      	lsls	r1, r3, #5
 8004016:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800401a:	0150      	lsls	r0, r2, #5
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4641      	mov	r1, r8
 8004022:	ebb2 0a01 	subs.w	sl, r2, r1
 8004026:	4649      	mov	r1, r9
 8004028:	eb63 0b01 	sbc.w	fp, r3, r1
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004038:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800403c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004040:	ebb2 040a 	subs.w	r4, r2, sl
 8004044:	eb63 050b 	sbc.w	r5, r3, fp
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	00eb      	lsls	r3, r5, #3
 8004052:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004056:	00e2      	lsls	r2, r4, #3
 8004058:	4614      	mov	r4, r2
 800405a:	461d      	mov	r5, r3
 800405c:	4643      	mov	r3, r8
 800405e:	18e3      	adds	r3, r4, r3
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	464b      	mov	r3, r9
 8004064:	eb45 0303 	adc.w	r3, r5, r3
 8004068:	607b      	str	r3, [r7, #4]
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	f04f 0300 	mov.w	r3, #0
 8004072:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004076:	4629      	mov	r1, r5
 8004078:	028b      	lsls	r3, r1, #10
 800407a:	4621      	mov	r1, r4
 800407c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004080:	4621      	mov	r1, r4
 8004082:	028a      	lsls	r2, r1, #10
 8004084:	4610      	mov	r0, r2
 8004086:	4619      	mov	r1, r3
 8004088:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800408a:	2200      	movs	r2, #0
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	61fa      	str	r2, [r7, #28]
 8004090:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004094:	f7fc f8ec 	bl	8000270 <__aeabi_uldivmod>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4613      	mov	r3, r2
 800409e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	3301      	adds	r3, #1
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040ba:	e002      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040bc:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80040be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3750      	adds	r7, #80	; 0x50
 80040c8:	46bd      	mov	sp, r7
 80040ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040ce:	bf00      	nop
 80040d0:	40023800 	.word	0x40023800
 80040d4:	00f42400 	.word	0x00f42400
 80040d8:	007a1200 	.word	0x007a1200

080040dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e0:	4b03      	ldr	r3, [pc, #12]	; (80040f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80040e2:	681b      	ldr	r3, [r3, #0]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	20000000 	.word	0x20000000

080040f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040f8:	f7ff fff0 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b05      	ldr	r3, [pc, #20]	; (8004114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0a9b      	lsrs	r3, r3, #10
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4903      	ldr	r1, [pc, #12]	; (8004118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800
 8004118:	08009648 	.word	0x08009648

0800411c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d105      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004140:	2b00      	cmp	r3, #0
 8004142:	d035      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004144:	4b62      	ldr	r3, [pc, #392]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800414a:	f7fc ffd7 	bl	80010fc <HAL_GetTick>
 800414e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004150:	e008      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004152:	f7fc ffd3 	bl	80010fc <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d901      	bls.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e0b0      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004164:	4b5b      	ldr	r3, [pc, #364]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1f0      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	019a      	lsls	r2, r3, #6
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	071b      	lsls	r3, r3, #28
 800417c:	4955      	ldr	r1, [pc, #340]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800417e:	4313      	orrs	r3, r2
 8004180:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004184:	4b52      	ldr	r3, [pc, #328]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800418a:	f7fc ffb7 	bl	80010fc <HAL_GetTick>
 800418e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004190:	e008      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004192:	f7fc ffb3 	bl	80010fc <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e090      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80041a4:	4b4b      	ldr	r3, [pc, #300]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0f0      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 8083 	beq.w	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	4b44      	ldr	r3, [pc, #272]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	4a43      	ldr	r2, [pc, #268]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041cc:	6413      	str	r3, [r2, #64]	; 0x40
 80041ce:	4b41      	ldr	r3, [pc, #260]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80041da:	4b3f      	ldr	r3, [pc, #252]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a3e      	ldr	r2, [pc, #248]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041e6:	f7fc ff89 	bl	80010fc <HAL_GetTick>
 80041ea:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80041ec:	e008      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80041ee:	f7fc ff85 	bl	80010fc <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e062      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004200:	4b35      	ldr	r3, [pc, #212]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0f0      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800420c:	4b31      	ldr	r3, [pc, #196]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004210:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004214:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d02f      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	429a      	cmp	r2, r3
 8004228:	d028      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800422a:	4b2a      	ldr	r3, [pc, #168]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004232:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004234:	4b29      	ldr	r3, [pc, #164]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800423a:	4b28      	ldr	r3, [pc, #160]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800423c:	2200      	movs	r2, #0
 800423e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004240:	4a24      	ldr	r2, [pc, #144]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004246:	4b23      	ldr	r3, [pc, #140]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b01      	cmp	r3, #1
 8004250:	d114      	bne.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004252:	f7fc ff53 	bl	80010fc <HAL_GetTick>
 8004256:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004258:	e00a      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800425a:	f7fc ff4f 	bl	80010fc <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	f241 3288 	movw	r2, #5000	; 0x1388
 8004268:	4293      	cmp	r3, r2
 800426a:	d901      	bls.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e02a      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004270:	4b18      	ldr	r3, [pc, #96]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0ee      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004284:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004288:	d10d      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800428a:	4b12      	ldr	r3, [pc, #72]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800429a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800429e:	490d      	ldr	r1, [pc, #52]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	608b      	str	r3, [r1, #8]
 80042a4:	e005      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80042a6:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	4a0a      	ldr	r2, [pc, #40]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80042b0:	6093      	str	r3, [r2, #8]
 80042b2:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042be:	4905      	ldr	r1, [pc, #20]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3718      	adds	r7, #24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	42470068 	.word	0x42470068
 80042d4:	40023800 	.word	0x40023800
 80042d8:	40007000 	.word	0x40007000
 80042dc:	42470e40 	.word	0x42470e40

080042e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d13e      	bne.n	800437c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80042fe:	4b23      	ldr	r3, [pc, #140]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004306:	60fb      	str	r3, [r7, #12]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d005      	beq.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d12f      	bne.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004314:	4b1e      	ldr	r3, [pc, #120]	; (8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004316:	617b      	str	r3, [r7, #20]
          break;
 8004318:	e02f      	b.n	800437a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800431a:	4b1c      	ldr	r3, [pc, #112]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004326:	d108      	bne.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004328:	4b18      	ldr	r3, [pc, #96]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004330:	4a18      	ldr	r2, [pc, #96]	; (8004394 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004332:	fbb2 f3f3 	udiv	r3, r2, r3
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	e007      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800433a:	4b14      	ldr	r3, [pc, #80]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004342:	4a15      	ldr	r2, [pc, #84]	; (8004398 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
 8004348:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800434a:	4b10      	ldr	r3, [pc, #64]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800434c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004350:	099b      	lsrs	r3, r3, #6
 8004352:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	fb02 f303 	mul.w	r3, r2, r3
 800435c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004360:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004364:	0f1b      	lsrs	r3, r3, #28
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004370:	617b      	str	r3, [r7, #20]
          break;
 8004372:	e002      	b.n	800437a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
          break;
 8004378:	bf00      	nop
        }
      }
      break;
 800437a:	bf00      	nop
    }
  }
  return frequency;
 800437c:	697b      	ldr	r3, [r7, #20]
}
 800437e:	4618      	mov	r0, r3
 8004380:	371c      	adds	r7, #28
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40023800 	.word	0x40023800
 8004390:	00bb8000 	.word	0x00bb8000
 8004394:	007a1200 	.word	0x007a1200
 8004398:	00f42400 	.word	0x00f42400

0800439c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e07b      	b.n	80044a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d108      	bne.n	80043c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043be:	d009      	beq.n	80043d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	61da      	str	r2, [r3, #28]
 80043c6:	e005      	b.n	80043d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d106      	bne.n	80043f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fc fcd6 	bl	8000da0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800440a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800441c:	431a      	orrs	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004458:	ea42 0103 	orr.w	r1, r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004460:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	f003 0104 	and.w	r1, r3, #4
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	f003 0210 	and.w	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80044ae:	b084      	sub	sp, #16
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	f107 001c 	add.w	r0, r7, #28
 80044bc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d122      	bne.n	800450c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80044da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80044ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d105      	bne.n	8004500 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f001 fbed 	bl	8005ce0 <USB_CoreReset>
 8004506:	4603      	mov	r3, r0
 8004508:	73fb      	strb	r3, [r7, #15]
 800450a:	e01a      	b.n	8004542 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f001 fbe1 	bl	8005ce0 <USB_CoreReset>
 800451e:	4603      	mov	r3, r0
 8004520:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004524:	2b00      	cmp	r3, #0
 8004526:	d106      	bne.n	8004536 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	639a      	str	r2, [r3, #56]	; 0x38
 8004534:	e005      	b.n	8004542 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004544:	2b01      	cmp	r3, #1
 8004546:	d10b      	bne.n	8004560 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f043 0206 	orr.w	r2, r3, #6
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004560:	7bfb      	ldrb	r3, [r7, #15]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800456c:	b004      	add	sp, #16
 800456e:	4770      	bx	lr

08004570 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800457e:	79fb      	ldrb	r3, [r7, #7]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d165      	bne.n	8004650 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	4a41      	ldr	r2, [pc, #260]	; (800468c <USB_SetTurnaroundTime+0x11c>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d906      	bls.n	800459a <USB_SetTurnaroundTime+0x2a>
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	4a40      	ldr	r2, [pc, #256]	; (8004690 <USB_SetTurnaroundTime+0x120>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d202      	bcs.n	800459a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004594:	230f      	movs	r3, #15
 8004596:	617b      	str	r3, [r7, #20]
 8004598:	e062      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	4a3c      	ldr	r2, [pc, #240]	; (8004690 <USB_SetTurnaroundTime+0x120>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d306      	bcc.n	80045b0 <USB_SetTurnaroundTime+0x40>
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	4a3b      	ldr	r2, [pc, #236]	; (8004694 <USB_SetTurnaroundTime+0x124>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d202      	bcs.n	80045b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80045aa:	230e      	movs	r3, #14
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	e057      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	4a38      	ldr	r2, [pc, #224]	; (8004694 <USB_SetTurnaroundTime+0x124>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d306      	bcc.n	80045c6 <USB_SetTurnaroundTime+0x56>
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	4a37      	ldr	r2, [pc, #220]	; (8004698 <USB_SetTurnaroundTime+0x128>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d202      	bcs.n	80045c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80045c0:	230d      	movs	r3, #13
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	e04c      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4a33      	ldr	r2, [pc, #204]	; (8004698 <USB_SetTurnaroundTime+0x128>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d306      	bcc.n	80045dc <USB_SetTurnaroundTime+0x6c>
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4a32      	ldr	r2, [pc, #200]	; (800469c <USB_SetTurnaroundTime+0x12c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d802      	bhi.n	80045dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80045d6:	230c      	movs	r3, #12
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	e041      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	4a2f      	ldr	r2, [pc, #188]	; (800469c <USB_SetTurnaroundTime+0x12c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d906      	bls.n	80045f2 <USB_SetTurnaroundTime+0x82>
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	4a2e      	ldr	r2, [pc, #184]	; (80046a0 <USB_SetTurnaroundTime+0x130>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d802      	bhi.n	80045f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80045ec:	230b      	movs	r3, #11
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	e036      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	4a2a      	ldr	r2, [pc, #168]	; (80046a0 <USB_SetTurnaroundTime+0x130>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d906      	bls.n	8004608 <USB_SetTurnaroundTime+0x98>
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	4a29      	ldr	r2, [pc, #164]	; (80046a4 <USB_SetTurnaroundTime+0x134>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d802      	bhi.n	8004608 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004602:	230a      	movs	r3, #10
 8004604:	617b      	str	r3, [r7, #20]
 8004606:	e02b      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	4a26      	ldr	r2, [pc, #152]	; (80046a4 <USB_SetTurnaroundTime+0x134>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d906      	bls.n	800461e <USB_SetTurnaroundTime+0xae>
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	4a25      	ldr	r2, [pc, #148]	; (80046a8 <USB_SetTurnaroundTime+0x138>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d202      	bcs.n	800461e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004618:	2309      	movs	r3, #9
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	e020      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	4a21      	ldr	r2, [pc, #132]	; (80046a8 <USB_SetTurnaroundTime+0x138>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d306      	bcc.n	8004634 <USB_SetTurnaroundTime+0xc4>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	4a20      	ldr	r2, [pc, #128]	; (80046ac <USB_SetTurnaroundTime+0x13c>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d802      	bhi.n	8004634 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800462e:	2308      	movs	r3, #8
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	e015      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4a1d      	ldr	r2, [pc, #116]	; (80046ac <USB_SetTurnaroundTime+0x13c>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d906      	bls.n	800464a <USB_SetTurnaroundTime+0xda>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4a1c      	ldr	r2, [pc, #112]	; (80046b0 <USB_SetTurnaroundTime+0x140>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d202      	bcs.n	800464a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004644:	2307      	movs	r3, #7
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	e00a      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800464a:	2306      	movs	r3, #6
 800464c:	617b      	str	r3, [r7, #20]
 800464e:	e007      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d102      	bne.n	800465c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004656:	2309      	movs	r3, #9
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	e001      	b.n	8004660 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800465c:	2309      	movs	r3, #9
 800465e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	029b      	lsls	r3, r3, #10
 8004674:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004678:	431a      	orrs	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	371c      	adds	r7, #28
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr
 800468c:	00d8acbf 	.word	0x00d8acbf
 8004690:	00e4e1c0 	.word	0x00e4e1c0
 8004694:	00f42400 	.word	0x00f42400
 8004698:	01067380 	.word	0x01067380
 800469c:	011a499f 	.word	0x011a499f
 80046a0:	01312cff 	.word	0x01312cff
 80046a4:	014ca43f 	.word	0x014ca43f
 80046a8:	016e3600 	.word	0x016e3600
 80046ac:	01a6ab1f 	.word	0x01a6ab1f
 80046b0:	01e84800 	.word	0x01e84800

080046b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f043 0201 	orr.w	r2, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr

080046d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f023 0201 	bic.w	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	460b      	mov	r3, r1
 8004702:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004714:	78fb      	ldrb	r3, [r7, #3]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d115      	bne.n	8004746 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004726:	2001      	movs	r0, #1
 8004728:	f7fc fcf4 	bl	8001114 <HAL_Delay>
      ms++;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3301      	adds	r3, #1
 8004730:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f001 fa45 	bl	8005bc2 <USB_GetMode>
 8004738:	4603      	mov	r3, r0
 800473a:	2b01      	cmp	r3, #1
 800473c:	d01e      	beq.n	800477c <USB_SetCurrentMode+0x84>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b31      	cmp	r3, #49	; 0x31
 8004742:	d9f0      	bls.n	8004726 <USB_SetCurrentMode+0x2e>
 8004744:	e01a      	b.n	800477c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004746:	78fb      	ldrb	r3, [r7, #3]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d115      	bne.n	8004778 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004758:	2001      	movs	r0, #1
 800475a:	f7fc fcdb 	bl	8001114 <HAL_Delay>
      ms++;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	3301      	adds	r3, #1
 8004762:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f001 fa2c 	bl	8005bc2 <USB_GetMode>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <USB_SetCurrentMode+0x84>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b31      	cmp	r3, #49	; 0x31
 8004774:	d9f0      	bls.n	8004758 <USB_SetCurrentMode+0x60>
 8004776:	e001      	b.n	800477c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e005      	b.n	8004788 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2b32      	cmp	r3, #50	; 0x32
 8004780:	d101      	bne.n	8004786 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004790:	b084      	sub	sp, #16
 8004792:	b580      	push	{r7, lr}
 8004794:	b086      	sub	sp, #24
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800479e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80047aa:	2300      	movs	r3, #0
 80047ac:	613b      	str	r3, [r7, #16]
 80047ae:	e009      	b.n	80047c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	3340      	adds	r3, #64	; 0x40
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	2200      	movs	r2, #0
 80047bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	3301      	adds	r3, #1
 80047c2:	613b      	str	r3, [r7, #16]
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	2b0e      	cmp	r3, #14
 80047c8:	d9f2      	bls.n	80047b0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80047ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d11c      	bne.n	800480a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047de:	f043 0302 	orr.w	r3, r3, #2
 80047e2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004800:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	639a      	str	r2, [r3, #56]	; 0x38
 8004808:	e00b      	b.n	8004822 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004828:	461a      	mov	r2, r3
 800482a:	2300      	movs	r3, #0
 800482c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004834:	4619      	mov	r1, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800483c:	461a      	mov	r2, r3
 800483e:	680b      	ldr	r3, [r1, #0]
 8004840:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004844:	2b01      	cmp	r3, #1
 8004846:	d10c      	bne.n	8004862 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484a:	2b00      	cmp	r3, #0
 800484c:	d104      	bne.n	8004858 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800484e:	2100      	movs	r1, #0
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f965 	bl	8004b20 <USB_SetDevSpeed>
 8004856:	e008      	b.n	800486a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004858:	2101      	movs	r1, #1
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f960 	bl	8004b20 <USB_SetDevSpeed>
 8004860:	e003      	b.n	800486a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004862:	2103      	movs	r1, #3
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f95b 	bl	8004b20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800486a:	2110      	movs	r1, #16
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 f8f3 	bl	8004a58 <USB_FlushTxFifo>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f91f 	bl	8004ac0 <USB_FlushRxFifo>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004892:	461a      	mov	r2, r3
 8004894:	2300      	movs	r3, #0
 8004896:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800489e:	461a      	mov	r2, r3
 80048a0:	2300      	movs	r3, #0
 80048a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048aa:	461a      	mov	r2, r3
 80048ac:	2300      	movs	r3, #0
 80048ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048b0:	2300      	movs	r3, #0
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	e043      	b.n	800493e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048cc:	d118      	bne.n	8004900 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10a      	bne.n	80048ea <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048e0:	461a      	mov	r2, r3
 80048e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80048e6:	6013      	str	r3, [r2, #0]
 80048e8:	e013      	b.n	8004912 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	015a      	lsls	r2, r3, #5
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	4413      	add	r3, r2
 80048f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f6:	461a      	mov	r2, r3
 80048f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80048fc:	6013      	str	r3, [r2, #0]
 80048fe:	e008      	b.n	8004912 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	015a      	lsls	r2, r3, #5
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4413      	add	r3, r2
 8004908:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800490c:	461a      	mov	r2, r3
 800490e:	2300      	movs	r3, #0
 8004910:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	4413      	add	r3, r2
 800491a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800491e:	461a      	mov	r2, r3
 8004920:	2300      	movs	r3, #0
 8004922:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	015a      	lsls	r2, r3, #5
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004930:	461a      	mov	r2, r3
 8004932:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004936:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	3301      	adds	r3, #1
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	429a      	cmp	r2, r3
 8004944:	d3b7      	bcc.n	80048b6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
 800494a:	e043      	b.n	80049d4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	4413      	add	r3, r2
 8004954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800495e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004962:	d118      	bne.n	8004996 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	015a      	lsls	r2, r3, #5
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4413      	add	r3, r2
 8004972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004976:	461a      	mov	r2, r3
 8004978:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800497c:	6013      	str	r3, [r2, #0]
 800497e:	e013      	b.n	80049a8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4413      	add	r3, r2
 8004988:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800498c:	461a      	mov	r2, r3
 800498e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	e008      	b.n	80049a8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	015a      	lsls	r2, r3, #5
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4413      	add	r3, r2
 800499e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049a2:	461a      	mov	r2, r3
 80049a4:	2300      	movs	r3, #0
 80049a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b4:	461a      	mov	r2, r3
 80049b6:	2300      	movs	r3, #0
 80049b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c6:	461a      	mov	r2, r3
 80049c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80049cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	3301      	adds	r3, #1
 80049d2:	613b      	str	r3, [r7, #16]
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d3b7      	bcc.n	800494c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80049fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80049fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d105      	bne.n	8004a10 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f043 0210 	orr.w	r2, r3, #16
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699a      	ldr	r2, [r3, #24]
 8004a14:	4b0f      	ldr	r3, [pc, #60]	; (8004a54 <USB_DevInit+0x2c4>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	f043 0208 	orr.w	r2, r3, #8
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d107      	bne.n	8004a44 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a3c:	f043 0304 	orr.w	r3, r3, #4
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a50:	b004      	add	sp, #16
 8004a52:	4770      	bx	lr
 8004a54:	803c3800 	.word	0x803c3800

08004a58 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4a13      	ldr	r2, [pc, #76]	; (8004abc <USB_FlushTxFifo+0x64>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d901      	bls.n	8004a78 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e01b      	b.n	8004ab0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	daf2      	bge.n	8004a66 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	019b      	lsls	r3, r3, #6
 8004a88:	f043 0220 	orr.w	r2, r3, #32
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	3301      	adds	r3, #1
 8004a94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4a08      	ldr	r2, [pc, #32]	; (8004abc <USB_FlushTxFifo+0x64>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d901      	bls.n	8004aa2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e006      	b.n	8004ab0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	d0f0      	beq.n	8004a90 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	00030d40 	.word	0x00030d40

08004ac0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	4a11      	ldr	r2, [pc, #68]	; (8004b1c <USB_FlushRxFifo+0x5c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d901      	bls.n	8004ade <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e018      	b.n	8004b10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	daf2      	bge.n	8004acc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2210      	movs	r2, #16
 8004aee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a08      	ldr	r2, [pc, #32]	; (8004b1c <USB_FlushRxFifo+0x5c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e006      	b.n	8004b10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	f003 0310 	and.w	r3, r3, #16
 8004b0a:	2b10      	cmp	r3, #16
 8004b0c:	d0f0      	beq.n	8004af0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	00030d40 	.word	0x00030d40

08004b20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	78fb      	ldrb	r3, [r7, #3]
 8004b3a:	68f9      	ldr	r1, [r7, #12]
 8004b3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b087      	sub	sp, #28
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f003 0306 	and.w	r3, r3, #6
 8004b6a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d102      	bne.n	8004b78 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004b72:	2300      	movs	r3, #0
 8004b74:	75fb      	strb	r3, [r7, #23]
 8004b76:	e00a      	b.n	8004b8e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d002      	beq.n	8004b84 <USB_GetDevSpeed+0x32>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b06      	cmp	r3, #6
 8004b82:	d102      	bne.n	8004b8a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004b84:	2302      	movs	r3, #2
 8004b86:	75fb      	strb	r3, [r7, #23]
 8004b88:	e001      	b.n	8004b8e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004b8a:	230f      	movs	r3, #15
 8004b8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	371c      	adds	r7, #28
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	785b      	ldrb	r3, [r3, #1]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d13a      	bne.n	8004c2e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bbe:	69da      	ldr	r2, [r3, #28]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	f003 030f 	and.w	r3, r3, #15
 8004bc8:	2101      	movs	r1, #1
 8004bca:	fa01 f303 	lsl.w	r3, r1, r3
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	68f9      	ldr	r1, [r7, #12]
 8004bd2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	015a      	lsls	r2, r3, #5
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	4413      	add	r3, r2
 8004be2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d155      	bne.n	8004c9c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	015a      	lsls	r2, r3, #5
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	791b      	ldrb	r3, [r3, #4]
 8004c0a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004c0c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	059b      	lsls	r3, r3, #22
 8004c12:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004c14:	4313      	orrs	r3, r2
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	0151      	lsls	r1, r2, #5
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	440a      	add	r2, r1
 8004c1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	e036      	b.n	8004c9c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c34:	69da      	ldr	r2, [r3, #28]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	2101      	movs	r1, #1
 8004c40:	fa01 f303 	lsl.w	r3, r1, r3
 8004c44:	041b      	lsls	r3, r3, #16
 8004c46:	68f9      	ldr	r1, [r7, #12]
 8004c48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	015a      	lsls	r2, r3, #5
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d11a      	bne.n	8004c9c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	791b      	ldrb	r3, [r3, #4]
 8004c80:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c82:	430b      	orrs	r3, r1
 8004c84:	4313      	orrs	r3, r2
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	0151      	lsls	r1, r2, #5
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	440a      	add	r2, r1
 8004c8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c9a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	785b      	ldrb	r3, [r3, #1]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d161      	bne.n	8004d8c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004cda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004cde:	d11f      	bne.n	8004d20 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	015a      	lsls	r2, r3, #5
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	0151      	lsls	r1, r2, #5
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	440a      	add	r2, r1
 8004cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cfa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004cfe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	015a      	lsls	r2, r3, #5
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4413      	add	r3, r2
 8004d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	0151      	lsls	r1, r2, #5
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	440a      	add	r2, r1
 8004d16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004d1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	2101      	movs	r1, #1
 8004d32:	fa01 f303 	lsl.w	r3, r1, r3
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	68f9      	ldr	r1, [r7, #12]
 8004d3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d40:	4013      	ands	r3, r2
 8004d42:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d4a:	69da      	ldr	r2, [r3, #28]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	f003 030f 	and.w	r3, r3, #15
 8004d54:	2101      	movs	r1, #1
 8004d56:	fa01 f303 	lsl.w	r3, r1, r3
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	68f9      	ldr	r1, [r7, #12]
 8004d60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d64:	4013      	ands	r3, r2
 8004d66:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	0159      	lsls	r1, r3, #5
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	440b      	add	r3, r1
 8004d7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d82:	4619      	mov	r1, r3
 8004d84:	4b35      	ldr	r3, [pc, #212]	; (8004e5c <USB_DeactivateEndpoint+0x1b0>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	600b      	str	r3, [r1, #0]
 8004d8a:	e060      	b.n	8004e4e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	015a      	lsls	r2, r3, #5
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4413      	add	r3, r2
 8004d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004d9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004da2:	d11f      	bne.n	8004de4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	015a      	lsls	r2, r3, #5
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4413      	add	r3, r2
 8004dac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	0151      	lsls	r1, r2, #5
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	440a      	add	r2, r1
 8004dba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004dbe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004dc2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	0151      	lsls	r1, r2, #5
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	440a      	add	r2, r1
 8004dda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004dde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004de2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	f003 030f 	and.w	r3, r3, #15
 8004df4:	2101      	movs	r1, #1
 8004df6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dfa:	041b      	lsls	r3, r3, #16
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	68f9      	ldr	r1, [r7, #12]
 8004e00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e04:	4013      	ands	r3, r2
 8004e06:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e0e:	69da      	ldr	r2, [r3, #28]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	f003 030f 	and.w	r3, r3, #15
 8004e18:	2101      	movs	r1, #1
 8004e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e1e:	041b      	lsls	r3, r3, #16
 8004e20:	43db      	mvns	r3, r3
 8004e22:	68f9      	ldr	r1, [r7, #12]
 8004e24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e28:	4013      	ands	r3, r2
 8004e2a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	0159      	lsls	r1, r3, #5
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	440b      	add	r3, r1
 8004e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e46:	4619      	mov	r1, r3
 8004e48:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <USB_DeactivateEndpoint+0x1b4>)
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	ec337800 	.word	0xec337800
 8004e60:	eff37800 	.word	0xeff37800

08004e64 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08a      	sub	sp, #40	; 0x28
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	785b      	ldrb	r3, [r3, #1]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	f040 815c 	bne.w	800513e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d132      	bne.n	8004ef4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	015a      	lsls	r2, r3, #5
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	0151      	lsls	r1, r2, #5
 8004ea0:	69fa      	ldr	r2, [r7, #28]
 8004ea2:	440a      	add	r2, r1
 8004ea4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ea8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004eac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004eb0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	0151      	lsls	r1, r2, #5
 8004ec4:	69fa      	ldr	r2, [r7, #28]
 8004ec6:	440a      	add	r2, r1
 8004ec8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ecc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ed0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	015a      	lsls	r2, r3, #5
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	4413      	add	r3, r2
 8004eda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	69ba      	ldr	r2, [r7, #24]
 8004ee2:	0151      	lsls	r1, r2, #5
 8004ee4:	69fa      	ldr	r2, [r7, #28]
 8004ee6:	440a      	add	r2, r1
 8004ee8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eec:	0cdb      	lsrs	r3, r3, #19
 8004eee:	04db      	lsls	r3, r3, #19
 8004ef0:	6113      	str	r3, [r2, #16]
 8004ef2:	e074      	b.n	8004fde <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	015a      	lsls	r2, r3, #5
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	4413      	add	r3, r2
 8004efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	0151      	lsls	r1, r2, #5
 8004f06:	69fa      	ldr	r2, [r7, #28]
 8004f08:	440a      	add	r2, r1
 8004f0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f0e:	0cdb      	lsrs	r3, r3, #19
 8004f10:	04db      	lsls	r3, r3, #19
 8004f12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	0151      	lsls	r1, r2, #5
 8004f26:	69fa      	ldr	r2, [r7, #28]
 8004f28:	440a      	add	r2, r1
 8004f2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f2e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f32:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f36:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	015a      	lsls	r2, r3, #5
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f44:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	6999      	ldr	r1, [r3, #24]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	440b      	add	r3, r1
 8004f50:	1e59      	subs	r1, r3, #1
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f5a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004f5c:	4b9d      	ldr	r3, [pc, #628]	; (80051d4 <USB_EPStartXfer+0x370>)
 8004f5e:	400b      	ands	r3, r1
 8004f60:	69b9      	ldr	r1, [r7, #24]
 8004f62:	0148      	lsls	r0, r1, #5
 8004f64:	69f9      	ldr	r1, [r7, #28]
 8004f66:	4401      	add	r1, r0
 8004f68:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f7c:	691a      	ldr	r2, [r3, #16]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f86:	69b9      	ldr	r1, [r7, #24]
 8004f88:	0148      	lsls	r0, r1, #5
 8004f8a:	69f9      	ldr	r1, [r7, #28]
 8004f8c:	4401      	add	r1, r0
 8004f8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004f92:	4313      	orrs	r3, r2
 8004f94:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	791b      	ldrb	r3, [r3, #4]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d11f      	bne.n	8004fde <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	0151      	lsls	r1, r2, #5
 8004fb0:	69fa      	ldr	r2, [r7, #28]
 8004fb2:	440a      	add	r2, r1
 8004fb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fb8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004fbc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	0151      	lsls	r1, r2, #5
 8004fd0:	69fa      	ldr	r2, [r7, #28]
 8004fd2:	440a      	add	r2, r1
 8004fd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fd8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fdc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d14b      	bne.n	800507c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d009      	beq.n	8005000 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	015a      	lsls	r2, r3, #5
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	791b      	ldrb	r3, [r3, #4]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d128      	bne.n	800505a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d110      	bne.n	800503a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	015a      	lsls	r2, r3, #5
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	4413      	add	r3, r2
 8005020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	0151      	lsls	r1, r2, #5
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	440a      	add	r2, r1
 800502e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005032:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	e00f      	b.n	800505a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	015a      	lsls	r2, r3, #5
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	4413      	add	r3, r2
 8005042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	0151      	lsls	r1, r2, #5
 800504c:	69fa      	ldr	r2, [r7, #28]
 800504e:	440a      	add	r2, r1
 8005050:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005058:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	015a      	lsls	r2, r3, #5
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	4413      	add	r3, r2
 8005062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	0151      	lsls	r1, r2, #5
 800506c:	69fa      	ldr	r2, [r7, #28]
 800506e:	440a      	add	r2, r1
 8005070:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005074:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	e133      	b.n	80052e4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	4413      	add	r3, r2
 8005084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	0151      	lsls	r1, r2, #5
 800508e:	69fa      	ldr	r2, [r7, #28]
 8005090:	440a      	add	r2, r1
 8005092:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005096:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800509a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	791b      	ldrb	r3, [r3, #4]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d015      	beq.n	80050d0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 811b 	beq.w	80052e4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	f003 030f 	and.w	r3, r3, #15
 80050be:	2101      	movs	r1, #1
 80050c0:	fa01 f303 	lsl.w	r3, r1, r3
 80050c4:	69f9      	ldr	r1, [r7, #28]
 80050c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050ca:	4313      	orrs	r3, r2
 80050cc:	634b      	str	r3, [r1, #52]	; 0x34
 80050ce:	e109      	b.n	80052e4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d110      	bne.n	8005102 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	0151      	lsls	r1, r2, #5
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	440a      	add	r2, r1
 80050f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80050fe:	6013      	str	r3, [r2, #0]
 8005100:	e00f      	b.n	8005122 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	015a      	lsls	r2, r3, #5
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	4413      	add	r3, r2
 800510a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	0151      	lsls	r1, r2, #5
 8005114:	69fa      	ldr	r2, [r7, #28]
 8005116:	440a      	add	r2, r1
 8005118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800511c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005120:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	6919      	ldr	r1, [r3, #16]
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	781a      	ldrb	r2, [r3, #0]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	b298      	uxth	r0, r3
 8005130:	79fb      	ldrb	r3, [r7, #7]
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	4603      	mov	r3, r0
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 fade 	bl	80056f8 <USB_WritePacket>
 800513c:	e0d2      	b.n	80052e4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	015a      	lsls	r2, r3, #5
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	4413      	add	r3, r2
 8005146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	0151      	lsls	r1, r2, #5
 8005150:	69fa      	ldr	r2, [r7, #28]
 8005152:	440a      	add	r2, r1
 8005154:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005158:	0cdb      	lsrs	r3, r3, #19
 800515a:	04db      	lsls	r3, r3, #19
 800515c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	015a      	lsls	r2, r3, #5
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	4413      	add	r3, r2
 8005166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	0151      	lsls	r1, r2, #5
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	440a      	add	r2, r1
 8005174:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005178:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800517c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005180:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d126      	bne.n	80051d8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	015a      	lsls	r2, r3, #5
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	4413      	add	r3, r2
 8005192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051a0:	69b9      	ldr	r1, [r7, #24]
 80051a2:	0148      	lsls	r0, r1, #5
 80051a4:	69f9      	ldr	r1, [r7, #28]
 80051a6:	4401      	add	r1, r0
 80051a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80051ac:	4313      	orrs	r3, r2
 80051ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	0151      	lsls	r1, r2, #5
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	440a      	add	r2, r1
 80051c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80051ce:	6113      	str	r3, [r2, #16]
 80051d0:	e03a      	b.n	8005248 <USB_EPStartXfer+0x3e4>
 80051d2:	bf00      	nop
 80051d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	699a      	ldr	r2, [r3, #24]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	4413      	add	r3, r2
 80051e2:	1e5a      	subs	r2, r3, #1
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	8afa      	ldrh	r2, [r7, #22]
 80051f4:	fb03 f202 	mul.w	r2, r3, r2
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	015a      	lsls	r2, r3, #5
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	4413      	add	r3, r2
 8005204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005208:	691a      	ldr	r2, [r3, #16]
 800520a:	8afb      	ldrh	r3, [r7, #22]
 800520c:	04d9      	lsls	r1, r3, #19
 800520e:	4b38      	ldr	r3, [pc, #224]	; (80052f0 <USB_EPStartXfer+0x48c>)
 8005210:	400b      	ands	r3, r1
 8005212:	69b9      	ldr	r1, [r7, #24]
 8005214:	0148      	lsls	r0, r1, #5
 8005216:	69f9      	ldr	r1, [r7, #28]
 8005218:	4401      	add	r1, r0
 800521a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800521e:	4313      	orrs	r3, r2
 8005220:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005238:	69b9      	ldr	r1, [r7, #24]
 800523a:	0148      	lsls	r0, r1, #5
 800523c:	69f9      	ldr	r1, [r7, #28]
 800523e:	4401      	add	r1, r0
 8005240:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005244:	4313      	orrs	r3, r2
 8005246:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d10d      	bne.n	800526a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d009      	beq.n	800526a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	6919      	ldr	r1, [r3, #16]
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005266:	460a      	mov	r2, r1
 8005268:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	791b      	ldrb	r3, [r3, #4]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d128      	bne.n	80052c4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527e:	2b00      	cmp	r3, #0
 8005280:	d110      	bne.n	80052a4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	015a      	lsls	r2, r3, #5
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	4413      	add	r3, r2
 800528a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	0151      	lsls	r1, r2, #5
 8005294:	69fa      	ldr	r2, [r7, #28]
 8005296:	440a      	add	r2, r1
 8005298:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800529c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	e00f      	b.n	80052c4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	015a      	lsls	r2, r3, #5
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	4413      	add	r3, r2
 80052ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	0151      	lsls	r1, r2, #5
 80052b6:	69fa      	ldr	r2, [r7, #28]
 80052b8:	440a      	add	r2, r1
 80052ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	015a      	lsls	r2, r3, #5
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	4413      	add	r3, r2
 80052cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	0151      	lsls	r1, r2, #5
 80052d6:	69fa      	ldr	r2, [r7, #28]
 80052d8:	440a      	add	r2, r1
 80052da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80052e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3720      	adds	r7, #32
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	1ff80000 	.word	0x1ff80000

080052f4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b087      	sub	sp, #28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	4613      	mov	r3, r2
 8005300:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	785b      	ldrb	r3, [r3, #1]
 8005310:	2b01      	cmp	r3, #1
 8005312:	f040 80ce 	bne.w	80054b2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d132      	bne.n	8005384 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	015a      	lsls	r2, r3, #5
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	4413      	add	r3, r2
 8005326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	0151      	lsls	r1, r2, #5
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	440a      	add	r2, r1
 8005334:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005338:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800533c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005340:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	4413      	add	r3, r2
 800534a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	0151      	lsls	r1, r2, #5
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	440a      	add	r2, r1
 8005358:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800535c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005360:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	015a      	lsls	r2, r3, #5
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	4413      	add	r3, r2
 800536a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	0151      	lsls	r1, r2, #5
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	440a      	add	r2, r1
 8005378:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800537c:	0cdb      	lsrs	r3, r3, #19
 800537e:	04db      	lsls	r3, r3, #19
 8005380:	6113      	str	r3, [r2, #16]
 8005382:	e04e      	b.n	8005422 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	015a      	lsls	r2, r3, #5
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	4413      	add	r3, r2
 800538c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	0151      	lsls	r1, r2, #5
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	440a      	add	r2, r1
 800539a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800539e:	0cdb      	lsrs	r3, r3, #19
 80053a0:	04db      	lsls	r3, r3, #19
 80053a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	015a      	lsls	r2, r3, #5
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	4413      	add	r3, r2
 80053ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	0151      	lsls	r1, r2, #5
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	440a      	add	r2, r1
 80053ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053be:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80053c2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80053c6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	699a      	ldr	r2, [r3, #24]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d903      	bls.n	80053dc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	68da      	ldr	r2, [r3, #12]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	015a      	lsls	r2, r3, #5
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	4413      	add	r3, r2
 80053e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	0151      	lsls	r1, r2, #5
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	440a      	add	r2, r1
 80053f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80053fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	015a      	lsls	r2, r3, #5
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	4413      	add	r3, r2
 8005404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005408:	691a      	ldr	r2, [r3, #16]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005412:	6939      	ldr	r1, [r7, #16]
 8005414:	0148      	lsls	r0, r1, #5
 8005416:	6979      	ldr	r1, [r7, #20]
 8005418:	4401      	add	r1, r0
 800541a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800541e:	4313      	orrs	r3, r2
 8005420:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005422:	79fb      	ldrb	r3, [r7, #7]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d11e      	bne.n	8005466 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d009      	beq.n	8005444 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	015a      	lsls	r2, r3, #5
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	4413      	add	r3, r2
 8005438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800543c:	461a      	mov	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	015a      	lsls	r2, r3, #5
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	4413      	add	r3, r2
 800544c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	0151      	lsls	r1, r2, #5
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	440a      	add	r2, r1
 800545a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800545e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	e097      	b.n	8005596 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	4413      	add	r3, r2
 800546e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	0151      	lsls	r1, r2, #5
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	440a      	add	r2, r1
 800547c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005480:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005484:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 8083 	beq.w	8005596 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005496:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	f003 030f 	and.w	r3, r3, #15
 80054a0:	2101      	movs	r1, #1
 80054a2:	fa01 f303 	lsl.w	r3, r1, r3
 80054a6:	6979      	ldr	r1, [r7, #20]
 80054a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054ac:	4313      	orrs	r3, r2
 80054ae:	634b      	str	r3, [r1, #52]	; 0x34
 80054b0:	e071      	b.n	8005596 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	0151      	lsls	r1, r2, #5
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	440a      	add	r2, r1
 80054c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054cc:	0cdb      	lsrs	r3, r3, #19
 80054ce:	04db      	lsls	r3, r3, #19
 80054d0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	0151      	lsls	r1, r2, #5
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	440a      	add	r2, r1
 80054e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054ec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80054f0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80054f4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	68da      	ldr	r2, [r3, #12]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	015a      	lsls	r2, r3, #5
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	4413      	add	r3, r2
 8005516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	0151      	lsls	r1, r2, #5
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	440a      	add	r2, r1
 8005524:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005528:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800552c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	015a      	lsls	r2, r3, #5
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	4413      	add	r3, r2
 8005536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800553a:	691a      	ldr	r2, [r3, #16]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005544:	6939      	ldr	r1, [r7, #16]
 8005546:	0148      	lsls	r0, r1, #5
 8005548:	6979      	ldr	r1, [r7, #20]
 800554a:	4401      	add	r1, r0
 800554c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005550:	4313      	orrs	r3, r2
 8005552:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d10d      	bne.n	8005576 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d009      	beq.n	8005576 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	6919      	ldr	r1, [r3, #16]
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	4413      	add	r3, r2
 800556e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005572:	460a      	mov	r2, r1
 8005574:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	015a      	lsls	r2, r3, #5
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	4413      	add	r3, r2
 800557e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	0151      	lsls	r1, r2, #5
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	440a      	add	r2, r1
 800558c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005590:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005594:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	371c      	adds	r7, #28
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b087      	sub	sp, #28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	785b      	ldrb	r3, [r3, #1]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d14a      	bne.n	8005658 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055da:	f040 8086 	bne.w	80056ea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	7812      	ldrb	r2, [r2, #0]
 80055f2:	0151      	lsls	r1, r2, #5
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	440a      	add	r2, r1
 80055f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055fc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005600:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	7812      	ldrb	r2, [r2, #0]
 8005616:	0151      	lsls	r1, r2, #5
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	440a      	add	r2, r1
 800561c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005620:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005624:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	3301      	adds	r3, #1
 800562a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005632:	4293      	cmp	r3, r2
 8005634:	d902      	bls.n	800563c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	75fb      	strb	r3, [r7, #23]
          break;
 800563a:	e056      	b.n	80056ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	4413      	add	r3, r2
 8005646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005650:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005654:	d0e7      	beq.n	8005626 <USB_EPStopXfer+0x82>
 8005656:	e048      	b.n	80056ea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	4413      	add	r3, r2
 8005662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800566c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005670:	d13b      	bne.n	80056ea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4413      	add	r3, r2
 800567c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	7812      	ldrb	r2, [r2, #0]
 8005686:	0151      	lsls	r1, r2, #5
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	440a      	add	r2, r1
 800568c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005690:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005694:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	683a      	ldr	r2, [r7, #0]
 80056a8:	7812      	ldrb	r2, [r2, #0]
 80056aa:	0151      	lsls	r1, r2, #5
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	440a      	add	r2, r1
 80056b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3301      	adds	r3, #1
 80056be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f242 7210 	movw	r2, #10000	; 0x2710
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d902      	bls.n	80056d0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	75fb      	strb	r3, [r7, #23]
          break;
 80056ce:	e00c      	b.n	80056ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056e8:	d0e7      	beq.n	80056ba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80056ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b089      	sub	sp, #36	; 0x24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	4611      	mov	r1, r2
 8005704:	461a      	mov	r2, r3
 8005706:	460b      	mov	r3, r1
 8005708:	71fb      	strb	r3, [r7, #7]
 800570a:	4613      	mov	r3, r2
 800570c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005716:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800571a:	2b00      	cmp	r3, #0
 800571c:	d123      	bne.n	8005766 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800571e:	88bb      	ldrh	r3, [r7, #4]
 8005720:	3303      	adds	r3, #3
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005726:	2300      	movs	r3, #0
 8005728:	61bb      	str	r3, [r7, #24]
 800572a:	e018      	b.n	800575e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	031a      	lsls	r2, r3, #12
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	4413      	add	r3, r2
 8005734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005738:	461a      	mov	r2, r3
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	3301      	adds	r3, #1
 8005744:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	3301      	adds	r3, #1
 800574a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	3301      	adds	r3, #1
 8005750:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	3301      	adds	r3, #1
 8005756:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	3301      	adds	r3, #1
 800575c:	61bb      	str	r3, [r7, #24]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	429a      	cmp	r2, r3
 8005764:	d3e2      	bcc.n	800572c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3724      	adds	r7, #36	; 0x24
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005774:	b480      	push	{r7}
 8005776:	b08b      	sub	sp, #44	; 0x2c
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	4613      	mov	r3, r2
 8005780:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800578a:	88fb      	ldrh	r3, [r7, #6]
 800578c:	089b      	lsrs	r3, r3, #2
 800578e:	b29b      	uxth	r3, r3
 8005790:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005792:	88fb      	ldrh	r3, [r7, #6]
 8005794:	f003 0303 	and.w	r3, r3, #3
 8005798:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800579a:	2300      	movs	r3, #0
 800579c:	623b      	str	r3, [r7, #32]
 800579e:	e014      	b.n	80057ca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	601a      	str	r2, [r3, #0]
    pDest++;
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	3301      	adds	r3, #1
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	3301      	adds	r3, #1
 80057b6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ba:	3301      	adds	r3, #1
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c0:	3301      	adds	r3, #1
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	3301      	adds	r3, #1
 80057c8:	623b      	str	r3, [r7, #32]
 80057ca:	6a3a      	ldr	r2, [r7, #32]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d3e6      	bcc.n	80057a0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80057d2:	8bfb      	ldrh	r3, [r7, #30]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d01e      	beq.n	8005816 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057e2:	461a      	mov	r2, r3
 80057e4:	f107 0310 	add.w	r3, r7, #16
 80057e8:	6812      	ldr	r2, [r2, #0]
 80057ea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	fa22 f303 	lsr.w	r3, r2, r3
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fc:	701a      	strb	r2, [r3, #0]
      i++;
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	3301      	adds	r3, #1
 8005802:	623b      	str	r3, [r7, #32]
      pDest++;
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005806:	3301      	adds	r3, #1
 8005808:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800580a:	8bfb      	ldrh	r3, [r7, #30]
 800580c:	3b01      	subs	r3, #1
 800580e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005810:	8bfb      	ldrh	r3, [r7, #30]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1ea      	bne.n	80057ec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005818:	4618      	mov	r0, r3
 800581a:	372c      	adds	r7, #44	; 0x2c
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	785b      	ldrb	r3, [r3, #1]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d12c      	bne.n	800589a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	015a      	lsls	r2, r3, #5
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4413      	add	r3, r2
 8005848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2b00      	cmp	r3, #0
 8005850:	db12      	blt.n	8005878 <USB_EPSetStall+0x54>
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00f      	beq.n	8005878 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	015a      	lsls	r2, r3, #5
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4413      	add	r3, r2
 8005860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	0151      	lsls	r1, r2, #5
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	440a      	add	r2, r1
 800586e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005872:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005876:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	015a      	lsls	r2, r3, #5
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	4413      	add	r3, r2
 8005880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	0151      	lsls	r1, r2, #5
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	440a      	add	r2, r1
 800588e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005892:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	e02b      	b.n	80058f2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	015a      	lsls	r2, r3, #5
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4413      	add	r3, r2
 80058a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	db12      	blt.n	80058d2 <USB_EPSetStall+0xae>
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00f      	beq.n	80058d2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	015a      	lsls	r2, r3, #5
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	4413      	add	r3, r2
 80058ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	0151      	lsls	r1, r2, #5
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	440a      	add	r2, r1
 80058c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80058d0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	015a      	lsls	r2, r3, #5
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	4413      	add	r3, r2
 80058da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	0151      	lsls	r1, r2, #5
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	440a      	add	r2, r1
 80058e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	785b      	ldrb	r3, [r3, #1]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d128      	bne.n	800596e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	015a      	lsls	r2, r3, #5
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	4413      	add	r3, r2
 8005924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	0151      	lsls	r1, r2, #5
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	440a      	add	r2, r1
 8005932:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005936:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800593a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	791b      	ldrb	r3, [r3, #4]
 8005940:	2b03      	cmp	r3, #3
 8005942:	d003      	beq.n	800594c <USB_EPClearStall+0x4c>
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	791b      	ldrb	r3, [r3, #4]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d138      	bne.n	80059be <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4413      	add	r3, r2
 8005954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	0151      	lsls	r1, r2, #5
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	440a      	add	r2, r1
 8005962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	e027      	b.n	80059be <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	015a      	lsls	r2, r3, #5
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	4413      	add	r3, r2
 8005976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	0151      	lsls	r1, r2, #5
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	440a      	add	r2, r1
 8005984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005988:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800598c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	791b      	ldrb	r3, [r3, #4]
 8005992:	2b03      	cmp	r3, #3
 8005994:	d003      	beq.n	800599e <USB_EPClearStall+0x9e>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	791b      	ldrb	r3, [r3, #4]
 800599a:	2b02      	cmp	r3, #2
 800599c:	d10f      	bne.n	80059be <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	015a      	lsls	r2, r3, #5
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4413      	add	r3, r2
 80059a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	0151      	lsls	r1, r2, #5
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	440a      	add	r2, r1
 80059b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059bc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	460b      	mov	r3, r1
 80059d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059ea:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80059ee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	78fb      	ldrb	r3, [r7, #3]
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005a00:	68f9      	ldr	r1, [r7, #12]
 8005a02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a06:	4313      	orrs	r3, r2
 8005a08:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a32:	f023 0303 	bic.w	r3, r3, #3
 8005a36:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a46:	f023 0302 	bic.w	r3, r3, #2
 8005a4a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b085      	sub	sp, #20
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a74:	f023 0303 	bic.w	r3, r3, #3
 8005a78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a88:	f043 0302 	orr.w	r3, r3, #2
 8005a8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b085      	sub	sp, #20
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	0c1b      	lsrs	r3, r3, #16
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3714      	adds	r7, #20
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b085      	sub	sp, #20
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	4013      	ands	r3, r2
 8005b18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	b29b      	uxth	r3, r3
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	460b      	mov	r3, r1
 8005b34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005b3a:	78fb      	ldrb	r3, [r7, #3]
 8005b3c:	015a      	lsls	r2, r3, #5
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4413      	add	r3, r2
 8005b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	4013      	ands	r3, r2
 8005b56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005b58:	68bb      	ldr	r3, [r7, #8]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b087      	sub	sp, #28
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b88:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005b8a:	78fb      	ldrb	r3, [r7, #3]
 8005b8c:	f003 030f 	and.w	r3, r3, #15
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	fa22 f303 	lsr.w	r3, r2, r3
 8005b96:	01db      	lsls	r3, r3, #7
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005bb4:	68bb      	ldr	r3, [r7, #8]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr

08005bc2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	f003 0301 	and.w	r3, r3, #1
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b085      	sub	sp, #20
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bf8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005bfc:	f023 0307 	bic.w	r3, r3, #7
 8005c00:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	333c      	adds	r3, #60	; 0x3c
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	4a26      	ldr	r2, [pc, #152]	; (8005cdc <USB_EP0_OutStart+0xb8>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d90a      	bls.n	8005c5e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c58:	d101      	bne.n	8005c5e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e037      	b.n	8005cce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c64:	461a      	mov	r2, r3
 8005c66:	2300      	movs	r3, #0
 8005c68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c8c:	f043 0318 	orr.w	r3, r3, #24
 8005c90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ca0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005ca4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005ca6:	7afb      	ldrb	r3, [r7, #11]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d10f      	bne.n	8005ccc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cc6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005cca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	4f54300a 	.word	0x4f54300a

08005ce0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	3301      	adds	r3, #1
 8005cf0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	4a13      	ldr	r2, [pc, #76]	; (8005d44 <USB_CoreReset+0x64>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d901      	bls.n	8005cfe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e01b      	b.n	8005d36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	daf2      	bge.n	8005cec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d06:	2300      	movs	r3, #0
 8005d08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	f043 0201 	orr.w	r2, r3, #1
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	3301      	adds	r3, #1
 8005d1a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4a09      	ldr	r2, [pc, #36]	; (8005d44 <USB_CoreReset+0x64>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d901      	bls.n	8005d28 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e006      	b.n	8005d36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d0f0      	beq.n	8005d16 <USB_CoreReset+0x36>

  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	00030d40 	.word	0x00030d40

08005d48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	460b      	mov	r3, r1
 8005d52:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005d54:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005d58:	f002 fca2 	bl	80086a0 <USBD_static_malloc>
 8005d5c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d109      	bne.n	8005d78 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	32b0      	adds	r2, #176	; 0xb0
 8005d6e:	2100      	movs	r1, #0
 8005d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005d74:	2302      	movs	r3, #2
 8005d76:	e0d4      	b.n	8005f22 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005d78:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f002 fdd7 	bl	8008932 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	32b0      	adds	r2, #176	; 0xb0
 8005d8e:	68f9      	ldr	r1, [r7, #12]
 8005d90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	32b0      	adds	r2, #176	; 0xb0
 8005d9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	7c1b      	ldrb	r3, [r3, #16]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d138      	bne.n	8005e22 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005db0:	4b5e      	ldr	r3, [pc, #376]	; (8005f2c <USBD_CDC_Init+0x1e4>)
 8005db2:	7819      	ldrb	r1, [r3, #0]
 8005db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005db8:	2202      	movs	r2, #2
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f002 fb4d 	bl	800845a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005dc0:	4b5a      	ldr	r3, [pc, #360]	; (8005f2c <USBD_CDC_Init+0x1e4>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	f003 020f 	and.w	r2, r3, #15
 8005dc8:	6879      	ldr	r1, [r7, #4]
 8005dca:	4613      	mov	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	440b      	add	r3, r1
 8005dd4:	3324      	adds	r3, #36	; 0x24
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005dda:	4b55      	ldr	r3, [pc, #340]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005ddc:	7819      	ldrb	r1, [r3, #0]
 8005dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005de2:	2202      	movs	r2, #2
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f002 fb38 	bl	800845a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005dea:	4b51      	ldr	r3, [pc, #324]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	f003 020f 	and.w	r2, r3, #15
 8005df2:	6879      	ldr	r1, [r7, #4]
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	440b      	add	r3, r1
 8005dfe:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005e02:	2201      	movs	r2, #1
 8005e04:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005e06:	4b4b      	ldr	r3, [pc, #300]	; (8005f34 <USBD_CDC_Init+0x1ec>)
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	f003 020f 	and.w	r2, r3, #15
 8005e0e:	6879      	ldr	r1, [r7, #4]
 8005e10:	4613      	mov	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	4413      	add	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	440b      	add	r3, r1
 8005e1a:	3326      	adds	r3, #38	; 0x26
 8005e1c:	2210      	movs	r2, #16
 8005e1e:	801a      	strh	r2, [r3, #0]
 8005e20:	e035      	b.n	8005e8e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005e22:	4b42      	ldr	r3, [pc, #264]	; (8005f2c <USBD_CDC_Init+0x1e4>)
 8005e24:	7819      	ldrb	r1, [r3, #0]
 8005e26:	2340      	movs	r3, #64	; 0x40
 8005e28:	2202      	movs	r2, #2
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f002 fb15 	bl	800845a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005e30:	4b3e      	ldr	r3, [pc, #248]	; (8005f2c <USBD_CDC_Init+0x1e4>)
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	f003 020f 	and.w	r2, r3, #15
 8005e38:	6879      	ldr	r1, [r7, #4]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	440b      	add	r3, r1
 8005e44:	3324      	adds	r3, #36	; 0x24
 8005e46:	2201      	movs	r2, #1
 8005e48:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005e4a:	4b39      	ldr	r3, [pc, #228]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005e4c:	7819      	ldrb	r1, [r3, #0]
 8005e4e:	2340      	movs	r3, #64	; 0x40
 8005e50:	2202      	movs	r2, #2
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f002 fb01 	bl	800845a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005e58:	4b35      	ldr	r3, [pc, #212]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	f003 020f 	and.w	r2, r3, #15
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	4613      	mov	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	4413      	add	r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	440b      	add	r3, r1
 8005e6c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005e70:	2201      	movs	r2, #1
 8005e72:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005e74:	4b2f      	ldr	r3, [pc, #188]	; (8005f34 <USBD_CDC_Init+0x1ec>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f003 020f 	and.w	r2, r3, #15
 8005e7c:	6879      	ldr	r1, [r7, #4]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	440b      	add	r3, r1
 8005e88:	3326      	adds	r3, #38	; 0x26
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005e8e:	4b29      	ldr	r3, [pc, #164]	; (8005f34 <USBD_CDC_Init+0x1ec>)
 8005e90:	7819      	ldrb	r1, [r3, #0]
 8005e92:	2308      	movs	r3, #8
 8005e94:	2203      	movs	r2, #3
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f002 fadf 	bl	800845a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005e9c:	4b25      	ldr	r3, [pc, #148]	; (8005f34 <USBD_CDC_Init+0x1ec>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	f003 020f 	and.w	r2, r3, #15
 8005ea4:	6879      	ldr	r1, [r7, #4]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	440b      	add	r3, r1
 8005eb0:	3324      	adds	r3, #36	; 0x24
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	33b0      	adds	r3, #176	; 0xb0
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005eec:	2302      	movs	r3, #2
 8005eee:	e018      	b.n	8005f22 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	7c1b      	ldrb	r3, [r3, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10a      	bne.n	8005f0e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005ef8:	4b0d      	ldr	r3, [pc, #52]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005efa:	7819      	ldrb	r1, [r3, #0]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f002 fb96 	bl	8008638 <USBD_LL_PrepareReceive>
 8005f0c:	e008      	b.n	8005f20 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005f0e:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <USBD_CDC_Init+0x1e8>)
 8005f10:	7819      	ldrb	r1, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f18:	2340      	movs	r3, #64	; 0x40
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f002 fb8c 	bl	8008638 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	20000093 	.word	0x20000093
 8005f30:	20000094 	.word	0x20000094
 8005f34:	20000095 	.word	0x20000095

08005f38 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005f44:	4b3a      	ldr	r3, [pc, #232]	; (8006030 <USBD_CDC_DeInit+0xf8>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f002 faab 	bl	80084a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005f50:	4b37      	ldr	r3, [pc, #220]	; (8006030 <USBD_CDC_DeInit+0xf8>)
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	f003 020f 	and.w	r2, r3, #15
 8005f58:	6879      	ldr	r1, [r7, #4]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	440b      	add	r3, r1
 8005f64:	3324      	adds	r3, #36	; 0x24
 8005f66:	2200      	movs	r2, #0
 8005f68:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005f6a:	4b32      	ldr	r3, [pc, #200]	; (8006034 <USBD_CDC_DeInit+0xfc>)
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f002 fa98 	bl	80084a6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005f76:	4b2f      	ldr	r3, [pc, #188]	; (8006034 <USBD_CDC_DeInit+0xfc>)
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	f003 020f 	and.w	r2, r3, #15
 8005f7e:	6879      	ldr	r1, [r7, #4]
 8005f80:	4613      	mov	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4413      	add	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005f8e:	2200      	movs	r2, #0
 8005f90:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005f92:	4b29      	ldr	r3, [pc, #164]	; (8006038 <USBD_CDC_DeInit+0x100>)
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	4619      	mov	r1, r3
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f002 fa84 	bl	80084a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005f9e:	4b26      	ldr	r3, [pc, #152]	; (8006038 <USBD_CDC_DeInit+0x100>)
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	f003 020f 	and.w	r2, r3, #15
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3324      	adds	r3, #36	; 0x24
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005fb8:	4b1f      	ldr	r3, [pc, #124]	; (8006038 <USBD_CDC_DeInit+0x100>)
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	f003 020f 	and.w	r2, r3, #15
 8005fc0:	6879      	ldr	r1, [r7, #4]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	440b      	add	r3, r1
 8005fcc:	3326      	adds	r3, #38	; 0x26
 8005fce:	2200      	movs	r2, #0
 8005fd0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	32b0      	adds	r2, #176	; 0xb0
 8005fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d01f      	beq.n	8006024 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	33b0      	adds	r3, #176	; 0xb0
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	32b0      	adds	r2, #176	; 0xb0
 8006002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006006:	4618      	mov	r0, r3
 8006008:	f002 fb58 	bl	80086bc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	32b0      	adds	r2, #176	; 0xb0
 8006016:	2100      	movs	r1, #0
 8006018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000093 	.word	0x20000093
 8006034:	20000094 	.word	0x20000094
 8006038:	20000095 	.word	0x20000095

0800603c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	32b0      	adds	r2, #176	; 0xb0
 8006050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006054:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800605a:	2300      	movs	r3, #0
 800605c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d101      	bne.n	800606c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006068:	2303      	movs	r3, #3
 800606a:	e0bf      	b.n	80061ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006074:	2b00      	cmp	r3, #0
 8006076:	d050      	beq.n	800611a <USBD_CDC_Setup+0xde>
 8006078:	2b20      	cmp	r3, #32
 800607a:	f040 80af 	bne.w	80061dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	88db      	ldrh	r3, [r3, #6]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d03a      	beq.n	80060fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	b25b      	sxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	da1b      	bge.n	80060c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	33b0      	adds	r3, #176	; 0xb0
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80060a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	88d2      	ldrh	r2, [r2, #6]
 80060ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	88db      	ldrh	r3, [r3, #6]
 80060b2:	2b07      	cmp	r3, #7
 80060b4:	bf28      	it	cs
 80060b6:	2307      	movcs	r3, #7
 80060b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	89fa      	ldrh	r2, [r7, #14]
 80060be:	4619      	mov	r1, r3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f001 fd89 	bl	8007bd8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80060c6:	e090      	b.n	80061ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	785a      	ldrb	r2, [r3, #1]
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	88db      	ldrh	r3, [r3, #6]
 80060d6:	2b3f      	cmp	r3, #63	; 0x3f
 80060d8:	d803      	bhi.n	80060e2 <USBD_CDC_Setup+0xa6>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	88db      	ldrh	r3, [r3, #6]
 80060de:	b2da      	uxtb	r2, r3
 80060e0:	e000      	b.n	80060e4 <USBD_CDC_Setup+0xa8>
 80060e2:	2240      	movs	r2, #64	; 0x40
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80060ea:	6939      	ldr	r1, [r7, #16]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80060f2:	461a      	mov	r2, r3
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f001 fd9b 	bl	8007c30 <USBD_CtlPrepareRx>
      break;
 80060fa:	e076      	b.n	80061ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	33b0      	adds	r3, #176	; 0xb0
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	7850      	ldrb	r0, [r2, #1]
 8006112:	2200      	movs	r2, #0
 8006114:	6839      	ldr	r1, [r7, #0]
 8006116:	4798      	blx	r3
      break;
 8006118:	e067      	b.n	80061ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	785b      	ldrb	r3, [r3, #1]
 800611e:	2b0b      	cmp	r3, #11
 8006120:	d851      	bhi.n	80061c6 <USBD_CDC_Setup+0x18a>
 8006122:	a201      	add	r2, pc, #4	; (adr r2, 8006128 <USBD_CDC_Setup+0xec>)
 8006124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006128:	08006159 	.word	0x08006159
 800612c:	080061d5 	.word	0x080061d5
 8006130:	080061c7 	.word	0x080061c7
 8006134:	080061c7 	.word	0x080061c7
 8006138:	080061c7 	.word	0x080061c7
 800613c:	080061c7 	.word	0x080061c7
 8006140:	080061c7 	.word	0x080061c7
 8006144:	080061c7 	.word	0x080061c7
 8006148:	080061c7 	.word	0x080061c7
 800614c:	080061c7 	.word	0x080061c7
 8006150:	08006183 	.word	0x08006183
 8006154:	080061ad 	.word	0x080061ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b03      	cmp	r3, #3
 8006162:	d107      	bne.n	8006174 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006164:	f107 030a 	add.w	r3, r7, #10
 8006168:	2202      	movs	r2, #2
 800616a:	4619      	mov	r1, r3
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f001 fd33 	bl	8007bd8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006172:	e032      	b.n	80061da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006174:	6839      	ldr	r1, [r7, #0]
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f001 fcbd 	bl	8007af6 <USBD_CtlError>
            ret = USBD_FAIL;
 800617c:	2303      	movs	r3, #3
 800617e:	75fb      	strb	r3, [r7, #23]
          break;
 8006180:	e02b      	b.n	80061da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b03      	cmp	r3, #3
 800618c:	d107      	bne.n	800619e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800618e:	f107 030d 	add.w	r3, r7, #13
 8006192:	2201      	movs	r2, #1
 8006194:	4619      	mov	r1, r3
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f001 fd1e 	bl	8007bd8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800619c:	e01d      	b.n	80061da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800619e:	6839      	ldr	r1, [r7, #0]
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f001 fca8 	bl	8007af6 <USBD_CtlError>
            ret = USBD_FAIL;
 80061a6:	2303      	movs	r3, #3
 80061a8:	75fb      	strb	r3, [r7, #23]
          break;
 80061aa:	e016      	b.n	80061da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b03      	cmp	r3, #3
 80061b6:	d00f      	beq.n	80061d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f001 fc9b 	bl	8007af6 <USBD_CtlError>
            ret = USBD_FAIL;
 80061c0:	2303      	movs	r3, #3
 80061c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80061c4:	e008      	b.n	80061d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80061c6:	6839      	ldr	r1, [r7, #0]
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f001 fc94 	bl	8007af6 <USBD_CtlError>
          ret = USBD_FAIL;
 80061ce:	2303      	movs	r3, #3
 80061d0:	75fb      	strb	r3, [r7, #23]
          break;
 80061d2:	e002      	b.n	80061da <USBD_CDC_Setup+0x19e>
          break;
 80061d4:	bf00      	nop
 80061d6:	e008      	b.n	80061ea <USBD_CDC_Setup+0x1ae>
          break;
 80061d8:	bf00      	nop
      }
      break;
 80061da:	e006      	b.n	80061ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80061dc:	6839      	ldr	r1, [r7, #0]
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f001 fc89 	bl	8007af6 <USBD_CtlError>
      ret = USBD_FAIL;
 80061e4:	2303      	movs	r3, #3
 80061e6:	75fb      	strb	r3, [r7, #23]
      break;
 80061e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80061ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3718      	adds	r7, #24
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	460b      	mov	r3, r1
 80061fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8006206:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	32b0      	adds	r2, #176	; 0xb0
 8006212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800621a:	2303      	movs	r3, #3
 800621c:	e065      	b.n	80062ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	32b0      	adds	r2, #176	; 0xb0
 8006228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800622c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800622e:	78fb      	ldrb	r3, [r7, #3]
 8006230:	f003 020f 	and.w	r2, r3, #15
 8006234:	6879      	ldr	r1, [r7, #4]
 8006236:	4613      	mov	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4413      	add	r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	440b      	add	r3, r1
 8006240:	3318      	adds	r3, #24
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d02f      	beq.n	80062a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	f003 020f 	and.w	r2, r3, #15
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	4613      	mov	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	440b      	add	r3, r1
 800625a:	3318      	adds	r3, #24
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	78fb      	ldrb	r3, [r7, #3]
 8006260:	f003 010f 	and.w	r1, r3, #15
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	460b      	mov	r3, r1
 8006268:	00db      	lsls	r3, r3, #3
 800626a:	440b      	add	r3, r1
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4403      	add	r3, r0
 8006270:	3348      	adds	r3, #72	; 0x48
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	fbb2 f1f3 	udiv	r1, r2, r3
 8006278:	fb01 f303 	mul.w	r3, r1, r3
 800627c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800627e:	2b00      	cmp	r3, #0
 8006280:	d112      	bne.n	80062a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006282:	78fb      	ldrb	r3, [r7, #3]
 8006284:	f003 020f 	and.w	r2, r3, #15
 8006288:	6879      	ldr	r1, [r7, #4]
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	440b      	add	r3, r1
 8006294:	3318      	adds	r3, #24
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800629a:	78f9      	ldrb	r1, [r7, #3]
 800629c:	2300      	movs	r3, #0
 800629e:	2200      	movs	r2, #0
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f002 f9a8 	bl	80085f6 <USBD_LL_Transmit>
 80062a6:	e01f      	b.n	80062e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	33b0      	adds	r3, #176	; 0xb0
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d010      	beq.n	80062e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	33b0      	adds	r3, #176	; 0xb0
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80062e4:	78fa      	ldrb	r2, [r7, #3]
 80062e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
 80062fa:	460b      	mov	r3, r1
 80062fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	32b0      	adds	r2, #176	; 0xb0
 8006308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800630c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	32b0      	adds	r2, #176	; 0xb0
 8006318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006320:	2303      	movs	r3, #3
 8006322:	e01a      	b.n	800635a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	4619      	mov	r1, r3
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f002 f9a6 	bl	800867a <USBD_LL_GetRxDataSize>
 800632e:	4602      	mov	r2, r0
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	33b0      	adds	r3, #176	; 0xb0
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006354:	4611      	mov	r1, r2
 8006356:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b084      	sub	sp, #16
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	32b0      	adds	r2, #176	; 0xb0
 8006374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006378:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006380:	2303      	movs	r3, #3
 8006382:	e025      	b.n	80063d0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	33b0      	adds	r3, #176	; 0xb0
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4413      	add	r3, r2
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d01a      	beq.n	80063ce <USBD_CDC_EP0_RxReady+0x6c>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800639e:	2bff      	cmp	r3, #255	; 0xff
 80063a0:	d015      	beq.n	80063ce <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	33b0      	adds	r3, #176	; 0xb0
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4413      	add	r3, r2
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80063ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80063c2:	b292      	uxth	r2, r2
 80063c4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	22ff      	movs	r2, #255	; 0xff
 80063ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80063e0:	2182      	movs	r1, #130	; 0x82
 80063e2:	4818      	ldr	r0, [pc, #96]	; (8006444 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063e4:	f000 fd4f 	bl	8006e86 <USBD_GetEpDesc>
 80063e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80063ea:	2101      	movs	r1, #1
 80063ec:	4815      	ldr	r0, [pc, #84]	; (8006444 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063ee:	f000 fd4a 	bl	8006e86 <USBD_GetEpDesc>
 80063f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80063f4:	2181      	movs	r1, #129	; 0x81
 80063f6:	4813      	ldr	r0, [pc, #76]	; (8006444 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80063f8:	f000 fd45 	bl	8006e86 <USBD_GetEpDesc>
 80063fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2210      	movs	r2, #16
 8006408:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d006      	beq.n	800641e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	2200      	movs	r2, #0
 8006414:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006418:	711a      	strb	r2, [r3, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d006      	beq.n	8006432 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800642c:	711a      	strb	r2, [r3, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2243      	movs	r2, #67	; 0x43
 8006436:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006438:	4b02      	ldr	r3, [pc, #8]	; (8006444 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	20000050 	.word	0x20000050

08006448 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006450:	2182      	movs	r1, #130	; 0x82
 8006452:	4818      	ldr	r0, [pc, #96]	; (80064b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006454:	f000 fd17 	bl	8006e86 <USBD_GetEpDesc>
 8006458:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800645a:	2101      	movs	r1, #1
 800645c:	4815      	ldr	r0, [pc, #84]	; (80064b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800645e:	f000 fd12 	bl	8006e86 <USBD_GetEpDesc>
 8006462:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006464:	2181      	movs	r1, #129	; 0x81
 8006466:	4813      	ldr	r0, [pc, #76]	; (80064b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006468:	f000 fd0d 	bl	8006e86 <USBD_GetEpDesc>
 800646c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d002      	beq.n	800647a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	2210      	movs	r2, #16
 8006478:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d006      	beq.n	800648e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	2200      	movs	r2, #0
 8006484:	711a      	strb	r2, [r3, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f042 0202 	orr.w	r2, r2, #2
 800648c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d006      	beq.n	80064a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	711a      	strb	r2, [r3, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f042 0202 	orr.w	r2, r2, #2
 80064a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2243      	movs	r2, #67	; 0x43
 80064a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80064a8:	4b02      	ldr	r3, [pc, #8]	; (80064b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20000050 	.word	0x20000050

080064b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80064c0:	2182      	movs	r1, #130	; 0x82
 80064c2:	4818      	ldr	r0, [pc, #96]	; (8006524 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80064c4:	f000 fcdf 	bl	8006e86 <USBD_GetEpDesc>
 80064c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80064ca:	2101      	movs	r1, #1
 80064cc:	4815      	ldr	r0, [pc, #84]	; (8006524 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80064ce:	f000 fcda 	bl	8006e86 <USBD_GetEpDesc>
 80064d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80064d4:	2181      	movs	r1, #129	; 0x81
 80064d6:	4813      	ldr	r0, [pc, #76]	; (8006524 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80064d8:	f000 fcd5 	bl	8006e86 <USBD_GetEpDesc>
 80064dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d002      	beq.n	80064ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2210      	movs	r2, #16
 80064e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d006      	beq.n	80064fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064f8:	711a      	strb	r2, [r3, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d006      	beq.n	8006512 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800650c:	711a      	strb	r2, [r3, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2243      	movs	r2, #67	; 0x43
 8006516:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006518:	4b02      	ldr	r3, [pc, #8]	; (8006524 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20000050 	.word	0x20000050

08006528 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	220a      	movs	r2, #10
 8006534:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006536:	4b03      	ldr	r3, [pc, #12]	; (8006544 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	2000000c 	.word	0x2000000c

08006548 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006558:	2303      	movs	r3, #3
 800655a:	e009      	b.n	8006570 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	33b0      	adds	r3, #176	; 0xb0
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	32b0      	adds	r2, #176	; 0xb0
 8006592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006596:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800659e:	2303      	movs	r3, #3
 80065a0:	e008      	b.n	80065b4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	371c      	adds	r7, #28
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	32b0      	adds	r2, #176	; 0xb0
 80065d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e004      	b.n	80065ee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3714      	adds	r7, #20
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	32b0      	adds	r2, #176	; 0xb0
 800660e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006612:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006614:	2301      	movs	r3, #1
 8006616:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	32b0      	adds	r2, #176	; 0xb0
 8006622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800662a:	2303      	movs	r3, #3
 800662c:	e025      	b.n	800667a <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006634:	2b00      	cmp	r3, #0
 8006636:	d11f      	bne.n	8006678 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2201      	movs	r2, #1
 800663c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006640:	4b10      	ldr	r3, [pc, #64]	; (8006684 <USBD_CDC_TransmitPacket+0x88>)
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	f003 020f 	and.w	r2, r3, #15
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	4613      	mov	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4403      	add	r3, r0
 800665a:	3318      	adds	r3, #24
 800665c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <USBD_CDC_TransmitPacket+0x88>)
 8006660:	7819      	ldrb	r1, [r3, #0]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f001 ffc1 	bl	80085f6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006674:	2300      	movs	r3, #0
 8006676:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006678:	7bfb      	ldrb	r3, [r7, #15]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000093 	.word	0x20000093

08006688 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	32b0      	adds	r2, #176	; 0xb0
 800669a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800669e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	32b0      	adds	r2, #176	; 0xb0
 80066aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e018      	b.n	80066e8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	7c1b      	ldrb	r3, [r3, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d10a      	bne.n	80066d4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80066be:	4b0c      	ldr	r3, [pc, #48]	; (80066f0 <USBD_CDC_ReceivePacket+0x68>)
 80066c0:	7819      	ldrb	r1, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80066c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f001 ffb3 	bl	8008638 <USBD_LL_PrepareReceive>
 80066d2:	e008      	b.n	80066e6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80066d4:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <USBD_CDC_ReceivePacket+0x68>)
 80066d6:	7819      	ldrb	r1, [r3, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80066de:	2340      	movs	r3, #64	; 0x40
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f001 ffa9 	bl	8008638 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	20000094 	.word	0x20000094

080066f4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	4613      	mov	r3, r2
 8006700:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d101      	bne.n	800670c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006708:	2303      	movs	r3, #3
 800670a:	e01f      	b.n	800674c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	79fa      	ldrb	r2, [r7, #7]
 800673e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f001 fe23 	bl	800838c <USBD_LL_Init>
 8006746:	4603      	mov	r3, r0
 8006748:	75fb      	strb	r3, [r7, #23]

  return ret;
 800674a:	7dfb      	ldrb	r3, [r7, #23]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800675e:	2300      	movs	r3, #0
 8006760:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d101      	bne.n	800676c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006768:	2303      	movs	r3, #3
 800676a:	e025      	b.n	80067b8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	32ae      	adds	r2, #174	; 0xae
 800677e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00f      	beq.n	80067a8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	32ae      	adds	r2, #174	; 0xae
 8006792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	f107 020e 	add.w	r2, r7, #14
 800679c:	4610      	mov	r0, r2
 800679e:	4798      	blx	r3
 80067a0:	4602      	mov	r2, r0
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f001 fe2b 	bl	8008424 <USBD_LL_Start>
 80067ce:	4603      	mov	r3, r0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80067e0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b084      	sub	sp, #16
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	460b      	mov	r3, r1
 80067f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d009      	beq.n	800681c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	78fa      	ldrb	r2, [r7, #3]
 8006812:	4611      	mov	r1, r2
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	4798      	blx	r3
 8006818:	4603      	mov	r3, r0
 800681a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800681c:	7bfb      	ldrb	r3, [r7, #15]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b084      	sub	sp, #16
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	460b      	mov	r3, r1
 8006830:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	78fa      	ldrb	r2, [r7, #3]
 8006840:	4611      	mov	r1, r2
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	4798      	blx	r3
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d001      	beq.n	8006850 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800684c:	2303      	movs	r3, #3
 800684e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006850:	7bfb      	ldrb	r3, [r7, #15]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}

0800685a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800685a:	b580      	push	{r7, lr}
 800685c:	b084      	sub	sp, #16
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
 8006862:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800686a:	6839      	ldr	r1, [r7, #0]
 800686c:	4618      	mov	r0, r3
 800686e:	f001 f908 	bl	8007a82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2201      	movs	r2, #1
 8006876:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006880:	461a      	mov	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800688e:	f003 031f 	and.w	r3, r3, #31
 8006892:	2b02      	cmp	r3, #2
 8006894:	d01a      	beq.n	80068cc <USBD_LL_SetupStage+0x72>
 8006896:	2b02      	cmp	r3, #2
 8006898:	d822      	bhi.n	80068e0 <USBD_LL_SetupStage+0x86>
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <USBD_LL_SetupStage+0x4a>
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d00a      	beq.n	80068b8 <USBD_LL_SetupStage+0x5e>
 80068a2:	e01d      	b.n	80068e0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80068aa:	4619      	mov	r1, r3
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 fb5f 	bl	8006f70 <USBD_StdDevReq>
 80068b2:	4603      	mov	r3, r0
 80068b4:	73fb      	strb	r3, [r7, #15]
      break;
 80068b6:	e020      	b.n	80068fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80068be:	4619      	mov	r1, r3
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 fbc7 	bl	8007054 <USBD_StdItfReq>
 80068c6:	4603      	mov	r3, r0
 80068c8:	73fb      	strb	r3, [r7, #15]
      break;
 80068ca:	e016      	b.n	80068fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fc29 	bl	800712c <USBD_StdEPReq>
 80068da:	4603      	mov	r3, r0
 80068dc:	73fb      	strb	r3, [r7, #15]
      break;
 80068de:	e00c      	b.n	80068fa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80068e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	4619      	mov	r1, r3
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f001 fdf8 	bl	80084e4 <USBD_LL_StallEP>
 80068f4:	4603      	mov	r3, r0
 80068f6:	73fb      	strb	r3, [r7, #15]
      break;
 80068f8:	bf00      	nop
  }

  return ret;
 80068fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b086      	sub	sp, #24
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	460b      	mov	r3, r1
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006916:	7afb      	ldrb	r3, [r7, #11]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d16e      	bne.n	80069fa <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006922:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800692a:	2b03      	cmp	r3, #3
 800692c:	f040 8098 	bne.w	8006a60 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	429a      	cmp	r2, r3
 800693a:	d913      	bls.n	8006964 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	1ad2      	subs	r2, r2, r3
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	68da      	ldr	r2, [r3, #12]
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	4293      	cmp	r3, r2
 8006954:	bf28      	it	cs
 8006956:	4613      	movcs	r3, r2
 8006958:	461a      	mov	r2, r3
 800695a:	6879      	ldr	r1, [r7, #4]
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f001 f984 	bl	8007c6a <USBD_CtlContinueRx>
 8006962:	e07d      	b.n	8006a60 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800696a:	f003 031f 	and.w	r3, r3, #31
 800696e:	2b02      	cmp	r3, #2
 8006970:	d014      	beq.n	800699c <USBD_LL_DataOutStage+0x98>
 8006972:	2b02      	cmp	r3, #2
 8006974:	d81d      	bhi.n	80069b2 <USBD_LL_DataOutStage+0xae>
 8006976:	2b00      	cmp	r3, #0
 8006978:	d002      	beq.n	8006980 <USBD_LL_DataOutStage+0x7c>
 800697a:	2b01      	cmp	r3, #1
 800697c:	d003      	beq.n	8006986 <USBD_LL_DataOutStage+0x82>
 800697e:	e018      	b.n	80069b2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006980:	2300      	movs	r3, #0
 8006982:	75bb      	strb	r3, [r7, #22]
            break;
 8006984:	e018      	b.n	80069b8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800698c:	b2db      	uxtb	r3, r3
 800698e:	4619      	mov	r1, r3
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fa5e 	bl	8006e52 <USBD_CoreFindIF>
 8006996:	4603      	mov	r3, r0
 8006998:	75bb      	strb	r3, [r7, #22]
            break;
 800699a:	e00d      	b.n	80069b8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	4619      	mov	r1, r3
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 fa60 	bl	8006e6c <USBD_CoreFindEP>
 80069ac:	4603      	mov	r3, r0
 80069ae:	75bb      	strb	r3, [r7, #22]
            break;
 80069b0:	e002      	b.n	80069b8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	75bb      	strb	r3, [r7, #22]
            break;
 80069b6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80069b8:	7dbb      	ldrb	r3, [r7, #22]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d119      	bne.n	80069f2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b03      	cmp	r3, #3
 80069c8:	d113      	bne.n	80069f2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80069ca:	7dba      	ldrb	r2, [r7, #22]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	32ae      	adds	r2, #174	; 0xae
 80069d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00b      	beq.n	80069f2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80069da:	7dba      	ldrb	r2, [r7, #22]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80069e2:	7dba      	ldrb	r2, [r7, #22]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	32ae      	adds	r2, #174	; 0xae
 80069e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f001 f94a 	bl	8007c8c <USBD_CtlSendStatus>
 80069f8:	e032      	b.n	8006a60 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80069fa:	7afb      	ldrb	r3, [r7, #11]
 80069fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	4619      	mov	r1, r3
 8006a04:	68f8      	ldr	r0, [r7, #12]
 8006a06:	f000 fa31 	bl	8006e6c <USBD_CoreFindEP>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a0e:	7dbb      	ldrb	r3, [r7, #22]
 8006a10:	2bff      	cmp	r3, #255	; 0xff
 8006a12:	d025      	beq.n	8006a60 <USBD_LL_DataOutStage+0x15c>
 8006a14:	7dbb      	ldrb	r3, [r7, #22]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d122      	bne.n	8006a60 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b03      	cmp	r3, #3
 8006a24:	d117      	bne.n	8006a56 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006a26:	7dba      	ldrb	r2, [r7, #22]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	32ae      	adds	r2, #174	; 0xae
 8006a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00f      	beq.n	8006a56 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006a36:	7dba      	ldrb	r2, [r7, #22]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006a3e:	7dba      	ldrb	r2, [r7, #22]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	32ae      	adds	r2, #174	; 0xae
 8006a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	7afa      	ldrb	r2, [r7, #11]
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	4798      	blx	r3
 8006a52:	4603      	mov	r3, r0
 8006a54:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006a56:	7dfb      	ldrb	r3, [r7, #23]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006a5c:	7dfb      	ldrb	r3, [r7, #23]
 8006a5e:	e000      	b.n	8006a62 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3718      	adds	r7, #24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b086      	sub	sp, #24
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	60f8      	str	r0, [r7, #12]
 8006a72:	460b      	mov	r3, r1
 8006a74:	607a      	str	r2, [r7, #4]
 8006a76:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006a78:	7afb      	ldrb	r3, [r7, #11]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d16f      	bne.n	8006b5e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	3314      	adds	r3, #20
 8006a82:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d15a      	bne.n	8006b44 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d914      	bls.n	8006ac4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	689a      	ldr	r2, [r3, #8]
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	1ad2      	subs	r2, r2, r3
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	461a      	mov	r2, r3
 8006aae:	6879      	ldr	r1, [r7, #4]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f001 f8ac 	bl	8007c0e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2100      	movs	r1, #0
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	f001 fdbb 	bl	8008638 <USBD_LL_PrepareReceive>
 8006ac2:	e03f      	b.n	8006b44 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	68da      	ldr	r2, [r3, #12]
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d11c      	bne.n	8006b0a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d316      	bcc.n	8006b0a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d20f      	bcs.n	8006b0a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006aea:	2200      	movs	r2, #0
 8006aec:	2100      	movs	r1, #0
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f001 f88d 	bl	8007c0e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006afc:	2300      	movs	r3, #0
 8006afe:	2200      	movs	r2, #0
 8006b00:	2100      	movs	r1, #0
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f001 fd98 	bl	8008638 <USBD_LL_PrepareReceive>
 8006b08:	e01c      	b.n	8006b44 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b03      	cmp	r3, #3
 8006b14:	d10f      	bne.n	8006b36 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d009      	beq.n	8006b36 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b36:	2180      	movs	r1, #128	; 0x80
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f001 fcd3 	bl	80084e4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f001 f8b7 	bl	8007cb2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d03a      	beq.n	8006bc4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f7ff fe42 	bl	80067d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006b5c:	e032      	b.n	8006bc4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006b5e:	7afb      	ldrb	r3, [r7, #11]
 8006b60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	4619      	mov	r1, r3
 8006b68:	68f8      	ldr	r0, [r7, #12]
 8006b6a:	f000 f97f 	bl	8006e6c <USBD_CoreFindEP>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
 8006b74:	2bff      	cmp	r3, #255	; 0xff
 8006b76:	d025      	beq.n	8006bc4 <USBD_LL_DataInStage+0x15a>
 8006b78:	7dfb      	ldrb	r3, [r7, #23]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d122      	bne.n	8006bc4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b03      	cmp	r3, #3
 8006b88:	d11c      	bne.n	8006bc4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006b8a:	7dfa      	ldrb	r2, [r7, #23]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	32ae      	adds	r2, #174	; 0xae
 8006b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d014      	beq.n	8006bc4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006b9a:	7dfa      	ldrb	r2, [r7, #23]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006ba2:	7dfa      	ldrb	r2, [r7, #23]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	32ae      	adds	r2, #174	; 0xae
 8006ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	7afa      	ldrb	r2, [r7, #11]
 8006bb0:	4611      	mov	r1, r2
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	4798      	blx	r3
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006bba:	7dbb      	ldrb	r3, [r7, #22]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006bc0:	7dbb      	ldrb	r3, [r7, #22]
 8006bc2:	e000      	b.n	8006bc6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b084      	sub	sp, #16
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d014      	beq.n	8006c34 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00e      	beq.n	8006c34 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	6852      	ldr	r2, [r2, #4]
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	4611      	mov	r1, r2
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	4798      	blx	r3
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d001      	beq.n	8006c34 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006c30:	2303      	movs	r3, #3
 8006c32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c34:	2340      	movs	r3, #64	; 0x40
 8006c36:	2200      	movs	r2, #0
 8006c38:	2100      	movs	r1, #0
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f001 fc0d 	bl	800845a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2240      	movs	r2, #64	; 0x40
 8006c4c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006c50:	2340      	movs	r3, #64	; 0x40
 8006c52:	2200      	movs	r2, #0
 8006c54:	2180      	movs	r1, #128	; 0x80
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 fbff 	bl	800845a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2240      	movs	r2, #64	; 0x40
 8006c66:	621a      	str	r2, [r3, #32]

  return ret;
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}

08006c72 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
 8006c7a:	460b      	mov	r3, r1
 8006c7c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	78fa      	ldrb	r2, [r7, #3]
 8006c82:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2204      	movs	r2, #4
 8006cac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	370c      	adds	r7, #12
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b083      	sub	sp, #12
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b04      	cmp	r3, #4
 8006cd0:	d106      	bne.n	8006ce0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006cd8:	b2da      	uxtb	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr

08006cee <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b082      	sub	sp, #8
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	2b03      	cmp	r3, #3
 8006d00:	d110      	bne.n	8006d24 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00b      	beq.n	8006d24 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d12:	69db      	ldr	r3, [r3, #28]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d005      	beq.n	8006d24 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d1e:	69db      	ldr	r3, [r3, #28]
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b082      	sub	sp, #8
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	32ae      	adds	r2, #174	; 0xae
 8006d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e01c      	b.n	8006d8a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d115      	bne.n	8006d88 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	32ae      	adds	r2, #174	; 0xae
 8006d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00b      	beq.n	8006d88 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	32ae      	adds	r2, #174	; 0xae
 8006d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	78fa      	ldrb	r2, [r7, #3]
 8006d82:	4611      	mov	r1, r2
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3708      	adds	r7, #8
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b082      	sub	sp, #8
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	32ae      	adds	r2, #174	; 0xae
 8006da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e01c      	b.n	8006dee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	2b03      	cmp	r3, #3
 8006dbe:	d115      	bne.n	8006dec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	32ae      	adds	r2, #174	; 0xae
 8006dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d00b      	beq.n	8006dec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	32ae      	adds	r2, #174	; 0xae
 8006dde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de4:	78fa      	ldrb	r2, [r7, #3]
 8006de6:	4611      	mov	r1, r2
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3708      	adds	r7, #8
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b083      	sub	sp, #12
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006e14:	2300      	movs	r3, #0
 8006e16:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00e      	beq.n	8006e48 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	6852      	ldr	r2, [r2, #4]
 8006e36:	b2d2      	uxtb	r2, r2
 8006e38:	4611      	mov	r1, r2
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	4798      	blx	r3
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d001      	beq.n	8006e48 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006e44:	2303      	movs	r3, #3
 8006e46:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006e5e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006e78:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b086      	sub	sp, #24
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
 8006e8e:	460b      	mov	r3, r1
 8006e90:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	885b      	ldrh	r3, [r3, #2]
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d920      	bls.n	8006ef0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006eb6:	e013      	b.n	8006ee0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006eb8:	f107 030a 	add.w	r3, r7, #10
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	6978      	ldr	r0, [r7, #20]
 8006ec0:	f000 f81b 	bl	8006efa <USBD_GetNextDesc>
 8006ec4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	785b      	ldrb	r3, [r3, #1]
 8006eca:	2b05      	cmp	r3, #5
 8006ecc:	d108      	bne.n	8006ee0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	789b      	ldrb	r3, [r3, #2]
 8006ed6:	78fa      	ldrb	r2, [r7, #3]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d008      	beq.n	8006eee <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006edc:	2300      	movs	r3, #0
 8006ede:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	885b      	ldrh	r3, [r3, #2]
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	897b      	ldrh	r3, [r7, #10]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d8e5      	bhi.n	8006eb8 <USBD_GetEpDesc+0x32>
 8006eec:	e000      	b.n	8006ef0 <USBD_GetEpDesc+0x6a>
          break;
 8006eee:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006ef0:	693b      	ldr	r3, [r7, #16]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b085      	sub	sp, #20
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	881a      	ldrh	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	4413      	add	r3, r2
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4413      	add	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006f26:	68fb      	ldr	r3, [r7, #12]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b087      	sub	sp, #28
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006f52:	8a3b      	ldrh	r3, [r7, #16]
 8006f54:	021b      	lsls	r3, r3, #8
 8006f56:	b21a      	sxth	r2, r3
 8006f58:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	b21b      	sxth	r3, r3
 8006f60:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006f62:	89fb      	ldrh	r3, [r7, #14]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	371c      	adds	r7, #28
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f86:	2b40      	cmp	r3, #64	; 0x40
 8006f88:	d005      	beq.n	8006f96 <USBD_StdDevReq+0x26>
 8006f8a:	2b40      	cmp	r3, #64	; 0x40
 8006f8c:	d857      	bhi.n	800703e <USBD_StdDevReq+0xce>
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00f      	beq.n	8006fb2 <USBD_StdDevReq+0x42>
 8006f92:	2b20      	cmp	r3, #32
 8006f94:	d153      	bne.n	800703e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	32ae      	adds	r2, #174	; 0xae
 8006fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	4798      	blx	r3
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]
      break;
 8006fb0:	e04a      	b.n	8007048 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	785b      	ldrb	r3, [r3, #1]
 8006fb6:	2b09      	cmp	r3, #9
 8006fb8:	d83b      	bhi.n	8007032 <USBD_StdDevReq+0xc2>
 8006fba:	a201      	add	r2, pc, #4	; (adr r2, 8006fc0 <USBD_StdDevReq+0x50>)
 8006fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc0:	08007015 	.word	0x08007015
 8006fc4:	08007029 	.word	0x08007029
 8006fc8:	08007033 	.word	0x08007033
 8006fcc:	0800701f 	.word	0x0800701f
 8006fd0:	08007033 	.word	0x08007033
 8006fd4:	08006ff3 	.word	0x08006ff3
 8006fd8:	08006fe9 	.word	0x08006fe9
 8006fdc:	08007033 	.word	0x08007033
 8006fe0:	0800700b 	.word	0x0800700b
 8006fe4:	08006ffd 	.word	0x08006ffd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006fe8:	6839      	ldr	r1, [r7, #0]
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fa3c 	bl	8007468 <USBD_GetDescriptor>
          break;
 8006ff0:	e024      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006ff2:	6839      	ldr	r1, [r7, #0]
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fba1 	bl	800773c <USBD_SetAddress>
          break;
 8006ffa:	e01f      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006ffc:	6839      	ldr	r1, [r7, #0]
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fbe0 	bl	80077c4 <USBD_SetConfig>
 8007004:	4603      	mov	r3, r0
 8007006:	73fb      	strb	r3, [r7, #15]
          break;
 8007008:	e018      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800700a:	6839      	ldr	r1, [r7, #0]
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fc83 	bl	8007918 <USBD_GetConfig>
          break;
 8007012:	e013      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fcb4 	bl	8007984 <USBD_GetStatus>
          break;
 800701c:	e00e      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800701e:	6839      	ldr	r1, [r7, #0]
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fce3 	bl	80079ec <USBD_SetFeature>
          break;
 8007026:	e009      	b.n	800703c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fd07 	bl	8007a3e <USBD_ClrFeature>
          break;
 8007030:	e004      	b.n	800703c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fd5e 	bl	8007af6 <USBD_CtlError>
          break;
 800703a:	bf00      	nop
      }
      break;
 800703c:	e004      	b.n	8007048 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800703e:	6839      	ldr	r1, [r7, #0]
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fd58 	bl	8007af6 <USBD_CtlError>
      break;
 8007046:	bf00      	nop
  }

  return ret;
 8007048:	7bfb      	ldrb	r3, [r7, #15]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop

08007054 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800706a:	2b40      	cmp	r3, #64	; 0x40
 800706c:	d005      	beq.n	800707a <USBD_StdItfReq+0x26>
 800706e:	2b40      	cmp	r3, #64	; 0x40
 8007070:	d852      	bhi.n	8007118 <USBD_StdItfReq+0xc4>
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <USBD_StdItfReq+0x26>
 8007076:	2b20      	cmp	r3, #32
 8007078:	d14e      	bne.n	8007118 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007080:	b2db      	uxtb	r3, r3
 8007082:	3b01      	subs	r3, #1
 8007084:	2b02      	cmp	r3, #2
 8007086:	d840      	bhi.n	800710a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	889b      	ldrh	r3, [r3, #4]
 800708c:	b2db      	uxtb	r3, r3
 800708e:	2b01      	cmp	r3, #1
 8007090:	d836      	bhi.n	8007100 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	889b      	ldrh	r3, [r3, #4]
 8007096:	b2db      	uxtb	r3, r3
 8007098:	4619      	mov	r1, r3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f7ff fed9 	bl	8006e52 <USBD_CoreFindIF>
 80070a0:	4603      	mov	r3, r0
 80070a2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070a4:	7bbb      	ldrb	r3, [r7, #14]
 80070a6:	2bff      	cmp	r3, #255	; 0xff
 80070a8:	d01d      	beq.n	80070e6 <USBD_StdItfReq+0x92>
 80070aa:	7bbb      	ldrb	r3, [r7, #14]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d11a      	bne.n	80070e6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80070b0:	7bba      	ldrb	r2, [r7, #14]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	32ae      	adds	r2, #174	; 0xae
 80070b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00f      	beq.n	80070e0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80070c0:	7bba      	ldrb	r2, [r7, #14]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80070c8:	7bba      	ldrb	r2, [r7, #14]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	32ae      	adds	r2, #174	; 0xae
 80070ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	4798      	blx	r3
 80070da:	4603      	mov	r3, r0
 80070dc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80070de:	e004      	b.n	80070ea <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80070e0:	2303      	movs	r3, #3
 80070e2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80070e4:	e001      	b.n	80070ea <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80070e6:	2303      	movs	r3, #3
 80070e8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	88db      	ldrh	r3, [r3, #6]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d110      	bne.n	8007114 <USBD_StdItfReq+0xc0>
 80070f2:	7bfb      	ldrb	r3, [r7, #15]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10d      	bne.n	8007114 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fdc7 	bl	8007c8c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80070fe:	e009      	b.n	8007114 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007100:	6839      	ldr	r1, [r7, #0]
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 fcf7 	bl	8007af6 <USBD_CtlError>
          break;
 8007108:	e004      	b.n	8007114 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800710a:	6839      	ldr	r1, [r7, #0]
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 fcf2 	bl	8007af6 <USBD_CtlError>
          break;
 8007112:	e000      	b.n	8007116 <USBD_StdItfReq+0xc2>
          break;
 8007114:	bf00      	nop
      }
      break;
 8007116:	e004      	b.n	8007122 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007118:	6839      	ldr	r1, [r7, #0]
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 fceb 	bl	8007af6 <USBD_CtlError>
      break;
 8007120:	bf00      	nop
  }

  return ret;
 8007122:	7bfb      	ldrb	r3, [r7, #15]
}
 8007124:	4618      	mov	r0, r3
 8007126:	3710      	adds	r7, #16
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007136:	2300      	movs	r3, #0
 8007138:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	889b      	ldrh	r3, [r3, #4]
 800713e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007148:	2b40      	cmp	r3, #64	; 0x40
 800714a:	d007      	beq.n	800715c <USBD_StdEPReq+0x30>
 800714c:	2b40      	cmp	r3, #64	; 0x40
 800714e:	f200 817f 	bhi.w	8007450 <USBD_StdEPReq+0x324>
 8007152:	2b00      	cmp	r3, #0
 8007154:	d02a      	beq.n	80071ac <USBD_StdEPReq+0x80>
 8007156:	2b20      	cmp	r3, #32
 8007158:	f040 817a 	bne.w	8007450 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800715c:	7bbb      	ldrb	r3, [r7, #14]
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f7ff fe83 	bl	8006e6c <USBD_CoreFindEP>
 8007166:	4603      	mov	r3, r0
 8007168:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800716a:	7b7b      	ldrb	r3, [r7, #13]
 800716c:	2bff      	cmp	r3, #255	; 0xff
 800716e:	f000 8174 	beq.w	800745a <USBD_StdEPReq+0x32e>
 8007172:	7b7b      	ldrb	r3, [r7, #13]
 8007174:	2b00      	cmp	r3, #0
 8007176:	f040 8170 	bne.w	800745a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800717a:	7b7a      	ldrb	r2, [r7, #13]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007182:	7b7a      	ldrb	r2, [r7, #13]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	32ae      	adds	r2, #174	; 0xae
 8007188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	f000 8163 	beq.w	800745a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007194:	7b7a      	ldrb	r2, [r7, #13]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	32ae      	adds	r2, #174	; 0xae
 800719a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	6839      	ldr	r1, [r7, #0]
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	4798      	blx	r3
 80071a6:	4603      	mov	r3, r0
 80071a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80071aa:	e156      	b.n	800745a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	785b      	ldrb	r3, [r3, #1]
 80071b0:	2b03      	cmp	r3, #3
 80071b2:	d008      	beq.n	80071c6 <USBD_StdEPReq+0x9a>
 80071b4:	2b03      	cmp	r3, #3
 80071b6:	f300 8145 	bgt.w	8007444 <USBD_StdEPReq+0x318>
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f000 809b 	beq.w	80072f6 <USBD_StdEPReq+0x1ca>
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d03c      	beq.n	800723e <USBD_StdEPReq+0x112>
 80071c4:	e13e      	b.n	8007444 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d002      	beq.n	80071d8 <USBD_StdEPReq+0xac>
 80071d2:	2b03      	cmp	r3, #3
 80071d4:	d016      	beq.n	8007204 <USBD_StdEPReq+0xd8>
 80071d6:	e02c      	b.n	8007232 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80071d8:	7bbb      	ldrb	r3, [r7, #14]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00d      	beq.n	80071fa <USBD_StdEPReq+0xce>
 80071de:	7bbb      	ldrb	r3, [r7, #14]
 80071e0:	2b80      	cmp	r3, #128	; 0x80
 80071e2:	d00a      	beq.n	80071fa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80071e4:	7bbb      	ldrb	r3, [r7, #14]
 80071e6:	4619      	mov	r1, r3
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f001 f97b 	bl	80084e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80071ee:	2180      	movs	r1, #128	; 0x80
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f001 f977 	bl	80084e4 <USBD_LL_StallEP>
 80071f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071f8:	e020      	b.n	800723c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80071fa:	6839      	ldr	r1, [r7, #0]
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fc7a 	bl	8007af6 <USBD_CtlError>
              break;
 8007202:	e01b      	b.n	800723c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	885b      	ldrh	r3, [r3, #2]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10e      	bne.n	800722a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800720c:	7bbb      	ldrb	r3, [r7, #14]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00b      	beq.n	800722a <USBD_StdEPReq+0xfe>
 8007212:	7bbb      	ldrb	r3, [r7, #14]
 8007214:	2b80      	cmp	r3, #128	; 0x80
 8007216:	d008      	beq.n	800722a <USBD_StdEPReq+0xfe>
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	88db      	ldrh	r3, [r3, #6]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d104      	bne.n	800722a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007220:	7bbb      	ldrb	r3, [r7, #14]
 8007222:	4619      	mov	r1, r3
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f001 f95d 	bl	80084e4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 fd2e 	bl	8007c8c <USBD_CtlSendStatus>

              break;
 8007230:	e004      	b.n	800723c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007232:	6839      	ldr	r1, [r7, #0]
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 fc5e 	bl	8007af6 <USBD_CtlError>
              break;
 800723a:	bf00      	nop
          }
          break;
 800723c:	e107      	b.n	800744e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b02      	cmp	r3, #2
 8007248:	d002      	beq.n	8007250 <USBD_StdEPReq+0x124>
 800724a:	2b03      	cmp	r3, #3
 800724c:	d016      	beq.n	800727c <USBD_StdEPReq+0x150>
 800724e:	e04b      	b.n	80072e8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007250:	7bbb      	ldrb	r3, [r7, #14]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00d      	beq.n	8007272 <USBD_StdEPReq+0x146>
 8007256:	7bbb      	ldrb	r3, [r7, #14]
 8007258:	2b80      	cmp	r3, #128	; 0x80
 800725a:	d00a      	beq.n	8007272 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800725c:	7bbb      	ldrb	r3, [r7, #14]
 800725e:	4619      	mov	r1, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f001 f93f 	bl	80084e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007266:	2180      	movs	r1, #128	; 0x80
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f001 f93b 	bl	80084e4 <USBD_LL_StallEP>
 800726e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007270:	e040      	b.n	80072f4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fc3e 	bl	8007af6 <USBD_CtlError>
              break;
 800727a:	e03b      	b.n	80072f4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	885b      	ldrh	r3, [r3, #2]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d136      	bne.n	80072f2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007284:	7bbb      	ldrb	r3, [r7, #14]
 8007286:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800728a:	2b00      	cmp	r3, #0
 800728c:	d004      	beq.n	8007298 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800728e:	7bbb      	ldrb	r3, [r7, #14]
 8007290:	4619      	mov	r1, r3
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f001 f945 	bl	8008522 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fcf7 	bl	8007c8c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800729e:	7bbb      	ldrb	r3, [r7, #14]
 80072a0:	4619      	mov	r1, r3
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff fde2 	bl	8006e6c <USBD_CoreFindEP>
 80072a8:	4603      	mov	r3, r0
 80072aa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072ac:	7b7b      	ldrb	r3, [r7, #13]
 80072ae:	2bff      	cmp	r3, #255	; 0xff
 80072b0:	d01f      	beq.n	80072f2 <USBD_StdEPReq+0x1c6>
 80072b2:	7b7b      	ldrb	r3, [r7, #13]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d11c      	bne.n	80072f2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80072b8:	7b7a      	ldrb	r2, [r7, #13]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80072c0:	7b7a      	ldrb	r2, [r7, #13]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	32ae      	adds	r2, #174	; 0xae
 80072c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d010      	beq.n	80072f2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80072d0:	7b7a      	ldrb	r2, [r7, #13]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	32ae      	adds	r2, #174	; 0xae
 80072d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	6839      	ldr	r1, [r7, #0]
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	4798      	blx	r3
 80072e2:	4603      	mov	r3, r0
 80072e4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80072e6:	e004      	b.n	80072f2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80072e8:	6839      	ldr	r1, [r7, #0]
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fc03 	bl	8007af6 <USBD_CtlError>
              break;
 80072f0:	e000      	b.n	80072f4 <USBD_StdEPReq+0x1c8>
              break;
 80072f2:	bf00      	nop
          }
          break;
 80072f4:	e0ab      	b.n	800744e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d002      	beq.n	8007308 <USBD_StdEPReq+0x1dc>
 8007302:	2b03      	cmp	r3, #3
 8007304:	d032      	beq.n	800736c <USBD_StdEPReq+0x240>
 8007306:	e097      	b.n	8007438 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007308:	7bbb      	ldrb	r3, [r7, #14]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d007      	beq.n	800731e <USBD_StdEPReq+0x1f2>
 800730e:	7bbb      	ldrb	r3, [r7, #14]
 8007310:	2b80      	cmp	r3, #128	; 0x80
 8007312:	d004      	beq.n	800731e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fbed 	bl	8007af6 <USBD_CtlError>
                break;
 800731c:	e091      	b.n	8007442 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800731e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007322:	2b00      	cmp	r3, #0
 8007324:	da0b      	bge.n	800733e <USBD_StdEPReq+0x212>
 8007326:	7bbb      	ldrb	r3, [r7, #14]
 8007328:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800732c:	4613      	mov	r3, r2
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4413      	add	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	3310      	adds	r3, #16
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	4413      	add	r3, r2
 800733a:	3304      	adds	r3, #4
 800733c:	e00b      	b.n	8007356 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800733e:	7bbb      	ldrb	r3, [r7, #14]
 8007340:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007344:	4613      	mov	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4413      	add	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	4413      	add	r3, r2
 8007354:	3304      	adds	r3, #4
 8007356:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2202      	movs	r2, #2
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fc37 	bl	8007bd8 <USBD_CtlSendData>
              break;
 800736a:	e06a      	b.n	8007442 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800736c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007370:	2b00      	cmp	r3, #0
 8007372:	da11      	bge.n	8007398 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007374:	7bbb      	ldrb	r3, [r7, #14]
 8007376:	f003 020f 	and.w	r2, r3, #15
 800737a:	6879      	ldr	r1, [r7, #4]
 800737c:	4613      	mov	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	440b      	add	r3, r1
 8007386:	3324      	adds	r3, #36	; 0x24
 8007388:	881b      	ldrh	r3, [r3, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d117      	bne.n	80073be <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800738e:	6839      	ldr	r1, [r7, #0]
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 fbb0 	bl	8007af6 <USBD_CtlError>
                  break;
 8007396:	e054      	b.n	8007442 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007398:	7bbb      	ldrb	r3, [r7, #14]
 800739a:	f003 020f 	and.w	r2, r3, #15
 800739e:	6879      	ldr	r1, [r7, #4]
 80073a0:	4613      	mov	r3, r2
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	4413      	add	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	440b      	add	r3, r1
 80073aa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80073ae:	881b      	ldrh	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d104      	bne.n	80073be <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80073b4:	6839      	ldr	r1, [r7, #0]
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fb9d 	bl	8007af6 <USBD_CtlError>
                  break;
 80073bc:	e041      	b.n	8007442 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80073be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	da0b      	bge.n	80073de <USBD_StdEPReq+0x2b2>
 80073c6:	7bbb      	ldrb	r3, [r7, #14]
 80073c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80073cc:	4613      	mov	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	3310      	adds	r3, #16
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	4413      	add	r3, r2
 80073da:	3304      	adds	r3, #4
 80073dc:	e00b      	b.n	80073f6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80073de:	7bbb      	ldrb	r3, [r7, #14]
 80073e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80073e4:	4613      	mov	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	4413      	add	r3, r2
 80073f4:	3304      	adds	r3, #4
 80073f6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80073f8:	7bbb      	ldrb	r3, [r7, #14]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d002      	beq.n	8007404 <USBD_StdEPReq+0x2d8>
 80073fe:	7bbb      	ldrb	r3, [r7, #14]
 8007400:	2b80      	cmp	r3, #128	; 0x80
 8007402:	d103      	bne.n	800740c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]
 800740a:	e00e      	b.n	800742a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800740c:	7bbb      	ldrb	r3, [r7, #14]
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f001 f8a5 	bl	8008560 <USBD_LL_IsStallEP>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d003      	beq.n	8007424 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2201      	movs	r2, #1
 8007420:	601a      	str	r2, [r3, #0]
 8007422:	e002      	b.n	800742a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2202      	movs	r2, #2
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fbd1 	bl	8007bd8 <USBD_CtlSendData>
              break;
 8007436:	e004      	b.n	8007442 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007438:	6839      	ldr	r1, [r7, #0]
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 fb5b 	bl	8007af6 <USBD_CtlError>
              break;
 8007440:	bf00      	nop
          }
          break;
 8007442:	e004      	b.n	800744e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007444:	6839      	ldr	r1, [r7, #0]
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 fb55 	bl	8007af6 <USBD_CtlError>
          break;
 800744c:	bf00      	nop
      }
      break;
 800744e:	e005      	b.n	800745c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007450:	6839      	ldr	r1, [r7, #0]
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 fb4f 	bl	8007af6 <USBD_CtlError>
      break;
 8007458:	e000      	b.n	800745c <USBD_StdEPReq+0x330>
      break;
 800745a:	bf00      	nop
  }

  return ret;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007472:	2300      	movs	r3, #0
 8007474:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007476:	2300      	movs	r3, #0
 8007478:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800747a:	2300      	movs	r3, #0
 800747c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	885b      	ldrh	r3, [r3, #2]
 8007482:	0a1b      	lsrs	r3, r3, #8
 8007484:	b29b      	uxth	r3, r3
 8007486:	3b01      	subs	r3, #1
 8007488:	2b06      	cmp	r3, #6
 800748a:	f200 8128 	bhi.w	80076de <USBD_GetDescriptor+0x276>
 800748e:	a201      	add	r2, pc, #4	; (adr r2, 8007494 <USBD_GetDescriptor+0x2c>)
 8007490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007494:	080074b1 	.word	0x080074b1
 8007498:	080074c9 	.word	0x080074c9
 800749c:	08007509 	.word	0x08007509
 80074a0:	080076df 	.word	0x080076df
 80074a4:	080076df 	.word	0x080076df
 80074a8:	0800767f 	.word	0x0800767f
 80074ac:	080076ab 	.word	0x080076ab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	7c12      	ldrb	r2, [r2, #16]
 80074bc:	f107 0108 	add.w	r1, r7, #8
 80074c0:	4610      	mov	r0, r2
 80074c2:	4798      	blx	r3
 80074c4:	60f8      	str	r0, [r7, #12]
      break;
 80074c6:	e112      	b.n	80076ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	7c1b      	ldrb	r3, [r3, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10d      	bne.n	80074ec <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d8:	f107 0208 	add.w	r2, r7, #8
 80074dc:	4610      	mov	r0, r2
 80074de:	4798      	blx	r3
 80074e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	3301      	adds	r3, #1
 80074e6:	2202      	movs	r2, #2
 80074e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80074ea:	e100      	b.n	80076ee <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f4:	f107 0208 	add.w	r2, r7, #8
 80074f8:	4610      	mov	r0, r2
 80074fa:	4798      	blx	r3
 80074fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	3301      	adds	r3, #1
 8007502:	2202      	movs	r2, #2
 8007504:	701a      	strb	r2, [r3, #0]
      break;
 8007506:	e0f2      	b.n	80076ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	885b      	ldrh	r3, [r3, #2]
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b05      	cmp	r3, #5
 8007510:	f200 80ac 	bhi.w	800766c <USBD_GetDescriptor+0x204>
 8007514:	a201      	add	r2, pc, #4	; (adr r2, 800751c <USBD_GetDescriptor+0xb4>)
 8007516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751a:	bf00      	nop
 800751c:	08007535 	.word	0x08007535
 8007520:	08007569 	.word	0x08007569
 8007524:	0800759d 	.word	0x0800759d
 8007528:	080075d1 	.word	0x080075d1
 800752c:	08007605 	.word	0x08007605
 8007530:	08007639 	.word	0x08007639
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00b      	beq.n	8007558 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	7c12      	ldrb	r2, [r2, #16]
 800754c:	f107 0108 	add.w	r1, r7, #8
 8007550:	4610      	mov	r0, r2
 8007552:	4798      	blx	r3
 8007554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007556:	e091      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007558:	6839      	ldr	r1, [r7, #0]
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 facb 	bl	8007af6 <USBD_CtlError>
            err++;
 8007560:	7afb      	ldrb	r3, [r7, #11]
 8007562:	3301      	adds	r3, #1
 8007564:	72fb      	strb	r3, [r7, #11]
          break;
 8007566:	e089      	b.n	800767c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00b      	beq.n	800758c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	7c12      	ldrb	r2, [r2, #16]
 8007580:	f107 0108 	add.w	r1, r7, #8
 8007584:	4610      	mov	r0, r2
 8007586:	4798      	blx	r3
 8007588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800758a:	e077      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800758c:	6839      	ldr	r1, [r7, #0]
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 fab1 	bl	8007af6 <USBD_CtlError>
            err++;
 8007594:	7afb      	ldrb	r3, [r7, #11]
 8007596:	3301      	adds	r3, #1
 8007598:	72fb      	strb	r3, [r7, #11]
          break;
 800759a:	e06f      	b.n	800767c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00b      	beq.n	80075c0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	7c12      	ldrb	r2, [r2, #16]
 80075b4:	f107 0108 	add.w	r1, r7, #8
 80075b8:	4610      	mov	r0, r2
 80075ba:	4798      	blx	r3
 80075bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075be:	e05d      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80075c0:	6839      	ldr	r1, [r7, #0]
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fa97 	bl	8007af6 <USBD_CtlError>
            err++;
 80075c8:	7afb      	ldrb	r3, [r7, #11]
 80075ca:	3301      	adds	r3, #1
 80075cc:	72fb      	strb	r3, [r7, #11]
          break;
 80075ce:	e055      	b.n	800767c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00b      	beq.n	80075f4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	7c12      	ldrb	r2, [r2, #16]
 80075e8:	f107 0108 	add.w	r1, r7, #8
 80075ec:	4610      	mov	r0, r2
 80075ee:	4798      	blx	r3
 80075f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075f2:	e043      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80075f4:	6839      	ldr	r1, [r7, #0]
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fa7d 	bl	8007af6 <USBD_CtlError>
            err++;
 80075fc:	7afb      	ldrb	r3, [r7, #11]
 80075fe:	3301      	adds	r3, #1
 8007600:	72fb      	strb	r3, [r7, #11]
          break;
 8007602:	e03b      	b.n	800767c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00b      	beq.n	8007628 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	7c12      	ldrb	r2, [r2, #16]
 800761c:	f107 0108 	add.w	r1, r7, #8
 8007620:	4610      	mov	r0, r2
 8007622:	4798      	blx	r3
 8007624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007626:	e029      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 fa63 	bl	8007af6 <USBD_CtlError>
            err++;
 8007630:	7afb      	ldrb	r3, [r7, #11]
 8007632:	3301      	adds	r3, #1
 8007634:	72fb      	strb	r3, [r7, #11]
          break;
 8007636:	e021      	b.n	800767c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00b      	beq.n	800765c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	7c12      	ldrb	r2, [r2, #16]
 8007650:	f107 0108 	add.w	r1, r7, #8
 8007654:	4610      	mov	r0, r2
 8007656:	4798      	blx	r3
 8007658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800765a:	e00f      	b.n	800767c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800765c:	6839      	ldr	r1, [r7, #0]
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 fa49 	bl	8007af6 <USBD_CtlError>
            err++;
 8007664:	7afb      	ldrb	r3, [r7, #11]
 8007666:	3301      	adds	r3, #1
 8007668:	72fb      	strb	r3, [r7, #11]
          break;
 800766a:	e007      	b.n	800767c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800766c:	6839      	ldr	r1, [r7, #0]
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fa41 	bl	8007af6 <USBD_CtlError>
          err++;
 8007674:	7afb      	ldrb	r3, [r7, #11]
 8007676:	3301      	adds	r3, #1
 8007678:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800767a:	bf00      	nop
      }
      break;
 800767c:	e037      	b.n	80076ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	7c1b      	ldrb	r3, [r3, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d109      	bne.n	800769a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800768c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800768e:	f107 0208 	add.w	r2, r7, #8
 8007692:	4610      	mov	r0, r2
 8007694:	4798      	blx	r3
 8007696:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007698:	e029      	b.n	80076ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800769a:	6839      	ldr	r1, [r7, #0]
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 fa2a 	bl	8007af6 <USBD_CtlError>
        err++;
 80076a2:	7afb      	ldrb	r3, [r7, #11]
 80076a4:	3301      	adds	r3, #1
 80076a6:	72fb      	strb	r3, [r7, #11]
      break;
 80076a8:	e021      	b.n	80076ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	7c1b      	ldrb	r3, [r3, #16]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10d      	bne.n	80076ce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ba:	f107 0208 	add.w	r2, r7, #8
 80076be:	4610      	mov	r0, r2
 80076c0:	4798      	blx	r3
 80076c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	3301      	adds	r3, #1
 80076c8:	2207      	movs	r2, #7
 80076ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80076cc:	e00f      	b.n	80076ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 fa10 	bl	8007af6 <USBD_CtlError>
        err++;
 80076d6:	7afb      	ldrb	r3, [r7, #11]
 80076d8:	3301      	adds	r3, #1
 80076da:	72fb      	strb	r3, [r7, #11]
      break;
 80076dc:	e007      	b.n	80076ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80076de:	6839      	ldr	r1, [r7, #0]
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f000 fa08 	bl	8007af6 <USBD_CtlError>
      err++;
 80076e6:	7afb      	ldrb	r3, [r7, #11]
 80076e8:	3301      	adds	r3, #1
 80076ea:	72fb      	strb	r3, [r7, #11]
      break;
 80076ec:	bf00      	nop
  }

  if (err != 0U)
 80076ee:	7afb      	ldrb	r3, [r7, #11]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d11e      	bne.n	8007732 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	88db      	ldrh	r3, [r3, #6]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d016      	beq.n	800772a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80076fc:	893b      	ldrh	r3, [r7, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00e      	beq.n	8007720 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	88da      	ldrh	r2, [r3, #6]
 8007706:	893b      	ldrh	r3, [r7, #8]
 8007708:	4293      	cmp	r3, r2
 800770a:	bf28      	it	cs
 800770c:	4613      	movcs	r3, r2
 800770e:	b29b      	uxth	r3, r3
 8007710:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007712:	893b      	ldrh	r3, [r7, #8]
 8007714:	461a      	mov	r2, r3
 8007716:	68f9      	ldr	r1, [r7, #12]
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fa5d 	bl	8007bd8 <USBD_CtlSendData>
 800771e:	e009      	b.n	8007734 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007720:	6839      	ldr	r1, [r7, #0]
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 f9e7 	bl	8007af6 <USBD_CtlError>
 8007728:	e004      	b.n	8007734 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 faae 	bl	8007c8c <USBD_CtlSendStatus>
 8007730:	e000      	b.n	8007734 <USBD_GetDescriptor+0x2cc>
    return;
 8007732:	bf00      	nop
  }
}
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop

0800773c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	889b      	ldrh	r3, [r3, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d131      	bne.n	80077b2 <USBD_SetAddress+0x76>
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	88db      	ldrh	r3, [r3, #6]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d12d      	bne.n	80077b2 <USBD_SetAddress+0x76>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	885b      	ldrh	r3, [r3, #2]
 800775a:	2b7f      	cmp	r3, #127	; 0x7f
 800775c:	d829      	bhi.n	80077b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	885b      	ldrh	r3, [r3, #2]
 8007762:	b2db      	uxtb	r3, r3
 8007764:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007768:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b03      	cmp	r3, #3
 8007774:	d104      	bne.n	8007780 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 f9bc 	bl	8007af6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800777e:	e01d      	b.n	80077bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	7bfa      	ldrb	r2, [r7, #15]
 8007784:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007788:	7bfb      	ldrb	r3, [r7, #15]
 800778a:	4619      	mov	r1, r3
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 ff13 	bl	80085b8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 fa7a 	bl	8007c8c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007798:	7bfb      	ldrb	r3, [r7, #15]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d004      	beq.n	80077a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2202      	movs	r2, #2
 80077a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077a6:	e009      	b.n	80077bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077b0:	e004      	b.n	80077bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80077b2:	6839      	ldr	r1, [r7, #0]
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 f99e 	bl	8007af6 <USBD_CtlError>
  }
}
 80077ba:	bf00      	nop
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80077ce:	2300      	movs	r3, #0
 80077d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	885b      	ldrh	r3, [r3, #2]
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	4b4e      	ldr	r3, [pc, #312]	; (8007914 <USBD_SetConfig+0x150>)
 80077da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80077dc:	4b4d      	ldr	r3, [pc, #308]	; (8007914 <USBD_SetConfig+0x150>)
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d905      	bls.n	80077f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80077e4:	6839      	ldr	r1, [r7, #0]
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f985 	bl	8007af6 <USBD_CtlError>
    return USBD_FAIL;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e08c      	b.n	800790a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b02      	cmp	r3, #2
 80077fa:	d002      	beq.n	8007802 <USBD_SetConfig+0x3e>
 80077fc:	2b03      	cmp	r3, #3
 80077fe:	d029      	beq.n	8007854 <USBD_SetConfig+0x90>
 8007800:	e075      	b.n	80078ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007802:	4b44      	ldr	r3, [pc, #272]	; (8007914 <USBD_SetConfig+0x150>)
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d020      	beq.n	800784c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800780a:	4b42      	ldr	r3, [pc, #264]	; (8007914 <USBD_SetConfig+0x150>)
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	461a      	mov	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007814:	4b3f      	ldr	r3, [pc, #252]	; (8007914 <USBD_SetConfig+0x150>)
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7fe ffe7 	bl	80067ee <USBD_SetClassConfig>
 8007820:	4603      	mov	r3, r0
 8007822:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007824:	7bfb      	ldrb	r3, [r7, #15]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d008      	beq.n	800783c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800782a:	6839      	ldr	r1, [r7, #0]
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f962 	bl	8007af6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2202      	movs	r2, #2
 8007836:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800783a:	e065      	b.n	8007908 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fa25 	bl	8007c8c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2203      	movs	r2, #3
 8007846:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800784a:	e05d      	b.n	8007908 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fa1d 	bl	8007c8c <USBD_CtlSendStatus>
      break;
 8007852:	e059      	b.n	8007908 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007854:	4b2f      	ldr	r3, [pc, #188]	; (8007914 <USBD_SetConfig+0x150>)
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d112      	bne.n	8007882 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2202      	movs	r2, #2
 8007860:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007864:	4b2b      	ldr	r3, [pc, #172]	; (8007914 <USBD_SetConfig+0x150>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	461a      	mov	r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800786e:	4b29      	ldr	r3, [pc, #164]	; (8007914 <USBD_SetConfig+0x150>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	4619      	mov	r1, r3
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f7fe ffd6 	bl	8006826 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fa06 	bl	8007c8c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007880:	e042      	b.n	8007908 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007882:	4b24      	ldr	r3, [pc, #144]	; (8007914 <USBD_SetConfig+0x150>)
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	461a      	mov	r2, r3
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	429a      	cmp	r2, r3
 800788e:	d02a      	beq.n	80078e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	b2db      	uxtb	r3, r3
 8007896:	4619      	mov	r1, r3
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7fe ffc4 	bl	8006826 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800789e:	4b1d      	ldr	r3, [pc, #116]	; (8007914 <USBD_SetConfig+0x150>)
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	461a      	mov	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80078a8:	4b1a      	ldr	r3, [pc, #104]	; (8007914 <USBD_SetConfig+0x150>)
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	4619      	mov	r1, r3
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7fe ff9d 	bl	80067ee <USBD_SetClassConfig>
 80078b4:	4603      	mov	r3, r0
 80078b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80078b8:	7bfb      	ldrb	r3, [r7, #15]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00f      	beq.n	80078de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80078be:	6839      	ldr	r1, [r7, #0]
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f918 	bl	8007af6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7fe ffa9 	bl	8006826 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80078dc:	e014      	b.n	8007908 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f9d4 	bl	8007c8c <USBD_CtlSendStatus>
      break;
 80078e4:	e010      	b.n	8007908 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f9d0 	bl	8007c8c <USBD_CtlSendStatus>
      break;
 80078ec:	e00c      	b.n	8007908 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 f900 	bl	8007af6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80078f6:	4b07      	ldr	r3, [pc, #28]	; (8007914 <USBD_SetConfig+0x150>)
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	4619      	mov	r1, r3
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7fe ff92 	bl	8006826 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007902:	2303      	movs	r3, #3
 8007904:	73fb      	strb	r3, [r7, #15]
      break;
 8007906:	bf00      	nop
  }

  return ret;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000274 	.word	0x20000274

08007918 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	88db      	ldrh	r3, [r3, #6]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d004      	beq.n	8007934 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800792a:	6839      	ldr	r1, [r7, #0]
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f8e2 	bl	8007af6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007932:	e023      	b.n	800797c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800793a:	b2db      	uxtb	r3, r3
 800793c:	2b02      	cmp	r3, #2
 800793e:	dc02      	bgt.n	8007946 <USBD_GetConfig+0x2e>
 8007940:	2b00      	cmp	r3, #0
 8007942:	dc03      	bgt.n	800794c <USBD_GetConfig+0x34>
 8007944:	e015      	b.n	8007972 <USBD_GetConfig+0x5a>
 8007946:	2b03      	cmp	r3, #3
 8007948:	d00b      	beq.n	8007962 <USBD_GetConfig+0x4a>
 800794a:	e012      	b.n	8007972 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3308      	adds	r3, #8
 8007956:	2201      	movs	r2, #1
 8007958:	4619      	mov	r1, r3
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f93c 	bl	8007bd8 <USBD_CtlSendData>
        break;
 8007960:	e00c      	b.n	800797c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	3304      	adds	r3, #4
 8007966:	2201      	movs	r2, #1
 8007968:	4619      	mov	r1, r3
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f934 	bl	8007bd8 <USBD_CtlSendData>
        break;
 8007970:	e004      	b.n	800797c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007972:	6839      	ldr	r1, [r7, #0]
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f8be 	bl	8007af6 <USBD_CtlError>
        break;
 800797a:	bf00      	nop
}
 800797c:	bf00      	nop
 800797e:	3708      	adds	r7, #8
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007994:	b2db      	uxtb	r3, r3
 8007996:	3b01      	subs	r3, #1
 8007998:	2b02      	cmp	r3, #2
 800799a:	d81e      	bhi.n	80079da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	88db      	ldrh	r3, [r3, #6]
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d004      	beq.n	80079ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80079a4:	6839      	ldr	r1, [r7, #0]
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 f8a5 	bl	8007af6 <USBD_CtlError>
        break;
 80079ac:	e01a      	b.n	80079e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2201      	movs	r2, #1
 80079b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d005      	beq.n	80079ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f043 0202 	orr.w	r2, r3, #2
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	330c      	adds	r3, #12
 80079ce:	2202      	movs	r2, #2
 80079d0:	4619      	mov	r1, r3
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f900 	bl	8007bd8 <USBD_CtlSendData>
      break;
 80079d8:	e004      	b.n	80079e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f88a 	bl	8007af6 <USBD_CtlError>
      break;
 80079e2:	bf00      	nop
  }
}
 80079e4:	bf00      	nop
 80079e6:	3708      	adds	r7, #8
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b082      	sub	sp, #8
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	885b      	ldrh	r3, [r3, #2]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d107      	bne.n	8007a0e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f940 	bl	8007c8c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007a0c:	e013      	b.n	8007a36 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	885b      	ldrh	r3, [r3, #2]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d10b      	bne.n	8007a2e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	889b      	ldrh	r3, [r3, #4]
 8007a1a:	0a1b      	lsrs	r3, r3, #8
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f930 	bl	8007c8c <USBD_CtlSendStatus>
}
 8007a2c:	e003      	b.n	8007a36 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007a2e:	6839      	ldr	r1, [r7, #0]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f860 	bl	8007af6 <USBD_CtlError>
}
 8007a36:	bf00      	nop
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b082      	sub	sp, #8
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	3b01      	subs	r3, #1
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d80b      	bhi.n	8007a6e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	885b      	ldrh	r3, [r3, #2]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d10c      	bne.n	8007a78 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f910 	bl	8007c8c <USBD_CtlSendStatus>
      }
      break;
 8007a6c:	e004      	b.n	8007a78 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007a6e:	6839      	ldr	r1, [r7, #0]
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f840 	bl	8007af6 <USBD_CtlError>
      break;
 8007a76:	e000      	b.n	8007a7a <USBD_ClrFeature+0x3c>
      break;
 8007a78:	bf00      	nop
  }
}
 8007a7a:	bf00      	nop
 8007a7c:	3708      	adds	r7, #8
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b084      	sub	sp, #16
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
 8007a8a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	781a      	ldrb	r2, [r3, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	781a      	ldrb	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007aac:	68f8      	ldr	r0, [r7, #12]
 8007aae:	f7ff fa41 	bl	8006f34 <SWAPBYTE>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	3301      	adds	r3, #1
 8007abe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f7ff fa34 	bl	8006f34 <SWAPBYTE>
 8007acc:	4603      	mov	r3, r0
 8007ace:	461a      	mov	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	3301      	adds	r3, #1
 8007ade:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f7ff fa27 	bl	8006f34 <SWAPBYTE>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	461a      	mov	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	80da      	strh	r2, [r3, #6]
}
 8007aee:	bf00      	nop
 8007af0:	3710      	adds	r7, #16
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b082      	sub	sp, #8
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
 8007afe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b00:	2180      	movs	r1, #128	; 0x80
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 fcee 	bl	80084e4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007b08:	2100      	movs	r1, #0
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 fcea 	bl	80084e4 <USBD_LL_StallEP>
}
 8007b10:	bf00      	nop
 8007b12:	3708      	adds	r7, #8
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d036      	beq.n	8007b9c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007b32:	6938      	ldr	r0, [r7, #16]
 8007b34:	f000 f836 	bl	8007ba4 <USBD_GetLen>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	005b      	lsls	r3, r3, #1
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007b46:	7dfb      	ldrb	r3, [r7, #23]
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	7812      	ldrb	r2, [r2, #0]
 8007b50:	701a      	strb	r2, [r3, #0]
  idx++;
 8007b52:	7dfb      	ldrb	r3, [r7, #23]
 8007b54:	3301      	adds	r3, #1
 8007b56:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007b58:	7dfb      	ldrb	r3, [r7, #23]
 8007b5a:	68ba      	ldr	r2, [r7, #8]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	2203      	movs	r2, #3
 8007b60:	701a      	strb	r2, [r3, #0]
  idx++;
 8007b62:	7dfb      	ldrb	r3, [r7, #23]
 8007b64:	3301      	adds	r3, #1
 8007b66:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007b68:	e013      	b.n	8007b92 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007b6a:	7dfb      	ldrb	r3, [r7, #23]
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	4413      	add	r3, r2
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	7812      	ldrb	r2, [r2, #0]
 8007b74:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	613b      	str	r3, [r7, #16]
    idx++;
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007b82:	7dfb      	ldrb	r3, [r7, #23]
 8007b84:	68ba      	ldr	r2, [r7, #8]
 8007b86:	4413      	add	r3, r2
 8007b88:	2200      	movs	r2, #0
 8007b8a:	701a      	strb	r2, [r3, #0]
    idx++;
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1e7      	bne.n	8007b6a <USBD_GetString+0x52>
 8007b9a:	e000      	b.n	8007b9e <USBD_GetString+0x86>
    return;
 8007b9c:	bf00      	nop
  }
}
 8007b9e:	3718      	adds	r7, #24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007bb4:	e005      	b.n	8007bc2 <USBD_GetLen+0x1e>
  {
    len++;
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1f5      	bne.n	8007bb6 <USBD_GetLen+0x12>
  }

  return len;
 8007bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2202      	movs	r2, #2
 8007be8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f000 fcf9 	bl	80085f6 <USBD_LL_Transmit>

  return USBD_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b084      	sub	sp, #16
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	2100      	movs	r1, #0
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 fce8 	bl	80085f6 <USBD_LL_Transmit>

  return USBD_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3710      	adds	r7, #16
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2203      	movs	r2, #3
 8007c40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	2100      	movs	r1, #0
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 fcec 	bl	8008638 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3710      	adds	r7, #16
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}

08007c6a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007c6a:	b580      	push	{r7, lr}
 8007c6c:	b084      	sub	sp, #16
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	60f8      	str	r0, [r7, #12]
 8007c72:	60b9      	str	r1, [r7, #8]
 8007c74:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	f000 fcdb 	bl	8008638 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2204      	movs	r2, #4
 8007c98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 fca7 	bl	80085f6 <USBD_LL_Transmit>

  return USBD_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3708      	adds	r7, #8
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b082      	sub	sp, #8
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2205      	movs	r2, #5
 8007cbe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fcb5 	bl	8008638 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	4912      	ldr	r1, [pc, #72]	; (8007d28 <MX_USB_DEVICE_Init+0x50>)
 8007ce0:	4812      	ldr	r0, [pc, #72]	; (8007d2c <MX_USB_DEVICE_Init+0x54>)
 8007ce2:	f7fe fd07 	bl	80066f4 <USBD_Init>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007cec:	f7f8 ff62 	bl	8000bb4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007cf0:	490f      	ldr	r1, [pc, #60]	; (8007d30 <MX_USB_DEVICE_Init+0x58>)
 8007cf2:	480e      	ldr	r0, [pc, #56]	; (8007d2c <MX_USB_DEVICE_Init+0x54>)
 8007cf4:	f7fe fd2e 	bl	8006754 <USBD_RegisterClass>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d001      	beq.n	8007d02 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007cfe:	f7f8 ff59 	bl	8000bb4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007d02:	490c      	ldr	r1, [pc, #48]	; (8007d34 <MX_USB_DEVICE_Init+0x5c>)
 8007d04:	4809      	ldr	r0, [pc, #36]	; (8007d2c <MX_USB_DEVICE_Init+0x54>)
 8007d06:	f7fe fc1f 	bl	8006548 <USBD_CDC_RegisterInterface>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007d10:	f7f8 ff50 	bl	8000bb4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007d14:	4805      	ldr	r0, [pc, #20]	; (8007d2c <MX_USB_DEVICE_Init+0x54>)
 8007d16:	f7fe fd53 	bl	80067c0 <USBD_Start>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007d20:	f7f8 ff48 	bl	8000bb4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007d24:	bf00      	nop
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	200000ac 	.word	0x200000ac
 8007d2c:	20000278 	.word	0x20000278
 8007d30:	20000018 	.word	0x20000018
 8007d34:	20000098 	.word	0x20000098

08007d38 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	4905      	ldr	r1, [pc, #20]	; (8007d54 <CDC_Init_FS+0x1c>)
 8007d40:	4805      	ldr	r0, [pc, #20]	; (8007d58 <CDC_Init_FS+0x20>)
 8007d42:	f7fe fc1b 	bl	800657c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007d46:	4905      	ldr	r1, [pc, #20]	; (8007d5c <CDC_Init_FS+0x24>)
 8007d48:	4803      	ldr	r0, [pc, #12]	; (8007d58 <CDC_Init_FS+0x20>)
 8007d4a:	f7fe fc39 	bl	80065c0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007d4e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	20000d54 	.word	0x20000d54
 8007d58:	20000278 	.word	0x20000278
 8007d5c:	20000554 	.word	0x20000554

08007d60 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007d64:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	4603      	mov	r3, r0
 8007d78:	6039      	str	r1, [r7, #0]
 8007d7a:	71fb      	strb	r3, [r7, #7]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007d80:	79fb      	ldrb	r3, [r7, #7]
 8007d82:	2b23      	cmp	r3, #35	; 0x23
 8007d84:	d84a      	bhi.n	8007e1c <CDC_Control_FS+0xac>
 8007d86:	a201      	add	r2, pc, #4	; (adr r2, 8007d8c <CDC_Control_FS+0x1c>)
 8007d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d8c:	08007e1d 	.word	0x08007e1d
 8007d90:	08007e1d 	.word	0x08007e1d
 8007d94:	08007e1d 	.word	0x08007e1d
 8007d98:	08007e1d 	.word	0x08007e1d
 8007d9c:	08007e1d 	.word	0x08007e1d
 8007da0:	08007e1d 	.word	0x08007e1d
 8007da4:	08007e1d 	.word	0x08007e1d
 8007da8:	08007e1d 	.word	0x08007e1d
 8007dac:	08007e1d 	.word	0x08007e1d
 8007db0:	08007e1d 	.word	0x08007e1d
 8007db4:	08007e1d 	.word	0x08007e1d
 8007db8:	08007e1d 	.word	0x08007e1d
 8007dbc:	08007e1d 	.word	0x08007e1d
 8007dc0:	08007e1d 	.word	0x08007e1d
 8007dc4:	08007e1d 	.word	0x08007e1d
 8007dc8:	08007e1d 	.word	0x08007e1d
 8007dcc:	08007e1d 	.word	0x08007e1d
 8007dd0:	08007e1d 	.word	0x08007e1d
 8007dd4:	08007e1d 	.word	0x08007e1d
 8007dd8:	08007e1d 	.word	0x08007e1d
 8007ddc:	08007e1d 	.word	0x08007e1d
 8007de0:	08007e1d 	.word	0x08007e1d
 8007de4:	08007e1d 	.word	0x08007e1d
 8007de8:	08007e1d 	.word	0x08007e1d
 8007dec:	08007e1d 	.word	0x08007e1d
 8007df0:	08007e1d 	.word	0x08007e1d
 8007df4:	08007e1d 	.word	0x08007e1d
 8007df8:	08007e1d 	.word	0x08007e1d
 8007dfc:	08007e1d 	.word	0x08007e1d
 8007e00:	08007e1d 	.word	0x08007e1d
 8007e04:	08007e1d 	.word	0x08007e1d
 8007e08:	08007e1d 	.word	0x08007e1d
 8007e0c:	08007e1d 	.word	0x08007e1d
 8007e10:	08007e1d 	.word	0x08007e1d
 8007e14:	08007e1d 	.word	0x08007e1d
 8007e18:	08007e1d 	.word	0x08007e1d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007e1c:	bf00      	nop
  }

  return (USBD_OK);
 8007e1e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	4805      	ldr	r0, [pc, #20]	; (8007e50 <CDC_Receive_FS+0x24>)
 8007e3a:	f7fe fbc1 	bl	80065c0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007e3e:	4804      	ldr	r0, [pc, #16]	; (8007e50 <CDC_Receive_FS+0x24>)
 8007e40:	f7fe fc22 	bl	8006688 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007e44:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20000278 	.word	0x20000278

08007e54 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007e64:	4b0d      	ldr	r3, [pc, #52]	; (8007e9c <CDC_Transmit_FS+0x48>)
 8007e66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e6a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007e76:	2301      	movs	r3, #1
 8007e78:	e00b      	b.n	8007e92 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007e7a:	887b      	ldrh	r3, [r7, #2]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	6879      	ldr	r1, [r7, #4]
 8007e80:	4806      	ldr	r0, [pc, #24]	; (8007e9c <CDC_Transmit_FS+0x48>)
 8007e82:	f7fe fb7b 	bl	800657c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007e86:	4805      	ldr	r0, [pc, #20]	; (8007e9c <CDC_Transmit_FS+0x48>)
 8007e88:	f7fe fbb8 	bl	80065fc <USBD_CDC_TransmitPacket>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	20000278 	.word	0x20000278

08007ea0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b087      	sub	sp, #28
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007eb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	371c      	adds	r7, #28
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
	...

08007ec4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	4603      	mov	r3, r0
 8007ecc:	6039      	str	r1, [r7, #0]
 8007ece:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2212      	movs	r2, #18
 8007ed4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007ed6:	4b03      	ldr	r3, [pc, #12]	; (8007ee4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr
 8007ee4:	200000c8 	.word	0x200000c8

08007ee8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	4603      	mov	r3, r0
 8007ef0:	6039      	str	r1, [r7, #0]
 8007ef2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2204      	movs	r2, #4
 8007ef8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007efa:	4b03      	ldr	r3, [pc, #12]	; (8007f08 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr
 8007f08:	200000dc 	.word	0x200000dc

08007f0c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b082      	sub	sp, #8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	4603      	mov	r3, r0
 8007f14:	6039      	str	r1, [r7, #0]
 8007f16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007f18:	79fb      	ldrb	r3, [r7, #7]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d105      	bne.n	8007f2a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007f1e:	683a      	ldr	r2, [r7, #0]
 8007f20:	4907      	ldr	r1, [pc, #28]	; (8007f40 <USBD_FS_ProductStrDescriptor+0x34>)
 8007f22:	4808      	ldr	r0, [pc, #32]	; (8007f44 <USBD_FS_ProductStrDescriptor+0x38>)
 8007f24:	f7ff fdf8 	bl	8007b18 <USBD_GetString>
 8007f28:	e004      	b.n	8007f34 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007f2a:	683a      	ldr	r2, [r7, #0]
 8007f2c:	4904      	ldr	r1, [pc, #16]	; (8007f40 <USBD_FS_ProductStrDescriptor+0x34>)
 8007f2e:	4805      	ldr	r0, [pc, #20]	; (8007f44 <USBD_FS_ProductStrDescriptor+0x38>)
 8007f30:	f7ff fdf2 	bl	8007b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007f34:	4b02      	ldr	r3, [pc, #8]	; (8007f40 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3708      	adds	r7, #8
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	20001554 	.word	0x20001554
 8007f44:	080095f0 	.word	0x080095f0

08007f48 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	6039      	str	r1, [r7, #0]
 8007f52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	4904      	ldr	r1, [pc, #16]	; (8007f68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007f58:	4804      	ldr	r0, [pc, #16]	; (8007f6c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007f5a:	f7ff fddd 	bl	8007b18 <USBD_GetString>
  return USBD_StrDesc;
 8007f5e:	4b02      	ldr	r3, [pc, #8]	; (8007f68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	20001554 	.word	0x20001554
 8007f6c:	08009608 	.word	0x08009608

08007f70 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	6039      	str	r1, [r7, #0]
 8007f7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	221a      	movs	r2, #26
 8007f80:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007f82:	f000 f843 	bl	800800c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007f86:	4b02      	ldr	r3, [pc, #8]	; (8007f90 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	200000e0 	.word	0x200000e0

08007f94 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b082      	sub	sp, #8
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	6039      	str	r1, [r7, #0]
 8007f9e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d105      	bne.n	8007fb2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	4907      	ldr	r1, [pc, #28]	; (8007fc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007faa:	4808      	ldr	r0, [pc, #32]	; (8007fcc <USBD_FS_ConfigStrDescriptor+0x38>)
 8007fac:	f7ff fdb4 	bl	8007b18 <USBD_GetString>
 8007fb0:	e004      	b.n	8007fbc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	4904      	ldr	r1, [pc, #16]	; (8007fc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007fb6:	4805      	ldr	r0, [pc, #20]	; (8007fcc <USBD_FS_ConfigStrDescriptor+0x38>)
 8007fb8:	f7ff fdae 	bl	8007b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007fbc:	4b02      	ldr	r3, [pc, #8]	; (8007fc8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3708      	adds	r7, #8
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	20001554 	.word	0x20001554
 8007fcc:	0800961c 	.word	0x0800961c

08007fd0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	6039      	str	r1, [r7, #0]
 8007fda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007fdc:	79fb      	ldrb	r3, [r7, #7]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d105      	bne.n	8007fee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	4907      	ldr	r1, [pc, #28]	; (8008004 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007fe6:	4808      	ldr	r0, [pc, #32]	; (8008008 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007fe8:	f7ff fd96 	bl	8007b18 <USBD_GetString>
 8007fec:	e004      	b.n	8007ff8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007fee:	683a      	ldr	r2, [r7, #0]
 8007ff0:	4904      	ldr	r1, [pc, #16]	; (8008004 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007ff2:	4805      	ldr	r0, [pc, #20]	; (8008008 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007ff4:	f7ff fd90 	bl	8007b18 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ff8:	4b02      	ldr	r3, [pc, #8]	; (8008004 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3708      	adds	r7, #8
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	20001554 	.word	0x20001554
 8008008:	08009628 	.word	0x08009628

0800800c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008012:	4b0f      	ldr	r3, [pc, #60]	; (8008050 <Get_SerialNum+0x44>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008018:	4b0e      	ldr	r3, [pc, #56]	; (8008054 <Get_SerialNum+0x48>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800801e:	4b0e      	ldr	r3, [pc, #56]	; (8008058 <Get_SerialNum+0x4c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008024:	68fa      	ldr	r2, [r7, #12]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4413      	add	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d009      	beq.n	8008046 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008032:	2208      	movs	r2, #8
 8008034:	4909      	ldr	r1, [pc, #36]	; (800805c <Get_SerialNum+0x50>)
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 f814 	bl	8008064 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800803c:	2204      	movs	r2, #4
 800803e:	4908      	ldr	r1, [pc, #32]	; (8008060 <Get_SerialNum+0x54>)
 8008040:	68b8      	ldr	r0, [r7, #8]
 8008042:	f000 f80f 	bl	8008064 <IntToUnicode>
  }
}
 8008046:	bf00      	nop
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	1fff7a10 	.word	0x1fff7a10
 8008054:	1fff7a14 	.word	0x1fff7a14
 8008058:	1fff7a18 	.word	0x1fff7a18
 800805c:	200000e2 	.word	0x200000e2
 8008060:	200000f2 	.word	0x200000f2

08008064 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	4613      	mov	r3, r2
 8008070:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008076:	2300      	movs	r3, #0
 8008078:	75fb      	strb	r3, [r7, #23]
 800807a:	e027      	b.n	80080cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	0f1b      	lsrs	r3, r3, #28
 8008080:	2b09      	cmp	r3, #9
 8008082:	d80b      	bhi.n	800809c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	0f1b      	lsrs	r3, r3, #28
 8008088:	b2da      	uxtb	r2, r3
 800808a:	7dfb      	ldrb	r3, [r7, #23]
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	4619      	mov	r1, r3
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	440b      	add	r3, r1
 8008094:	3230      	adds	r2, #48	; 0x30
 8008096:	b2d2      	uxtb	r2, r2
 8008098:	701a      	strb	r2, [r3, #0]
 800809a:	e00a      	b.n	80080b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	0f1b      	lsrs	r3, r3, #28
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	7dfb      	ldrb	r3, [r7, #23]
 80080a4:	005b      	lsls	r3, r3, #1
 80080a6:	4619      	mov	r1, r3
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	440b      	add	r3, r1
 80080ac:	3237      	adds	r2, #55	; 0x37
 80080ae:	b2d2      	uxtb	r2, r2
 80080b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	011b      	lsls	r3, r3, #4
 80080b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80080b8:	7dfb      	ldrb	r3, [r7, #23]
 80080ba:	005b      	lsls	r3, r3, #1
 80080bc:	3301      	adds	r3, #1
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	4413      	add	r3, r2
 80080c2:	2200      	movs	r2, #0
 80080c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80080c6:	7dfb      	ldrb	r3, [r7, #23]
 80080c8:	3301      	adds	r3, #1
 80080ca:	75fb      	strb	r3, [r7, #23]
 80080cc:	7dfa      	ldrb	r2, [r7, #23]
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d3d3      	bcc.n	800807c <IntToUnicode+0x18>
  }
}
 80080d4:	bf00      	nop
 80080d6:	bf00      	nop
 80080d8:	371c      	adds	r7, #28
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
	...

080080e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b08a      	sub	sp, #40	; 0x28
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080ec:	f107 0314 	add.w	r3, r7, #20
 80080f0:	2200      	movs	r2, #0
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	605a      	str	r2, [r3, #4]
 80080f6:	609a      	str	r2, [r3, #8]
 80080f8:	60da      	str	r2, [r3, #12]
 80080fa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008104:	d147      	bne.n	8008196 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008106:	2300      	movs	r3, #0
 8008108:	613b      	str	r3, [r7, #16]
 800810a:	4b25      	ldr	r3, [pc, #148]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 800810c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800810e:	4a24      	ldr	r2, [pc, #144]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008110:	f043 0301 	orr.w	r3, r3, #1
 8008114:	6313      	str	r3, [r2, #48]	; 0x30
 8008116:	4b22      	ldr	r3, [pc, #136]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800811a:	f003 0301 	and.w	r3, r3, #1
 800811e:	613b      	str	r3, [r7, #16]
 8008120:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008122:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008126:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008128:	2300      	movs	r3, #0
 800812a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800812c:	2300      	movs	r3, #0
 800812e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008130:	f107 0314 	add.w	r3, r7, #20
 8008134:	4619      	mov	r1, r3
 8008136:	481b      	ldr	r0, [pc, #108]	; (80081a4 <HAL_PCD_MspInit+0xc0>)
 8008138:	f7f9 f922 	bl	8001380 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800813c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008142:	2302      	movs	r3, #2
 8008144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008146:	2300      	movs	r3, #0
 8008148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800814a:	2300      	movs	r3, #0
 800814c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800814e:	230a      	movs	r3, #10
 8008150:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008152:	f107 0314 	add.w	r3, r7, #20
 8008156:	4619      	mov	r1, r3
 8008158:	4812      	ldr	r0, [pc, #72]	; (80081a4 <HAL_PCD_MspInit+0xc0>)
 800815a:	f7f9 f911 	bl	8001380 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800815e:	4b10      	ldr	r3, [pc, #64]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008162:	4a0f      	ldr	r2, [pc, #60]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008168:	6353      	str	r3, [r2, #52]	; 0x34
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
 800816e:	4b0c      	ldr	r3, [pc, #48]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008172:	4a0b      	ldr	r2, [pc, #44]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 8008174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008178:	6453      	str	r3, [r2, #68]	; 0x44
 800817a:	4b09      	ldr	r3, [pc, #36]	; (80081a0 <HAL_PCD_MspInit+0xbc>)
 800817c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800817e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008186:	2200      	movs	r2, #0
 8008188:	2100      	movs	r1, #0
 800818a:	2043      	movs	r0, #67	; 0x43
 800818c:	f7f9 f8c1 	bl	8001312 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008190:	2043      	movs	r0, #67	; 0x43
 8008192:	f7f9 f8da 	bl	800134a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008196:	bf00      	nop
 8008198:	3728      	adds	r7, #40	; 0x28
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	40023800 	.word	0x40023800
 80081a4:	40020000 	.word	0x40020000

080081a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80081bc:	4619      	mov	r1, r3
 80081be:	4610      	mov	r0, r2
 80081c0:	f7fe fb4b 	bl	800685a <USBD_LL_SetupStage>
}
 80081c4:	bf00      	nop
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	460b      	mov	r3, r1
 80081d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80081de:	78fa      	ldrb	r2, [r7, #3]
 80081e0:	6879      	ldr	r1, [r7, #4]
 80081e2:	4613      	mov	r3, r2
 80081e4:	00db      	lsls	r3, r3, #3
 80081e6:	4413      	add	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	440b      	add	r3, r1
 80081ec:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	78fb      	ldrb	r3, [r7, #3]
 80081f4:	4619      	mov	r1, r3
 80081f6:	f7fe fb85 	bl	8006904 <USBD_LL_DataOutStage>
}
 80081fa:	bf00      	nop
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008202:	b580      	push	{r7, lr}
 8008204:	b082      	sub	sp, #8
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	460b      	mov	r3, r1
 800820c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008214:	78fa      	ldrb	r2, [r7, #3]
 8008216:	6879      	ldr	r1, [r7, #4]
 8008218:	4613      	mov	r3, r2
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	4413      	add	r3, r2
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	440b      	add	r3, r1
 8008222:	334c      	adds	r3, #76	; 0x4c
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	78fb      	ldrb	r3, [r7, #3]
 8008228:	4619      	mov	r1, r3
 800822a:	f7fe fc1e 	bl	8006a6a <USBD_LL_DataInStage>
}
 800822e:	bf00      	nop
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b082      	sub	sp, #8
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008244:	4618      	mov	r0, r3
 8008246:	f7fe fd52 	bl	8006cee <USBD_LL_SOF>
}
 800824a:	bf00      	nop
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b084      	sub	sp, #16
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800825a:	2301      	movs	r3, #1
 800825c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	68db      	ldr	r3, [r3, #12]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d102      	bne.n	800826c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]
 800826a:	e008      	b.n	800827e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	2b02      	cmp	r3, #2
 8008272:	d102      	bne.n	800827a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008274:	2301      	movs	r3, #1
 8008276:	73fb      	strb	r3, [r7, #15]
 8008278:	e001      	b.n	800827e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800827a:	f7f8 fc9b 	bl	8000bb4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008284:	7bfa      	ldrb	r2, [r7, #15]
 8008286:	4611      	mov	r1, r2
 8008288:	4618      	mov	r0, r3
 800828a:	f7fe fcf2 	bl	8006c72 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008294:	4618      	mov	r0, r3
 8008296:	f7fe fc9a 	bl	8006bce <USBD_LL_Reset>
}
 800829a:	bf00      	nop
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
	...

080082a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fe fced 	bl	8006c92 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	6812      	ldr	r2, [r2, #0]
 80082c6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a1b      	ldr	r3, [r3, #32]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d005      	beq.n	80082e4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80082d8:	4b04      	ldr	r3, [pc, #16]	; (80082ec <HAL_PCD_SuspendCallback+0x48>)
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	4a03      	ldr	r2, [pc, #12]	; (80082ec <HAL_PCD_SuspendCallback+0x48>)
 80082de:	f043 0306 	orr.w	r3, r3, #6
 80082e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80082e4:	bf00      	nop
 80082e6:	3708      	adds	r7, #8
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	e000ed00 	.word	0xe000ed00

080082f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80082fe:	4618      	mov	r0, r3
 8008300:	f7fe fcdd 	bl	8006cbe <USBD_LL_Resume>
}
 8008304:	bf00      	nop
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800831e:	78fa      	ldrb	r2, [r7, #3]
 8008320:	4611      	mov	r1, r2
 8008322:	4618      	mov	r0, r3
 8008324:	f7fe fd35 	bl	8006d92 <USBD_LL_IsoOUTIncomplete>
}
 8008328:	bf00      	nop
 800832a:	3708      	adds	r7, #8
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	460b      	mov	r3, r1
 800833a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008342:	78fa      	ldrb	r2, [r7, #3]
 8008344:	4611      	mov	r1, r2
 8008346:	4618      	mov	r0, r3
 8008348:	f7fe fcf1 	bl	8006d2e <USBD_LL_IsoINIncomplete>
}
 800834c:	bf00      	nop
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008362:	4618      	mov	r0, r3
 8008364:	f7fe fd47 	bl	8006df6 <USBD_LL_DevConnected>
}
 8008368:	bf00      	nop
 800836a:	3708      	adds	r7, #8
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800837e:	4618      	mov	r0, r3
 8008380:	f7fe fd44 	bl	8006e0c <USBD_LL_DevDisconnected>
}
 8008384:	bf00      	nop
 8008386:	3708      	adds	r7, #8
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d13c      	bne.n	8008416 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800839c:	4a20      	ldr	r2, [pc, #128]	; (8008420 <USBD_LL_Init+0x94>)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a1e      	ldr	r2, [pc, #120]	; (8008420 <USBD_LL_Init+0x94>)
 80083a8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80083ac:	4b1c      	ldr	r3, [pc, #112]	; (8008420 <USBD_LL_Init+0x94>)
 80083ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80083b2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80083b4:	4b1a      	ldr	r3, [pc, #104]	; (8008420 <USBD_LL_Init+0x94>)
 80083b6:	2204      	movs	r2, #4
 80083b8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80083ba:	4b19      	ldr	r3, [pc, #100]	; (8008420 <USBD_LL_Init+0x94>)
 80083bc:	2202      	movs	r2, #2
 80083be:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80083c0:	4b17      	ldr	r3, [pc, #92]	; (8008420 <USBD_LL_Init+0x94>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80083c6:	4b16      	ldr	r3, [pc, #88]	; (8008420 <USBD_LL_Init+0x94>)
 80083c8:	2202      	movs	r2, #2
 80083ca:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80083cc:	4b14      	ldr	r3, [pc, #80]	; (8008420 <USBD_LL_Init+0x94>)
 80083ce:	2200      	movs	r2, #0
 80083d0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80083d2:	4b13      	ldr	r3, [pc, #76]	; (8008420 <USBD_LL_Init+0x94>)
 80083d4:	2200      	movs	r2, #0
 80083d6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80083d8:	4b11      	ldr	r3, [pc, #68]	; (8008420 <USBD_LL_Init+0x94>)
 80083da:	2200      	movs	r2, #0
 80083dc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80083de:	4b10      	ldr	r3, [pc, #64]	; (8008420 <USBD_LL_Init+0x94>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80083e4:	4b0e      	ldr	r3, [pc, #56]	; (8008420 <USBD_LL_Init+0x94>)
 80083e6:	2200      	movs	r2, #0
 80083e8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80083ea:	480d      	ldr	r0, [pc, #52]	; (8008420 <USBD_LL_Init+0x94>)
 80083ec:	f7f9 ff94 	bl	8002318 <HAL_PCD_Init>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d001      	beq.n	80083fa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80083f6:	f7f8 fbdd 	bl	8000bb4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80083fa:	2180      	movs	r1, #128	; 0x80
 80083fc:	4808      	ldr	r0, [pc, #32]	; (8008420 <USBD_LL_Init+0x94>)
 80083fe:	f7fb f9ec 	bl	80037da <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008402:	2240      	movs	r2, #64	; 0x40
 8008404:	2100      	movs	r1, #0
 8008406:	4806      	ldr	r0, [pc, #24]	; (8008420 <USBD_LL_Init+0x94>)
 8008408:	f7fb f9a0 	bl	800374c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800840c:	2280      	movs	r2, #128	; 0x80
 800840e:	2101      	movs	r1, #1
 8008410:	4803      	ldr	r0, [pc, #12]	; (8008420 <USBD_LL_Init+0x94>)
 8008412:	f7fb f99b 	bl	800374c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008416:	2300      	movs	r3, #0
}
 8008418:	4618      	mov	r0, r3
 800841a:	3708      	adds	r7, #8
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}
 8008420:	20001754 	.word	0x20001754

08008424 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008430:	2300      	movs	r3, #0
 8008432:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800843a:	4618      	mov	r0, r3
 800843c:	f7fa f889 	bl	8002552 <HAL_PCD_Start>
 8008440:	4603      	mov	r3, r0
 8008442:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008444:	7bfb      	ldrb	r3, [r7, #15]
 8008446:	4618      	mov	r0, r3
 8008448:	f000 f942 	bl	80086d0 <USBD_Get_USB_Status>
 800844c:	4603      	mov	r3, r0
 800844e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008450:	7bbb      	ldrb	r3, [r7, #14]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b084      	sub	sp, #16
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	4608      	mov	r0, r1
 8008464:	4611      	mov	r1, r2
 8008466:	461a      	mov	r2, r3
 8008468:	4603      	mov	r3, r0
 800846a:	70fb      	strb	r3, [r7, #3]
 800846c:	460b      	mov	r3, r1
 800846e:	70bb      	strb	r3, [r7, #2]
 8008470:	4613      	mov	r3, r2
 8008472:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008474:	2300      	movs	r3, #0
 8008476:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008478:	2300      	movs	r3, #0
 800847a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008482:	78bb      	ldrb	r3, [r7, #2]
 8008484:	883a      	ldrh	r2, [r7, #0]
 8008486:	78f9      	ldrb	r1, [r7, #3]
 8008488:	f7fa fd5a 	bl	8002f40 <HAL_PCD_EP_Open>
 800848c:	4603      	mov	r3, r0
 800848e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008490:	7bfb      	ldrb	r3, [r7, #15]
 8008492:	4618      	mov	r0, r3
 8008494:	f000 f91c 	bl	80086d0 <USBD_Get_USB_Status>
 8008498:	4603      	mov	r3, r0
 800849a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800849c:	7bbb      	ldrb	r3, [r7, #14]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b084      	sub	sp, #16
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
 80084ae:	460b      	mov	r3, r1
 80084b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084b2:	2300      	movs	r3, #0
 80084b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084b6:	2300      	movs	r3, #0
 80084b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80084c0:	78fa      	ldrb	r2, [r7, #3]
 80084c2:	4611      	mov	r1, r2
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7fa fda3 	bl	8003010 <HAL_PCD_EP_Close>
 80084ca:	4603      	mov	r3, r0
 80084cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80084ce:	7bfb      	ldrb	r3, [r7, #15]
 80084d0:	4618      	mov	r0, r3
 80084d2:	f000 f8fd 	bl	80086d0 <USBD_Get_USB_Status>
 80084d6:	4603      	mov	r3, r0
 80084d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084da:	7bbb      	ldrb	r3, [r7, #14]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3710      	adds	r7, #16
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084f0:	2300      	movs	r3, #0
 80084f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80084fe:	78fa      	ldrb	r2, [r7, #3]
 8008500:	4611      	mov	r1, r2
 8008502:	4618      	mov	r0, r3
 8008504:	f7fa fe7b 	bl	80031fe <HAL_PCD_EP_SetStall>
 8008508:	4603      	mov	r3, r0
 800850a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800850c:	7bfb      	ldrb	r3, [r7, #15]
 800850e:	4618      	mov	r0, r3
 8008510:	f000 f8de 	bl	80086d0 <USBD_Get_USB_Status>
 8008514:	4603      	mov	r3, r0
 8008516:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008518:	7bbb      	ldrb	r3, [r7, #14]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3710      	adds	r7, #16
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}

08008522 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b084      	sub	sp, #16
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
 800852a:	460b      	mov	r3, r1
 800852c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800853c:	78fa      	ldrb	r2, [r7, #3]
 800853e:	4611      	mov	r1, r2
 8008540:	4618      	mov	r0, r3
 8008542:	f7fa fec0 	bl	80032c6 <HAL_PCD_EP_ClrStall>
 8008546:	4603      	mov	r3, r0
 8008548:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	4618      	mov	r0, r3
 800854e:	f000 f8bf 	bl	80086d0 <USBD_Get_USB_Status>
 8008552:	4603      	mov	r3, r0
 8008554:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008556:	7bbb      	ldrb	r3, [r7, #14]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	460b      	mov	r3, r1
 800856a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008572:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008574:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008578:	2b00      	cmp	r3, #0
 800857a:	da0b      	bge.n	8008594 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800857c:	78fb      	ldrb	r3, [r7, #3]
 800857e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008582:	68f9      	ldr	r1, [r7, #12]
 8008584:	4613      	mov	r3, r2
 8008586:	00db      	lsls	r3, r3, #3
 8008588:	4413      	add	r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	440b      	add	r3, r1
 800858e:	333e      	adds	r3, #62	; 0x3e
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	e00b      	b.n	80085ac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008594:	78fb      	ldrb	r3, [r7, #3]
 8008596:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800859a:	68f9      	ldr	r1, [r7, #12]
 800859c:	4613      	mov	r3, r2
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	4413      	add	r3, r2
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	440b      	add	r3, r1
 80085a6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80085aa:	781b      	ldrb	r3, [r3, #0]
  }
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	460b      	mov	r3, r1
 80085c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085c4:	2300      	movs	r3, #0
 80085c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085c8:	2300      	movs	r3, #0
 80085ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80085d2:	78fa      	ldrb	r2, [r7, #3]
 80085d4:	4611      	mov	r1, r2
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7fa fc8d 	bl	8002ef6 <HAL_PCD_SetAddress>
 80085dc:	4603      	mov	r3, r0
 80085de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 f874 	bl	80086d0 <USBD_Get_USB_Status>
 80085e8:	4603      	mov	r3, r0
 80085ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b086      	sub	sp, #24
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	60f8      	str	r0, [r7, #12]
 80085fe:	607a      	str	r2, [r7, #4]
 8008600:	603b      	str	r3, [r7, #0]
 8008602:	460b      	mov	r3, r1
 8008604:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800860a:	2300      	movs	r3, #0
 800860c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008614:	7af9      	ldrb	r1, [r7, #11]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	f7fa fda6 	bl	800316a <HAL_PCD_EP_Transmit>
 800861e:	4603      	mov	r3, r0
 8008620:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008622:	7dfb      	ldrb	r3, [r7, #23]
 8008624:	4618      	mov	r0, r3
 8008626:	f000 f853 	bl	80086d0 <USBD_Get_USB_Status>
 800862a:	4603      	mov	r3, r0
 800862c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800862e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3718      	adds	r7, #24
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b086      	sub	sp, #24
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	607a      	str	r2, [r7, #4]
 8008642:	603b      	str	r3, [r7, #0]
 8008644:	460b      	mov	r3, r1
 8008646:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008648:	2300      	movs	r3, #0
 800864a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800864c:	2300      	movs	r3, #0
 800864e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008656:	7af9      	ldrb	r1, [r7, #11]
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	f7fa fd22 	bl	80030a4 <HAL_PCD_EP_Receive>
 8008660:	4603      	mov	r3, r0
 8008662:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008664:	7dfb      	ldrb	r3, [r7, #23]
 8008666:	4618      	mov	r0, r3
 8008668:	f000 f832 	bl	80086d0 <USBD_Get_USB_Status>
 800866c:	4603      	mov	r3, r0
 800866e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008670:	7dbb      	ldrb	r3, [r7, #22]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3718      	adds	r7, #24
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b082      	sub	sp, #8
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
 8008682:	460b      	mov	r3, r1
 8008684:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800868c:	78fa      	ldrb	r2, [r7, #3]
 800868e:	4611      	mov	r1, r2
 8008690:	4618      	mov	r0, r3
 8008692:	f7fa fd52 	bl	800313a <HAL_PCD_EP_GetRxCount>
 8008696:	4603      	mov	r3, r0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3708      	adds	r7, #8
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80086a8:	4b03      	ldr	r3, [pc, #12]	; (80086b8 <USBD_static_malloc+0x18>)
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	370c      	adds	r7, #12
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	20001c60 	.word	0x20001c60

080086bc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]

}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	4603      	mov	r3, r0
 80086d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086da:	2300      	movs	r3, #0
 80086dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80086de:	79fb      	ldrb	r3, [r7, #7]
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d817      	bhi.n	8008714 <USBD_Get_USB_Status+0x44>
 80086e4:	a201      	add	r2, pc, #4	; (adr r2, 80086ec <USBD_Get_USB_Status+0x1c>)
 80086e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ea:	bf00      	nop
 80086ec:	080086fd 	.word	0x080086fd
 80086f0:	08008703 	.word	0x08008703
 80086f4:	08008709 	.word	0x08008709
 80086f8:	0800870f 	.word	0x0800870f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	73fb      	strb	r3, [r7, #15]
    break;
 8008700:	e00b      	b.n	800871a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008702:	2303      	movs	r3, #3
 8008704:	73fb      	strb	r3, [r7, #15]
    break;
 8008706:	e008      	b.n	800871a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008708:	2301      	movs	r3, #1
 800870a:	73fb      	strb	r3, [r7, #15]
    break;
 800870c:	e005      	b.n	800871a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800870e:	2303      	movs	r3, #3
 8008710:	73fb      	strb	r3, [r7, #15]
    break;
 8008712:	e002      	b.n	800871a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008714:	2303      	movs	r3, #3
 8008716:	73fb      	strb	r3, [r7, #15]
    break;
 8008718:	bf00      	nop
  }
  return usb_status;
 800871a:	7bfb      	ldrb	r3, [r7, #15]
}
 800871c:	4618      	mov	r0, r3
 800871e:	3714      	adds	r7, #20
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <std>:
 8008728:	2300      	movs	r3, #0
 800872a:	b510      	push	{r4, lr}
 800872c:	4604      	mov	r4, r0
 800872e:	e9c0 3300 	strd	r3, r3, [r0]
 8008732:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008736:	6083      	str	r3, [r0, #8]
 8008738:	8181      	strh	r1, [r0, #12]
 800873a:	6643      	str	r3, [r0, #100]	; 0x64
 800873c:	81c2      	strh	r2, [r0, #14]
 800873e:	6183      	str	r3, [r0, #24]
 8008740:	4619      	mov	r1, r3
 8008742:	2208      	movs	r2, #8
 8008744:	305c      	adds	r0, #92	; 0x5c
 8008746:	f000 f8f4 	bl	8008932 <memset>
 800874a:	4b05      	ldr	r3, [pc, #20]	; (8008760 <std+0x38>)
 800874c:	6263      	str	r3, [r4, #36]	; 0x24
 800874e:	4b05      	ldr	r3, [pc, #20]	; (8008764 <std+0x3c>)
 8008750:	62a3      	str	r3, [r4, #40]	; 0x28
 8008752:	4b05      	ldr	r3, [pc, #20]	; (8008768 <std+0x40>)
 8008754:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008756:	4b05      	ldr	r3, [pc, #20]	; (800876c <std+0x44>)
 8008758:	6224      	str	r4, [r4, #32]
 800875a:	6323      	str	r3, [r4, #48]	; 0x30
 800875c:	bd10      	pop	{r4, pc}
 800875e:	bf00      	nop
 8008760:	080088ad 	.word	0x080088ad
 8008764:	080088cf 	.word	0x080088cf
 8008768:	08008907 	.word	0x08008907
 800876c:	0800892b 	.word	0x0800892b

08008770 <stdio_exit_handler>:
 8008770:	4a02      	ldr	r2, [pc, #8]	; (800877c <stdio_exit_handler+0xc>)
 8008772:	4903      	ldr	r1, [pc, #12]	; (8008780 <stdio_exit_handler+0x10>)
 8008774:	4803      	ldr	r0, [pc, #12]	; (8008784 <stdio_exit_handler+0x14>)
 8008776:	f000 b869 	b.w	800884c <_fwalk_sglue>
 800877a:	bf00      	nop
 800877c:	200000fc 	.word	0x200000fc
 8008780:	080092cd 	.word	0x080092cd
 8008784:	20000108 	.word	0x20000108

08008788 <cleanup_stdio>:
 8008788:	6841      	ldr	r1, [r0, #4]
 800878a:	4b0c      	ldr	r3, [pc, #48]	; (80087bc <cleanup_stdio+0x34>)
 800878c:	4299      	cmp	r1, r3
 800878e:	b510      	push	{r4, lr}
 8008790:	4604      	mov	r4, r0
 8008792:	d001      	beq.n	8008798 <cleanup_stdio+0x10>
 8008794:	f000 fd9a 	bl	80092cc <_fflush_r>
 8008798:	68a1      	ldr	r1, [r4, #8]
 800879a:	4b09      	ldr	r3, [pc, #36]	; (80087c0 <cleanup_stdio+0x38>)
 800879c:	4299      	cmp	r1, r3
 800879e:	d002      	beq.n	80087a6 <cleanup_stdio+0x1e>
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fd93 	bl	80092cc <_fflush_r>
 80087a6:	68e1      	ldr	r1, [r4, #12]
 80087a8:	4b06      	ldr	r3, [pc, #24]	; (80087c4 <cleanup_stdio+0x3c>)
 80087aa:	4299      	cmp	r1, r3
 80087ac:	d004      	beq.n	80087b8 <cleanup_stdio+0x30>
 80087ae:	4620      	mov	r0, r4
 80087b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087b4:	f000 bd8a 	b.w	80092cc <_fflush_r>
 80087b8:	bd10      	pop	{r4, pc}
 80087ba:	bf00      	nop
 80087bc:	20001e80 	.word	0x20001e80
 80087c0:	20001ee8 	.word	0x20001ee8
 80087c4:	20001f50 	.word	0x20001f50

080087c8 <global_stdio_init.part.0>:
 80087c8:	b510      	push	{r4, lr}
 80087ca:	4b0b      	ldr	r3, [pc, #44]	; (80087f8 <global_stdio_init.part.0+0x30>)
 80087cc:	4c0b      	ldr	r4, [pc, #44]	; (80087fc <global_stdio_init.part.0+0x34>)
 80087ce:	4a0c      	ldr	r2, [pc, #48]	; (8008800 <global_stdio_init.part.0+0x38>)
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	4620      	mov	r0, r4
 80087d4:	2200      	movs	r2, #0
 80087d6:	2104      	movs	r1, #4
 80087d8:	f7ff ffa6 	bl	8008728 <std>
 80087dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80087e0:	2201      	movs	r2, #1
 80087e2:	2109      	movs	r1, #9
 80087e4:	f7ff ffa0 	bl	8008728 <std>
 80087e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80087ec:	2202      	movs	r2, #2
 80087ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f2:	2112      	movs	r1, #18
 80087f4:	f7ff bf98 	b.w	8008728 <std>
 80087f8:	20001fb8 	.word	0x20001fb8
 80087fc:	20001e80 	.word	0x20001e80
 8008800:	08008771 	.word	0x08008771

08008804 <__sfp_lock_acquire>:
 8008804:	4801      	ldr	r0, [pc, #4]	; (800880c <__sfp_lock_acquire+0x8>)
 8008806:	f000 b90d 	b.w	8008a24 <__retarget_lock_acquire_recursive>
 800880a:	bf00      	nop
 800880c:	20001fc1 	.word	0x20001fc1

08008810 <__sfp_lock_release>:
 8008810:	4801      	ldr	r0, [pc, #4]	; (8008818 <__sfp_lock_release+0x8>)
 8008812:	f000 b908 	b.w	8008a26 <__retarget_lock_release_recursive>
 8008816:	bf00      	nop
 8008818:	20001fc1 	.word	0x20001fc1

0800881c <__sinit>:
 800881c:	b510      	push	{r4, lr}
 800881e:	4604      	mov	r4, r0
 8008820:	f7ff fff0 	bl	8008804 <__sfp_lock_acquire>
 8008824:	6a23      	ldr	r3, [r4, #32]
 8008826:	b11b      	cbz	r3, 8008830 <__sinit+0x14>
 8008828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800882c:	f7ff bff0 	b.w	8008810 <__sfp_lock_release>
 8008830:	4b04      	ldr	r3, [pc, #16]	; (8008844 <__sinit+0x28>)
 8008832:	6223      	str	r3, [r4, #32]
 8008834:	4b04      	ldr	r3, [pc, #16]	; (8008848 <__sinit+0x2c>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1f5      	bne.n	8008828 <__sinit+0xc>
 800883c:	f7ff ffc4 	bl	80087c8 <global_stdio_init.part.0>
 8008840:	e7f2      	b.n	8008828 <__sinit+0xc>
 8008842:	bf00      	nop
 8008844:	08008789 	.word	0x08008789
 8008848:	20001fb8 	.word	0x20001fb8

0800884c <_fwalk_sglue>:
 800884c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008850:	4607      	mov	r7, r0
 8008852:	4688      	mov	r8, r1
 8008854:	4614      	mov	r4, r2
 8008856:	2600      	movs	r6, #0
 8008858:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800885c:	f1b9 0901 	subs.w	r9, r9, #1
 8008860:	d505      	bpl.n	800886e <_fwalk_sglue+0x22>
 8008862:	6824      	ldr	r4, [r4, #0]
 8008864:	2c00      	cmp	r4, #0
 8008866:	d1f7      	bne.n	8008858 <_fwalk_sglue+0xc>
 8008868:	4630      	mov	r0, r6
 800886a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800886e:	89ab      	ldrh	r3, [r5, #12]
 8008870:	2b01      	cmp	r3, #1
 8008872:	d907      	bls.n	8008884 <_fwalk_sglue+0x38>
 8008874:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008878:	3301      	adds	r3, #1
 800887a:	d003      	beq.n	8008884 <_fwalk_sglue+0x38>
 800887c:	4629      	mov	r1, r5
 800887e:	4638      	mov	r0, r7
 8008880:	47c0      	blx	r8
 8008882:	4306      	orrs	r6, r0
 8008884:	3568      	adds	r5, #104	; 0x68
 8008886:	e7e9      	b.n	800885c <_fwalk_sglue+0x10>

08008888 <iprintf>:
 8008888:	b40f      	push	{r0, r1, r2, r3}
 800888a:	b507      	push	{r0, r1, r2, lr}
 800888c:	4906      	ldr	r1, [pc, #24]	; (80088a8 <iprintf+0x20>)
 800888e:	ab04      	add	r3, sp, #16
 8008890:	6808      	ldr	r0, [r1, #0]
 8008892:	f853 2b04 	ldr.w	r2, [r3], #4
 8008896:	6881      	ldr	r1, [r0, #8]
 8008898:	9301      	str	r3, [sp, #4]
 800889a:	f000 f9e7 	bl	8008c6c <_vfiprintf_r>
 800889e:	b003      	add	sp, #12
 80088a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80088a4:	b004      	add	sp, #16
 80088a6:	4770      	bx	lr
 80088a8:	20000154 	.word	0x20000154

080088ac <__sread>:
 80088ac:	b510      	push	{r4, lr}
 80088ae:	460c      	mov	r4, r1
 80088b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b4:	f000 f868 	bl	8008988 <_read_r>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	bfab      	itete	ge
 80088bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088be:	89a3      	ldrhlt	r3, [r4, #12]
 80088c0:	181b      	addge	r3, r3, r0
 80088c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088c6:	bfac      	ite	ge
 80088c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80088ca:	81a3      	strhlt	r3, [r4, #12]
 80088cc:	bd10      	pop	{r4, pc}

080088ce <__swrite>:
 80088ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d2:	461f      	mov	r7, r3
 80088d4:	898b      	ldrh	r3, [r1, #12]
 80088d6:	05db      	lsls	r3, r3, #23
 80088d8:	4605      	mov	r5, r0
 80088da:	460c      	mov	r4, r1
 80088dc:	4616      	mov	r6, r2
 80088de:	d505      	bpl.n	80088ec <__swrite+0x1e>
 80088e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e4:	2302      	movs	r3, #2
 80088e6:	2200      	movs	r2, #0
 80088e8:	f000 f83c 	bl	8008964 <_lseek_r>
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088f6:	81a3      	strh	r3, [r4, #12]
 80088f8:	4632      	mov	r2, r6
 80088fa:	463b      	mov	r3, r7
 80088fc:	4628      	mov	r0, r5
 80088fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008902:	f000 b853 	b.w	80089ac <_write_r>

08008906 <__sseek>:
 8008906:	b510      	push	{r4, lr}
 8008908:	460c      	mov	r4, r1
 800890a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800890e:	f000 f829 	bl	8008964 <_lseek_r>
 8008912:	1c43      	adds	r3, r0, #1
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	bf15      	itete	ne
 8008918:	6560      	strne	r0, [r4, #84]	; 0x54
 800891a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800891e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008922:	81a3      	strheq	r3, [r4, #12]
 8008924:	bf18      	it	ne
 8008926:	81a3      	strhne	r3, [r4, #12]
 8008928:	bd10      	pop	{r4, pc}

0800892a <__sclose>:
 800892a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892e:	f000 b809 	b.w	8008944 <_close_r>

08008932 <memset>:
 8008932:	4402      	add	r2, r0
 8008934:	4603      	mov	r3, r0
 8008936:	4293      	cmp	r3, r2
 8008938:	d100      	bne.n	800893c <memset+0xa>
 800893a:	4770      	bx	lr
 800893c:	f803 1b01 	strb.w	r1, [r3], #1
 8008940:	e7f9      	b.n	8008936 <memset+0x4>
	...

08008944 <_close_r>:
 8008944:	b538      	push	{r3, r4, r5, lr}
 8008946:	4d06      	ldr	r5, [pc, #24]	; (8008960 <_close_r+0x1c>)
 8008948:	2300      	movs	r3, #0
 800894a:	4604      	mov	r4, r0
 800894c:	4608      	mov	r0, r1
 800894e:	602b      	str	r3, [r5, #0]
 8008950:	f7f8 fac7 	bl	8000ee2 <_close>
 8008954:	1c43      	adds	r3, r0, #1
 8008956:	d102      	bne.n	800895e <_close_r+0x1a>
 8008958:	682b      	ldr	r3, [r5, #0]
 800895a:	b103      	cbz	r3, 800895e <_close_r+0x1a>
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	bd38      	pop	{r3, r4, r5, pc}
 8008960:	20001fbc 	.word	0x20001fbc

08008964 <_lseek_r>:
 8008964:	b538      	push	{r3, r4, r5, lr}
 8008966:	4d07      	ldr	r5, [pc, #28]	; (8008984 <_lseek_r+0x20>)
 8008968:	4604      	mov	r4, r0
 800896a:	4608      	mov	r0, r1
 800896c:	4611      	mov	r1, r2
 800896e:	2200      	movs	r2, #0
 8008970:	602a      	str	r2, [r5, #0]
 8008972:	461a      	mov	r2, r3
 8008974:	f7f8 fadc 	bl	8000f30 <_lseek>
 8008978:	1c43      	adds	r3, r0, #1
 800897a:	d102      	bne.n	8008982 <_lseek_r+0x1e>
 800897c:	682b      	ldr	r3, [r5, #0]
 800897e:	b103      	cbz	r3, 8008982 <_lseek_r+0x1e>
 8008980:	6023      	str	r3, [r4, #0]
 8008982:	bd38      	pop	{r3, r4, r5, pc}
 8008984:	20001fbc 	.word	0x20001fbc

08008988 <_read_r>:
 8008988:	b538      	push	{r3, r4, r5, lr}
 800898a:	4d07      	ldr	r5, [pc, #28]	; (80089a8 <_read_r+0x20>)
 800898c:	4604      	mov	r4, r0
 800898e:	4608      	mov	r0, r1
 8008990:	4611      	mov	r1, r2
 8008992:	2200      	movs	r2, #0
 8008994:	602a      	str	r2, [r5, #0]
 8008996:	461a      	mov	r2, r3
 8008998:	f7f8 fa86 	bl	8000ea8 <_read>
 800899c:	1c43      	adds	r3, r0, #1
 800899e:	d102      	bne.n	80089a6 <_read_r+0x1e>
 80089a0:	682b      	ldr	r3, [r5, #0]
 80089a2:	b103      	cbz	r3, 80089a6 <_read_r+0x1e>
 80089a4:	6023      	str	r3, [r4, #0]
 80089a6:	bd38      	pop	{r3, r4, r5, pc}
 80089a8:	20001fbc 	.word	0x20001fbc

080089ac <_write_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	4d07      	ldr	r5, [pc, #28]	; (80089cc <_write_r+0x20>)
 80089b0:	4604      	mov	r4, r0
 80089b2:	4608      	mov	r0, r1
 80089b4:	4611      	mov	r1, r2
 80089b6:	2200      	movs	r2, #0
 80089b8:	602a      	str	r2, [r5, #0]
 80089ba:	461a      	mov	r2, r3
 80089bc:	f7f7 fdd6 	bl	800056c <_write>
 80089c0:	1c43      	adds	r3, r0, #1
 80089c2:	d102      	bne.n	80089ca <_write_r+0x1e>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	b103      	cbz	r3, 80089ca <_write_r+0x1e>
 80089c8:	6023      	str	r3, [r4, #0]
 80089ca:	bd38      	pop	{r3, r4, r5, pc}
 80089cc:	20001fbc 	.word	0x20001fbc

080089d0 <__errno>:
 80089d0:	4b01      	ldr	r3, [pc, #4]	; (80089d8 <__errno+0x8>)
 80089d2:	6818      	ldr	r0, [r3, #0]
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	20000154 	.word	0x20000154

080089dc <__libc_init_array>:
 80089dc:	b570      	push	{r4, r5, r6, lr}
 80089de:	4d0d      	ldr	r5, [pc, #52]	; (8008a14 <__libc_init_array+0x38>)
 80089e0:	4c0d      	ldr	r4, [pc, #52]	; (8008a18 <__libc_init_array+0x3c>)
 80089e2:	1b64      	subs	r4, r4, r5
 80089e4:	10a4      	asrs	r4, r4, #2
 80089e6:	2600      	movs	r6, #0
 80089e8:	42a6      	cmp	r6, r4
 80089ea:	d109      	bne.n	8008a00 <__libc_init_array+0x24>
 80089ec:	4d0b      	ldr	r5, [pc, #44]	; (8008a1c <__libc_init_array+0x40>)
 80089ee:	4c0c      	ldr	r4, [pc, #48]	; (8008a20 <__libc_init_array+0x44>)
 80089f0:	f000 fdbe 	bl	8009570 <_init>
 80089f4:	1b64      	subs	r4, r4, r5
 80089f6:	10a4      	asrs	r4, r4, #2
 80089f8:	2600      	movs	r6, #0
 80089fa:	42a6      	cmp	r6, r4
 80089fc:	d105      	bne.n	8008a0a <__libc_init_array+0x2e>
 80089fe:	bd70      	pop	{r4, r5, r6, pc}
 8008a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a04:	4798      	blx	r3
 8008a06:	3601      	adds	r6, #1
 8008a08:	e7ee      	b.n	80089e8 <__libc_init_array+0xc>
 8008a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a0e:	4798      	blx	r3
 8008a10:	3601      	adds	r6, #1
 8008a12:	e7f2      	b.n	80089fa <__libc_init_array+0x1e>
 8008a14:	0800968c 	.word	0x0800968c
 8008a18:	0800968c 	.word	0x0800968c
 8008a1c:	0800968c 	.word	0x0800968c
 8008a20:	08009690 	.word	0x08009690

08008a24 <__retarget_lock_acquire_recursive>:
 8008a24:	4770      	bx	lr

08008a26 <__retarget_lock_release_recursive>:
 8008a26:	4770      	bx	lr

08008a28 <_free_r>:
 8008a28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a2a:	2900      	cmp	r1, #0
 8008a2c:	d044      	beq.n	8008ab8 <_free_r+0x90>
 8008a2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a32:	9001      	str	r0, [sp, #4]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f1a1 0404 	sub.w	r4, r1, #4
 8008a3a:	bfb8      	it	lt
 8008a3c:	18e4      	addlt	r4, r4, r3
 8008a3e:	f000 f8df 	bl	8008c00 <__malloc_lock>
 8008a42:	4a1e      	ldr	r2, [pc, #120]	; (8008abc <_free_r+0x94>)
 8008a44:	9801      	ldr	r0, [sp, #4]
 8008a46:	6813      	ldr	r3, [r2, #0]
 8008a48:	b933      	cbnz	r3, 8008a58 <_free_r+0x30>
 8008a4a:	6063      	str	r3, [r4, #4]
 8008a4c:	6014      	str	r4, [r2, #0]
 8008a4e:	b003      	add	sp, #12
 8008a50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a54:	f000 b8da 	b.w	8008c0c <__malloc_unlock>
 8008a58:	42a3      	cmp	r3, r4
 8008a5a:	d908      	bls.n	8008a6e <_free_r+0x46>
 8008a5c:	6825      	ldr	r5, [r4, #0]
 8008a5e:	1961      	adds	r1, r4, r5
 8008a60:	428b      	cmp	r3, r1
 8008a62:	bf01      	itttt	eq
 8008a64:	6819      	ldreq	r1, [r3, #0]
 8008a66:	685b      	ldreq	r3, [r3, #4]
 8008a68:	1949      	addeq	r1, r1, r5
 8008a6a:	6021      	streq	r1, [r4, #0]
 8008a6c:	e7ed      	b.n	8008a4a <_free_r+0x22>
 8008a6e:	461a      	mov	r2, r3
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	b10b      	cbz	r3, 8008a78 <_free_r+0x50>
 8008a74:	42a3      	cmp	r3, r4
 8008a76:	d9fa      	bls.n	8008a6e <_free_r+0x46>
 8008a78:	6811      	ldr	r1, [r2, #0]
 8008a7a:	1855      	adds	r5, r2, r1
 8008a7c:	42a5      	cmp	r5, r4
 8008a7e:	d10b      	bne.n	8008a98 <_free_r+0x70>
 8008a80:	6824      	ldr	r4, [r4, #0]
 8008a82:	4421      	add	r1, r4
 8008a84:	1854      	adds	r4, r2, r1
 8008a86:	42a3      	cmp	r3, r4
 8008a88:	6011      	str	r1, [r2, #0]
 8008a8a:	d1e0      	bne.n	8008a4e <_free_r+0x26>
 8008a8c:	681c      	ldr	r4, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	6053      	str	r3, [r2, #4]
 8008a92:	440c      	add	r4, r1
 8008a94:	6014      	str	r4, [r2, #0]
 8008a96:	e7da      	b.n	8008a4e <_free_r+0x26>
 8008a98:	d902      	bls.n	8008aa0 <_free_r+0x78>
 8008a9a:	230c      	movs	r3, #12
 8008a9c:	6003      	str	r3, [r0, #0]
 8008a9e:	e7d6      	b.n	8008a4e <_free_r+0x26>
 8008aa0:	6825      	ldr	r5, [r4, #0]
 8008aa2:	1961      	adds	r1, r4, r5
 8008aa4:	428b      	cmp	r3, r1
 8008aa6:	bf04      	itt	eq
 8008aa8:	6819      	ldreq	r1, [r3, #0]
 8008aaa:	685b      	ldreq	r3, [r3, #4]
 8008aac:	6063      	str	r3, [r4, #4]
 8008aae:	bf04      	itt	eq
 8008ab0:	1949      	addeq	r1, r1, r5
 8008ab2:	6021      	streq	r1, [r4, #0]
 8008ab4:	6054      	str	r4, [r2, #4]
 8008ab6:	e7ca      	b.n	8008a4e <_free_r+0x26>
 8008ab8:	b003      	add	sp, #12
 8008aba:	bd30      	pop	{r4, r5, pc}
 8008abc:	20001fc4 	.word	0x20001fc4

08008ac0 <sbrk_aligned>:
 8008ac0:	b570      	push	{r4, r5, r6, lr}
 8008ac2:	4e0e      	ldr	r6, [pc, #56]	; (8008afc <sbrk_aligned+0x3c>)
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	6831      	ldr	r1, [r6, #0]
 8008ac8:	4605      	mov	r5, r0
 8008aca:	b911      	cbnz	r1, 8008ad2 <sbrk_aligned+0x12>
 8008acc:	f000 fcbc 	bl	8009448 <_sbrk_r>
 8008ad0:	6030      	str	r0, [r6, #0]
 8008ad2:	4621      	mov	r1, r4
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	f000 fcb7 	bl	8009448 <_sbrk_r>
 8008ada:	1c43      	adds	r3, r0, #1
 8008adc:	d00a      	beq.n	8008af4 <sbrk_aligned+0x34>
 8008ade:	1cc4      	adds	r4, r0, #3
 8008ae0:	f024 0403 	bic.w	r4, r4, #3
 8008ae4:	42a0      	cmp	r0, r4
 8008ae6:	d007      	beq.n	8008af8 <sbrk_aligned+0x38>
 8008ae8:	1a21      	subs	r1, r4, r0
 8008aea:	4628      	mov	r0, r5
 8008aec:	f000 fcac 	bl	8009448 <_sbrk_r>
 8008af0:	3001      	adds	r0, #1
 8008af2:	d101      	bne.n	8008af8 <sbrk_aligned+0x38>
 8008af4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008af8:	4620      	mov	r0, r4
 8008afa:	bd70      	pop	{r4, r5, r6, pc}
 8008afc:	20001fc8 	.word	0x20001fc8

08008b00 <_malloc_r>:
 8008b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b04:	1ccd      	adds	r5, r1, #3
 8008b06:	f025 0503 	bic.w	r5, r5, #3
 8008b0a:	3508      	adds	r5, #8
 8008b0c:	2d0c      	cmp	r5, #12
 8008b0e:	bf38      	it	cc
 8008b10:	250c      	movcc	r5, #12
 8008b12:	2d00      	cmp	r5, #0
 8008b14:	4607      	mov	r7, r0
 8008b16:	db01      	blt.n	8008b1c <_malloc_r+0x1c>
 8008b18:	42a9      	cmp	r1, r5
 8008b1a:	d905      	bls.n	8008b28 <_malloc_r+0x28>
 8008b1c:	230c      	movs	r3, #12
 8008b1e:	603b      	str	r3, [r7, #0]
 8008b20:	2600      	movs	r6, #0
 8008b22:	4630      	mov	r0, r6
 8008b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b28:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008bfc <_malloc_r+0xfc>
 8008b2c:	f000 f868 	bl	8008c00 <__malloc_lock>
 8008b30:	f8d8 3000 	ldr.w	r3, [r8]
 8008b34:	461c      	mov	r4, r3
 8008b36:	bb5c      	cbnz	r4, 8008b90 <_malloc_r+0x90>
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	f7ff ffc0 	bl	8008ac0 <sbrk_aligned>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	4604      	mov	r4, r0
 8008b44:	d155      	bne.n	8008bf2 <_malloc_r+0xf2>
 8008b46:	f8d8 4000 	ldr.w	r4, [r8]
 8008b4a:	4626      	mov	r6, r4
 8008b4c:	2e00      	cmp	r6, #0
 8008b4e:	d145      	bne.n	8008bdc <_malloc_r+0xdc>
 8008b50:	2c00      	cmp	r4, #0
 8008b52:	d048      	beq.n	8008be6 <_malloc_r+0xe6>
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	4631      	mov	r1, r6
 8008b58:	4638      	mov	r0, r7
 8008b5a:	eb04 0903 	add.w	r9, r4, r3
 8008b5e:	f000 fc73 	bl	8009448 <_sbrk_r>
 8008b62:	4581      	cmp	r9, r0
 8008b64:	d13f      	bne.n	8008be6 <_malloc_r+0xe6>
 8008b66:	6821      	ldr	r1, [r4, #0]
 8008b68:	1a6d      	subs	r5, r5, r1
 8008b6a:	4629      	mov	r1, r5
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	f7ff ffa7 	bl	8008ac0 <sbrk_aligned>
 8008b72:	3001      	adds	r0, #1
 8008b74:	d037      	beq.n	8008be6 <_malloc_r+0xe6>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	442b      	add	r3, r5
 8008b7a:	6023      	str	r3, [r4, #0]
 8008b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d038      	beq.n	8008bf6 <_malloc_r+0xf6>
 8008b84:	685a      	ldr	r2, [r3, #4]
 8008b86:	42a2      	cmp	r2, r4
 8008b88:	d12b      	bne.n	8008be2 <_malloc_r+0xe2>
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	605a      	str	r2, [r3, #4]
 8008b8e:	e00f      	b.n	8008bb0 <_malloc_r+0xb0>
 8008b90:	6822      	ldr	r2, [r4, #0]
 8008b92:	1b52      	subs	r2, r2, r5
 8008b94:	d41f      	bmi.n	8008bd6 <_malloc_r+0xd6>
 8008b96:	2a0b      	cmp	r2, #11
 8008b98:	d917      	bls.n	8008bca <_malloc_r+0xca>
 8008b9a:	1961      	adds	r1, r4, r5
 8008b9c:	42a3      	cmp	r3, r4
 8008b9e:	6025      	str	r5, [r4, #0]
 8008ba0:	bf18      	it	ne
 8008ba2:	6059      	strne	r1, [r3, #4]
 8008ba4:	6863      	ldr	r3, [r4, #4]
 8008ba6:	bf08      	it	eq
 8008ba8:	f8c8 1000 	streq.w	r1, [r8]
 8008bac:	5162      	str	r2, [r4, r5]
 8008bae:	604b      	str	r3, [r1, #4]
 8008bb0:	4638      	mov	r0, r7
 8008bb2:	f104 060b 	add.w	r6, r4, #11
 8008bb6:	f000 f829 	bl	8008c0c <__malloc_unlock>
 8008bba:	f026 0607 	bic.w	r6, r6, #7
 8008bbe:	1d23      	adds	r3, r4, #4
 8008bc0:	1af2      	subs	r2, r6, r3
 8008bc2:	d0ae      	beq.n	8008b22 <_malloc_r+0x22>
 8008bc4:	1b9b      	subs	r3, r3, r6
 8008bc6:	50a3      	str	r3, [r4, r2]
 8008bc8:	e7ab      	b.n	8008b22 <_malloc_r+0x22>
 8008bca:	42a3      	cmp	r3, r4
 8008bcc:	6862      	ldr	r2, [r4, #4]
 8008bce:	d1dd      	bne.n	8008b8c <_malloc_r+0x8c>
 8008bd0:	f8c8 2000 	str.w	r2, [r8]
 8008bd4:	e7ec      	b.n	8008bb0 <_malloc_r+0xb0>
 8008bd6:	4623      	mov	r3, r4
 8008bd8:	6864      	ldr	r4, [r4, #4]
 8008bda:	e7ac      	b.n	8008b36 <_malloc_r+0x36>
 8008bdc:	4634      	mov	r4, r6
 8008bde:	6876      	ldr	r6, [r6, #4]
 8008be0:	e7b4      	b.n	8008b4c <_malloc_r+0x4c>
 8008be2:	4613      	mov	r3, r2
 8008be4:	e7cc      	b.n	8008b80 <_malloc_r+0x80>
 8008be6:	230c      	movs	r3, #12
 8008be8:	603b      	str	r3, [r7, #0]
 8008bea:	4638      	mov	r0, r7
 8008bec:	f000 f80e 	bl	8008c0c <__malloc_unlock>
 8008bf0:	e797      	b.n	8008b22 <_malloc_r+0x22>
 8008bf2:	6025      	str	r5, [r4, #0]
 8008bf4:	e7dc      	b.n	8008bb0 <_malloc_r+0xb0>
 8008bf6:	605b      	str	r3, [r3, #4]
 8008bf8:	deff      	udf	#255	; 0xff
 8008bfa:	bf00      	nop
 8008bfc:	20001fc4 	.word	0x20001fc4

08008c00 <__malloc_lock>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__malloc_lock+0x8>)
 8008c02:	f7ff bf0f 	b.w	8008a24 <__retarget_lock_acquire_recursive>
 8008c06:	bf00      	nop
 8008c08:	20001fc0 	.word	0x20001fc0

08008c0c <__malloc_unlock>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__malloc_unlock+0x8>)
 8008c0e:	f7ff bf0a 	b.w	8008a26 <__retarget_lock_release_recursive>
 8008c12:	bf00      	nop
 8008c14:	20001fc0 	.word	0x20001fc0

08008c18 <__sfputc_r>:
 8008c18:	6893      	ldr	r3, [r2, #8]
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	b410      	push	{r4}
 8008c20:	6093      	str	r3, [r2, #8]
 8008c22:	da08      	bge.n	8008c36 <__sfputc_r+0x1e>
 8008c24:	6994      	ldr	r4, [r2, #24]
 8008c26:	42a3      	cmp	r3, r4
 8008c28:	db01      	blt.n	8008c2e <__sfputc_r+0x16>
 8008c2a:	290a      	cmp	r1, #10
 8008c2c:	d103      	bne.n	8008c36 <__sfputc_r+0x1e>
 8008c2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c32:	f000 bb73 	b.w	800931c <__swbuf_r>
 8008c36:	6813      	ldr	r3, [r2, #0]
 8008c38:	1c58      	adds	r0, r3, #1
 8008c3a:	6010      	str	r0, [r2, #0]
 8008c3c:	7019      	strb	r1, [r3, #0]
 8008c3e:	4608      	mov	r0, r1
 8008c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c44:	4770      	bx	lr

08008c46 <__sfputs_r>:
 8008c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c48:	4606      	mov	r6, r0
 8008c4a:	460f      	mov	r7, r1
 8008c4c:	4614      	mov	r4, r2
 8008c4e:	18d5      	adds	r5, r2, r3
 8008c50:	42ac      	cmp	r4, r5
 8008c52:	d101      	bne.n	8008c58 <__sfputs_r+0x12>
 8008c54:	2000      	movs	r0, #0
 8008c56:	e007      	b.n	8008c68 <__sfputs_r+0x22>
 8008c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c5c:	463a      	mov	r2, r7
 8008c5e:	4630      	mov	r0, r6
 8008c60:	f7ff ffda 	bl	8008c18 <__sfputc_r>
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	d1f3      	bne.n	8008c50 <__sfputs_r+0xa>
 8008c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c6c <_vfiprintf_r>:
 8008c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	460d      	mov	r5, r1
 8008c72:	b09d      	sub	sp, #116	; 0x74
 8008c74:	4614      	mov	r4, r2
 8008c76:	4698      	mov	r8, r3
 8008c78:	4606      	mov	r6, r0
 8008c7a:	b118      	cbz	r0, 8008c84 <_vfiprintf_r+0x18>
 8008c7c:	6a03      	ldr	r3, [r0, #32]
 8008c7e:	b90b      	cbnz	r3, 8008c84 <_vfiprintf_r+0x18>
 8008c80:	f7ff fdcc 	bl	800881c <__sinit>
 8008c84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c86:	07d9      	lsls	r1, r3, #31
 8008c88:	d405      	bmi.n	8008c96 <_vfiprintf_r+0x2a>
 8008c8a:	89ab      	ldrh	r3, [r5, #12]
 8008c8c:	059a      	lsls	r2, r3, #22
 8008c8e:	d402      	bmi.n	8008c96 <_vfiprintf_r+0x2a>
 8008c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c92:	f7ff fec7 	bl	8008a24 <__retarget_lock_acquire_recursive>
 8008c96:	89ab      	ldrh	r3, [r5, #12]
 8008c98:	071b      	lsls	r3, r3, #28
 8008c9a:	d501      	bpl.n	8008ca0 <_vfiprintf_r+0x34>
 8008c9c:	692b      	ldr	r3, [r5, #16]
 8008c9e:	b99b      	cbnz	r3, 8008cc8 <_vfiprintf_r+0x5c>
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f000 fb78 	bl	8009398 <__swsetup_r>
 8008ca8:	b170      	cbz	r0, 8008cc8 <_vfiprintf_r+0x5c>
 8008caa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cac:	07dc      	lsls	r4, r3, #31
 8008cae:	d504      	bpl.n	8008cba <_vfiprintf_r+0x4e>
 8008cb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cb4:	b01d      	add	sp, #116	; 0x74
 8008cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cba:	89ab      	ldrh	r3, [r5, #12]
 8008cbc:	0598      	lsls	r0, r3, #22
 8008cbe:	d4f7      	bmi.n	8008cb0 <_vfiprintf_r+0x44>
 8008cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cc2:	f7ff feb0 	bl	8008a26 <__retarget_lock_release_recursive>
 8008cc6:	e7f3      	b.n	8008cb0 <_vfiprintf_r+0x44>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9309      	str	r3, [sp, #36]	; 0x24
 8008ccc:	2320      	movs	r3, #32
 8008cce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cd2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cd6:	2330      	movs	r3, #48	; 0x30
 8008cd8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e8c <_vfiprintf_r+0x220>
 8008cdc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ce0:	f04f 0901 	mov.w	r9, #1
 8008ce4:	4623      	mov	r3, r4
 8008ce6:	469a      	mov	sl, r3
 8008ce8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cec:	b10a      	cbz	r2, 8008cf2 <_vfiprintf_r+0x86>
 8008cee:	2a25      	cmp	r2, #37	; 0x25
 8008cf0:	d1f9      	bne.n	8008ce6 <_vfiprintf_r+0x7a>
 8008cf2:	ebba 0b04 	subs.w	fp, sl, r4
 8008cf6:	d00b      	beq.n	8008d10 <_vfiprintf_r+0xa4>
 8008cf8:	465b      	mov	r3, fp
 8008cfa:	4622      	mov	r2, r4
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f7ff ffa1 	bl	8008c46 <__sfputs_r>
 8008d04:	3001      	adds	r0, #1
 8008d06:	f000 80a9 	beq.w	8008e5c <_vfiprintf_r+0x1f0>
 8008d0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d0c:	445a      	add	r2, fp
 8008d0e:	9209      	str	r2, [sp, #36]	; 0x24
 8008d10:	f89a 3000 	ldrb.w	r3, [sl]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f000 80a1 	beq.w	8008e5c <_vfiprintf_r+0x1f0>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d24:	f10a 0a01 	add.w	sl, sl, #1
 8008d28:	9304      	str	r3, [sp, #16]
 8008d2a:	9307      	str	r3, [sp, #28]
 8008d2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d30:	931a      	str	r3, [sp, #104]	; 0x68
 8008d32:	4654      	mov	r4, sl
 8008d34:	2205      	movs	r2, #5
 8008d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3a:	4854      	ldr	r0, [pc, #336]	; (8008e8c <_vfiprintf_r+0x220>)
 8008d3c:	f7f7 fa48 	bl	80001d0 <memchr>
 8008d40:	9a04      	ldr	r2, [sp, #16]
 8008d42:	b9d8      	cbnz	r0, 8008d7c <_vfiprintf_r+0x110>
 8008d44:	06d1      	lsls	r1, r2, #27
 8008d46:	bf44      	itt	mi
 8008d48:	2320      	movmi	r3, #32
 8008d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d4e:	0713      	lsls	r3, r2, #28
 8008d50:	bf44      	itt	mi
 8008d52:	232b      	movmi	r3, #43	; 0x2b
 8008d54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d58:	f89a 3000 	ldrb.w	r3, [sl]
 8008d5c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d5e:	d015      	beq.n	8008d8c <_vfiprintf_r+0x120>
 8008d60:	9a07      	ldr	r2, [sp, #28]
 8008d62:	4654      	mov	r4, sl
 8008d64:	2000      	movs	r0, #0
 8008d66:	f04f 0c0a 	mov.w	ip, #10
 8008d6a:	4621      	mov	r1, r4
 8008d6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d70:	3b30      	subs	r3, #48	; 0x30
 8008d72:	2b09      	cmp	r3, #9
 8008d74:	d94d      	bls.n	8008e12 <_vfiprintf_r+0x1a6>
 8008d76:	b1b0      	cbz	r0, 8008da6 <_vfiprintf_r+0x13a>
 8008d78:	9207      	str	r2, [sp, #28]
 8008d7a:	e014      	b.n	8008da6 <_vfiprintf_r+0x13a>
 8008d7c:	eba0 0308 	sub.w	r3, r0, r8
 8008d80:	fa09 f303 	lsl.w	r3, r9, r3
 8008d84:	4313      	orrs	r3, r2
 8008d86:	9304      	str	r3, [sp, #16]
 8008d88:	46a2      	mov	sl, r4
 8008d8a:	e7d2      	b.n	8008d32 <_vfiprintf_r+0xc6>
 8008d8c:	9b03      	ldr	r3, [sp, #12]
 8008d8e:	1d19      	adds	r1, r3, #4
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	9103      	str	r1, [sp, #12]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	bfbb      	ittet	lt
 8008d98:	425b      	neglt	r3, r3
 8008d9a:	f042 0202 	orrlt.w	r2, r2, #2
 8008d9e:	9307      	strge	r3, [sp, #28]
 8008da0:	9307      	strlt	r3, [sp, #28]
 8008da2:	bfb8      	it	lt
 8008da4:	9204      	strlt	r2, [sp, #16]
 8008da6:	7823      	ldrb	r3, [r4, #0]
 8008da8:	2b2e      	cmp	r3, #46	; 0x2e
 8008daa:	d10c      	bne.n	8008dc6 <_vfiprintf_r+0x15a>
 8008dac:	7863      	ldrb	r3, [r4, #1]
 8008dae:	2b2a      	cmp	r3, #42	; 0x2a
 8008db0:	d134      	bne.n	8008e1c <_vfiprintf_r+0x1b0>
 8008db2:	9b03      	ldr	r3, [sp, #12]
 8008db4:	1d1a      	adds	r2, r3, #4
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	9203      	str	r2, [sp, #12]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	bfb8      	it	lt
 8008dbe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008dc2:	3402      	adds	r4, #2
 8008dc4:	9305      	str	r3, [sp, #20]
 8008dc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008e9c <_vfiprintf_r+0x230>
 8008dca:	7821      	ldrb	r1, [r4, #0]
 8008dcc:	2203      	movs	r2, #3
 8008dce:	4650      	mov	r0, sl
 8008dd0:	f7f7 f9fe 	bl	80001d0 <memchr>
 8008dd4:	b138      	cbz	r0, 8008de6 <_vfiprintf_r+0x17a>
 8008dd6:	9b04      	ldr	r3, [sp, #16]
 8008dd8:	eba0 000a 	sub.w	r0, r0, sl
 8008ddc:	2240      	movs	r2, #64	; 0x40
 8008dde:	4082      	lsls	r2, r0
 8008de0:	4313      	orrs	r3, r2
 8008de2:	3401      	adds	r4, #1
 8008de4:	9304      	str	r3, [sp, #16]
 8008de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dea:	4829      	ldr	r0, [pc, #164]	; (8008e90 <_vfiprintf_r+0x224>)
 8008dec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008df0:	2206      	movs	r2, #6
 8008df2:	f7f7 f9ed 	bl	80001d0 <memchr>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	d03f      	beq.n	8008e7a <_vfiprintf_r+0x20e>
 8008dfa:	4b26      	ldr	r3, [pc, #152]	; (8008e94 <_vfiprintf_r+0x228>)
 8008dfc:	bb1b      	cbnz	r3, 8008e46 <_vfiprintf_r+0x1da>
 8008dfe:	9b03      	ldr	r3, [sp, #12]
 8008e00:	3307      	adds	r3, #7
 8008e02:	f023 0307 	bic.w	r3, r3, #7
 8008e06:	3308      	adds	r3, #8
 8008e08:	9303      	str	r3, [sp, #12]
 8008e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e0c:	443b      	add	r3, r7
 8008e0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e10:	e768      	b.n	8008ce4 <_vfiprintf_r+0x78>
 8008e12:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e16:	460c      	mov	r4, r1
 8008e18:	2001      	movs	r0, #1
 8008e1a:	e7a6      	b.n	8008d6a <_vfiprintf_r+0xfe>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	3401      	adds	r4, #1
 8008e20:	9305      	str	r3, [sp, #20]
 8008e22:	4619      	mov	r1, r3
 8008e24:	f04f 0c0a 	mov.w	ip, #10
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e2e:	3a30      	subs	r2, #48	; 0x30
 8008e30:	2a09      	cmp	r2, #9
 8008e32:	d903      	bls.n	8008e3c <_vfiprintf_r+0x1d0>
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d0c6      	beq.n	8008dc6 <_vfiprintf_r+0x15a>
 8008e38:	9105      	str	r1, [sp, #20]
 8008e3a:	e7c4      	b.n	8008dc6 <_vfiprintf_r+0x15a>
 8008e3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e40:	4604      	mov	r4, r0
 8008e42:	2301      	movs	r3, #1
 8008e44:	e7f0      	b.n	8008e28 <_vfiprintf_r+0x1bc>
 8008e46:	ab03      	add	r3, sp, #12
 8008e48:	9300      	str	r3, [sp, #0]
 8008e4a:	462a      	mov	r2, r5
 8008e4c:	4b12      	ldr	r3, [pc, #72]	; (8008e98 <_vfiprintf_r+0x22c>)
 8008e4e:	a904      	add	r1, sp, #16
 8008e50:	4630      	mov	r0, r6
 8008e52:	f3af 8000 	nop.w
 8008e56:	4607      	mov	r7, r0
 8008e58:	1c78      	adds	r0, r7, #1
 8008e5a:	d1d6      	bne.n	8008e0a <_vfiprintf_r+0x19e>
 8008e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e5e:	07d9      	lsls	r1, r3, #31
 8008e60:	d405      	bmi.n	8008e6e <_vfiprintf_r+0x202>
 8008e62:	89ab      	ldrh	r3, [r5, #12]
 8008e64:	059a      	lsls	r2, r3, #22
 8008e66:	d402      	bmi.n	8008e6e <_vfiprintf_r+0x202>
 8008e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e6a:	f7ff fddc 	bl	8008a26 <__retarget_lock_release_recursive>
 8008e6e:	89ab      	ldrh	r3, [r5, #12]
 8008e70:	065b      	lsls	r3, r3, #25
 8008e72:	f53f af1d 	bmi.w	8008cb0 <_vfiprintf_r+0x44>
 8008e76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e78:	e71c      	b.n	8008cb4 <_vfiprintf_r+0x48>
 8008e7a:	ab03      	add	r3, sp, #12
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	462a      	mov	r2, r5
 8008e80:	4b05      	ldr	r3, [pc, #20]	; (8008e98 <_vfiprintf_r+0x22c>)
 8008e82:	a904      	add	r1, sp, #16
 8008e84:	4630      	mov	r0, r6
 8008e86:	f000 f879 	bl	8008f7c <_printf_i>
 8008e8a:	e7e4      	b.n	8008e56 <_vfiprintf_r+0x1ea>
 8008e8c:	08009650 	.word	0x08009650
 8008e90:	0800965a 	.word	0x0800965a
 8008e94:	00000000 	.word	0x00000000
 8008e98:	08008c47 	.word	0x08008c47
 8008e9c:	08009656 	.word	0x08009656

08008ea0 <_printf_common>:
 8008ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea4:	4616      	mov	r6, r2
 8008ea6:	4699      	mov	r9, r3
 8008ea8:	688a      	ldr	r2, [r1, #8]
 8008eaa:	690b      	ldr	r3, [r1, #16]
 8008eac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	bfb8      	it	lt
 8008eb4:	4613      	movlt	r3, r2
 8008eb6:	6033      	str	r3, [r6, #0]
 8008eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ebc:	4607      	mov	r7, r0
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	b10a      	cbz	r2, 8008ec6 <_printf_common+0x26>
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	6033      	str	r3, [r6, #0]
 8008ec6:	6823      	ldr	r3, [r4, #0]
 8008ec8:	0699      	lsls	r1, r3, #26
 8008eca:	bf42      	ittt	mi
 8008ecc:	6833      	ldrmi	r3, [r6, #0]
 8008ece:	3302      	addmi	r3, #2
 8008ed0:	6033      	strmi	r3, [r6, #0]
 8008ed2:	6825      	ldr	r5, [r4, #0]
 8008ed4:	f015 0506 	ands.w	r5, r5, #6
 8008ed8:	d106      	bne.n	8008ee8 <_printf_common+0x48>
 8008eda:	f104 0a19 	add.w	sl, r4, #25
 8008ede:	68e3      	ldr	r3, [r4, #12]
 8008ee0:	6832      	ldr	r2, [r6, #0]
 8008ee2:	1a9b      	subs	r3, r3, r2
 8008ee4:	42ab      	cmp	r3, r5
 8008ee6:	dc26      	bgt.n	8008f36 <_printf_common+0x96>
 8008ee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008eec:	1e13      	subs	r3, r2, #0
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	bf18      	it	ne
 8008ef2:	2301      	movne	r3, #1
 8008ef4:	0692      	lsls	r2, r2, #26
 8008ef6:	d42b      	bmi.n	8008f50 <_printf_common+0xb0>
 8008ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008efc:	4649      	mov	r1, r9
 8008efe:	4638      	mov	r0, r7
 8008f00:	47c0      	blx	r8
 8008f02:	3001      	adds	r0, #1
 8008f04:	d01e      	beq.n	8008f44 <_printf_common+0xa4>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	6922      	ldr	r2, [r4, #16]
 8008f0a:	f003 0306 	and.w	r3, r3, #6
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	bf02      	ittt	eq
 8008f12:	68e5      	ldreq	r5, [r4, #12]
 8008f14:	6833      	ldreq	r3, [r6, #0]
 8008f16:	1aed      	subeq	r5, r5, r3
 8008f18:	68a3      	ldr	r3, [r4, #8]
 8008f1a:	bf0c      	ite	eq
 8008f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f20:	2500      	movne	r5, #0
 8008f22:	4293      	cmp	r3, r2
 8008f24:	bfc4      	itt	gt
 8008f26:	1a9b      	subgt	r3, r3, r2
 8008f28:	18ed      	addgt	r5, r5, r3
 8008f2a:	2600      	movs	r6, #0
 8008f2c:	341a      	adds	r4, #26
 8008f2e:	42b5      	cmp	r5, r6
 8008f30:	d11a      	bne.n	8008f68 <_printf_common+0xc8>
 8008f32:	2000      	movs	r0, #0
 8008f34:	e008      	b.n	8008f48 <_printf_common+0xa8>
 8008f36:	2301      	movs	r3, #1
 8008f38:	4652      	mov	r2, sl
 8008f3a:	4649      	mov	r1, r9
 8008f3c:	4638      	mov	r0, r7
 8008f3e:	47c0      	blx	r8
 8008f40:	3001      	adds	r0, #1
 8008f42:	d103      	bne.n	8008f4c <_printf_common+0xac>
 8008f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f4c:	3501      	adds	r5, #1
 8008f4e:	e7c6      	b.n	8008ede <_printf_common+0x3e>
 8008f50:	18e1      	adds	r1, r4, r3
 8008f52:	1c5a      	adds	r2, r3, #1
 8008f54:	2030      	movs	r0, #48	; 0x30
 8008f56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f5a:	4422      	add	r2, r4
 8008f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f64:	3302      	adds	r3, #2
 8008f66:	e7c7      	b.n	8008ef8 <_printf_common+0x58>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	4622      	mov	r2, r4
 8008f6c:	4649      	mov	r1, r9
 8008f6e:	4638      	mov	r0, r7
 8008f70:	47c0      	blx	r8
 8008f72:	3001      	adds	r0, #1
 8008f74:	d0e6      	beq.n	8008f44 <_printf_common+0xa4>
 8008f76:	3601      	adds	r6, #1
 8008f78:	e7d9      	b.n	8008f2e <_printf_common+0x8e>
	...

08008f7c <_printf_i>:
 8008f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f80:	7e0f      	ldrb	r7, [r1, #24]
 8008f82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f84:	2f78      	cmp	r7, #120	; 0x78
 8008f86:	4691      	mov	r9, r2
 8008f88:	4680      	mov	r8, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	469a      	mov	sl, r3
 8008f8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f92:	d807      	bhi.n	8008fa4 <_printf_i+0x28>
 8008f94:	2f62      	cmp	r7, #98	; 0x62
 8008f96:	d80a      	bhi.n	8008fae <_printf_i+0x32>
 8008f98:	2f00      	cmp	r7, #0
 8008f9a:	f000 80d4 	beq.w	8009146 <_printf_i+0x1ca>
 8008f9e:	2f58      	cmp	r7, #88	; 0x58
 8008fa0:	f000 80c0 	beq.w	8009124 <_printf_i+0x1a8>
 8008fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008fac:	e03a      	b.n	8009024 <_printf_i+0xa8>
 8008fae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fb2:	2b15      	cmp	r3, #21
 8008fb4:	d8f6      	bhi.n	8008fa4 <_printf_i+0x28>
 8008fb6:	a101      	add	r1, pc, #4	; (adr r1, 8008fbc <_printf_i+0x40>)
 8008fb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fbc:	08009015 	.word	0x08009015
 8008fc0:	08009029 	.word	0x08009029
 8008fc4:	08008fa5 	.word	0x08008fa5
 8008fc8:	08008fa5 	.word	0x08008fa5
 8008fcc:	08008fa5 	.word	0x08008fa5
 8008fd0:	08008fa5 	.word	0x08008fa5
 8008fd4:	08009029 	.word	0x08009029
 8008fd8:	08008fa5 	.word	0x08008fa5
 8008fdc:	08008fa5 	.word	0x08008fa5
 8008fe0:	08008fa5 	.word	0x08008fa5
 8008fe4:	08008fa5 	.word	0x08008fa5
 8008fe8:	0800912d 	.word	0x0800912d
 8008fec:	08009055 	.word	0x08009055
 8008ff0:	080090e7 	.word	0x080090e7
 8008ff4:	08008fa5 	.word	0x08008fa5
 8008ff8:	08008fa5 	.word	0x08008fa5
 8008ffc:	0800914f 	.word	0x0800914f
 8009000:	08008fa5 	.word	0x08008fa5
 8009004:	08009055 	.word	0x08009055
 8009008:	08008fa5 	.word	0x08008fa5
 800900c:	08008fa5 	.word	0x08008fa5
 8009010:	080090ef 	.word	0x080090ef
 8009014:	682b      	ldr	r3, [r5, #0]
 8009016:	1d1a      	adds	r2, r3, #4
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	602a      	str	r2, [r5, #0]
 800901c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009020:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009024:	2301      	movs	r3, #1
 8009026:	e09f      	b.n	8009168 <_printf_i+0x1ec>
 8009028:	6820      	ldr	r0, [r4, #0]
 800902a:	682b      	ldr	r3, [r5, #0]
 800902c:	0607      	lsls	r7, r0, #24
 800902e:	f103 0104 	add.w	r1, r3, #4
 8009032:	6029      	str	r1, [r5, #0]
 8009034:	d501      	bpl.n	800903a <_printf_i+0xbe>
 8009036:	681e      	ldr	r6, [r3, #0]
 8009038:	e003      	b.n	8009042 <_printf_i+0xc6>
 800903a:	0646      	lsls	r6, r0, #25
 800903c:	d5fb      	bpl.n	8009036 <_printf_i+0xba>
 800903e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009042:	2e00      	cmp	r6, #0
 8009044:	da03      	bge.n	800904e <_printf_i+0xd2>
 8009046:	232d      	movs	r3, #45	; 0x2d
 8009048:	4276      	negs	r6, r6
 800904a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800904e:	485a      	ldr	r0, [pc, #360]	; (80091b8 <_printf_i+0x23c>)
 8009050:	230a      	movs	r3, #10
 8009052:	e012      	b.n	800907a <_printf_i+0xfe>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	6820      	ldr	r0, [r4, #0]
 8009058:	1d19      	adds	r1, r3, #4
 800905a:	6029      	str	r1, [r5, #0]
 800905c:	0605      	lsls	r5, r0, #24
 800905e:	d501      	bpl.n	8009064 <_printf_i+0xe8>
 8009060:	681e      	ldr	r6, [r3, #0]
 8009062:	e002      	b.n	800906a <_printf_i+0xee>
 8009064:	0641      	lsls	r1, r0, #25
 8009066:	d5fb      	bpl.n	8009060 <_printf_i+0xe4>
 8009068:	881e      	ldrh	r6, [r3, #0]
 800906a:	4853      	ldr	r0, [pc, #332]	; (80091b8 <_printf_i+0x23c>)
 800906c:	2f6f      	cmp	r7, #111	; 0x6f
 800906e:	bf0c      	ite	eq
 8009070:	2308      	moveq	r3, #8
 8009072:	230a      	movne	r3, #10
 8009074:	2100      	movs	r1, #0
 8009076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800907a:	6865      	ldr	r5, [r4, #4]
 800907c:	60a5      	str	r5, [r4, #8]
 800907e:	2d00      	cmp	r5, #0
 8009080:	bfa2      	ittt	ge
 8009082:	6821      	ldrge	r1, [r4, #0]
 8009084:	f021 0104 	bicge.w	r1, r1, #4
 8009088:	6021      	strge	r1, [r4, #0]
 800908a:	b90e      	cbnz	r6, 8009090 <_printf_i+0x114>
 800908c:	2d00      	cmp	r5, #0
 800908e:	d04b      	beq.n	8009128 <_printf_i+0x1ac>
 8009090:	4615      	mov	r5, r2
 8009092:	fbb6 f1f3 	udiv	r1, r6, r3
 8009096:	fb03 6711 	mls	r7, r3, r1, r6
 800909a:	5dc7      	ldrb	r7, [r0, r7]
 800909c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090a0:	4637      	mov	r7, r6
 80090a2:	42bb      	cmp	r3, r7
 80090a4:	460e      	mov	r6, r1
 80090a6:	d9f4      	bls.n	8009092 <_printf_i+0x116>
 80090a8:	2b08      	cmp	r3, #8
 80090aa:	d10b      	bne.n	80090c4 <_printf_i+0x148>
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	07de      	lsls	r6, r3, #31
 80090b0:	d508      	bpl.n	80090c4 <_printf_i+0x148>
 80090b2:	6923      	ldr	r3, [r4, #16]
 80090b4:	6861      	ldr	r1, [r4, #4]
 80090b6:	4299      	cmp	r1, r3
 80090b8:	bfde      	ittt	le
 80090ba:	2330      	movle	r3, #48	; 0x30
 80090bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80090c4:	1b52      	subs	r2, r2, r5
 80090c6:	6122      	str	r2, [r4, #16]
 80090c8:	f8cd a000 	str.w	sl, [sp]
 80090cc:	464b      	mov	r3, r9
 80090ce:	aa03      	add	r2, sp, #12
 80090d0:	4621      	mov	r1, r4
 80090d2:	4640      	mov	r0, r8
 80090d4:	f7ff fee4 	bl	8008ea0 <_printf_common>
 80090d8:	3001      	adds	r0, #1
 80090da:	d14a      	bne.n	8009172 <_printf_i+0x1f6>
 80090dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090e0:	b004      	add	sp, #16
 80090e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	f043 0320 	orr.w	r3, r3, #32
 80090ec:	6023      	str	r3, [r4, #0]
 80090ee:	4833      	ldr	r0, [pc, #204]	; (80091bc <_printf_i+0x240>)
 80090f0:	2778      	movs	r7, #120	; 0x78
 80090f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	6829      	ldr	r1, [r5, #0]
 80090fa:	061f      	lsls	r7, r3, #24
 80090fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8009100:	d402      	bmi.n	8009108 <_printf_i+0x18c>
 8009102:	065f      	lsls	r7, r3, #25
 8009104:	bf48      	it	mi
 8009106:	b2b6      	uxthmi	r6, r6
 8009108:	07df      	lsls	r7, r3, #31
 800910a:	bf48      	it	mi
 800910c:	f043 0320 	orrmi.w	r3, r3, #32
 8009110:	6029      	str	r1, [r5, #0]
 8009112:	bf48      	it	mi
 8009114:	6023      	strmi	r3, [r4, #0]
 8009116:	b91e      	cbnz	r6, 8009120 <_printf_i+0x1a4>
 8009118:	6823      	ldr	r3, [r4, #0]
 800911a:	f023 0320 	bic.w	r3, r3, #32
 800911e:	6023      	str	r3, [r4, #0]
 8009120:	2310      	movs	r3, #16
 8009122:	e7a7      	b.n	8009074 <_printf_i+0xf8>
 8009124:	4824      	ldr	r0, [pc, #144]	; (80091b8 <_printf_i+0x23c>)
 8009126:	e7e4      	b.n	80090f2 <_printf_i+0x176>
 8009128:	4615      	mov	r5, r2
 800912a:	e7bd      	b.n	80090a8 <_printf_i+0x12c>
 800912c:	682b      	ldr	r3, [r5, #0]
 800912e:	6826      	ldr	r6, [r4, #0]
 8009130:	6961      	ldr	r1, [r4, #20]
 8009132:	1d18      	adds	r0, r3, #4
 8009134:	6028      	str	r0, [r5, #0]
 8009136:	0635      	lsls	r5, r6, #24
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	d501      	bpl.n	8009140 <_printf_i+0x1c4>
 800913c:	6019      	str	r1, [r3, #0]
 800913e:	e002      	b.n	8009146 <_printf_i+0x1ca>
 8009140:	0670      	lsls	r0, r6, #25
 8009142:	d5fb      	bpl.n	800913c <_printf_i+0x1c0>
 8009144:	8019      	strh	r1, [r3, #0]
 8009146:	2300      	movs	r3, #0
 8009148:	6123      	str	r3, [r4, #16]
 800914a:	4615      	mov	r5, r2
 800914c:	e7bc      	b.n	80090c8 <_printf_i+0x14c>
 800914e:	682b      	ldr	r3, [r5, #0]
 8009150:	1d1a      	adds	r2, r3, #4
 8009152:	602a      	str	r2, [r5, #0]
 8009154:	681d      	ldr	r5, [r3, #0]
 8009156:	6862      	ldr	r2, [r4, #4]
 8009158:	2100      	movs	r1, #0
 800915a:	4628      	mov	r0, r5
 800915c:	f7f7 f838 	bl	80001d0 <memchr>
 8009160:	b108      	cbz	r0, 8009166 <_printf_i+0x1ea>
 8009162:	1b40      	subs	r0, r0, r5
 8009164:	6060      	str	r0, [r4, #4]
 8009166:	6863      	ldr	r3, [r4, #4]
 8009168:	6123      	str	r3, [r4, #16]
 800916a:	2300      	movs	r3, #0
 800916c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009170:	e7aa      	b.n	80090c8 <_printf_i+0x14c>
 8009172:	6923      	ldr	r3, [r4, #16]
 8009174:	462a      	mov	r2, r5
 8009176:	4649      	mov	r1, r9
 8009178:	4640      	mov	r0, r8
 800917a:	47d0      	blx	sl
 800917c:	3001      	adds	r0, #1
 800917e:	d0ad      	beq.n	80090dc <_printf_i+0x160>
 8009180:	6823      	ldr	r3, [r4, #0]
 8009182:	079b      	lsls	r3, r3, #30
 8009184:	d413      	bmi.n	80091ae <_printf_i+0x232>
 8009186:	68e0      	ldr	r0, [r4, #12]
 8009188:	9b03      	ldr	r3, [sp, #12]
 800918a:	4298      	cmp	r0, r3
 800918c:	bfb8      	it	lt
 800918e:	4618      	movlt	r0, r3
 8009190:	e7a6      	b.n	80090e0 <_printf_i+0x164>
 8009192:	2301      	movs	r3, #1
 8009194:	4632      	mov	r2, r6
 8009196:	4649      	mov	r1, r9
 8009198:	4640      	mov	r0, r8
 800919a:	47d0      	blx	sl
 800919c:	3001      	adds	r0, #1
 800919e:	d09d      	beq.n	80090dc <_printf_i+0x160>
 80091a0:	3501      	adds	r5, #1
 80091a2:	68e3      	ldr	r3, [r4, #12]
 80091a4:	9903      	ldr	r1, [sp, #12]
 80091a6:	1a5b      	subs	r3, r3, r1
 80091a8:	42ab      	cmp	r3, r5
 80091aa:	dcf2      	bgt.n	8009192 <_printf_i+0x216>
 80091ac:	e7eb      	b.n	8009186 <_printf_i+0x20a>
 80091ae:	2500      	movs	r5, #0
 80091b0:	f104 0619 	add.w	r6, r4, #25
 80091b4:	e7f5      	b.n	80091a2 <_printf_i+0x226>
 80091b6:	bf00      	nop
 80091b8:	08009661 	.word	0x08009661
 80091bc:	08009672 	.word	0x08009672

080091c0 <__sflush_r>:
 80091c0:	898a      	ldrh	r2, [r1, #12]
 80091c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c6:	4605      	mov	r5, r0
 80091c8:	0710      	lsls	r0, r2, #28
 80091ca:	460c      	mov	r4, r1
 80091cc:	d458      	bmi.n	8009280 <__sflush_r+0xc0>
 80091ce:	684b      	ldr	r3, [r1, #4]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	dc05      	bgt.n	80091e0 <__sflush_r+0x20>
 80091d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	dc02      	bgt.n	80091e0 <__sflush_r+0x20>
 80091da:	2000      	movs	r0, #0
 80091dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091e2:	2e00      	cmp	r6, #0
 80091e4:	d0f9      	beq.n	80091da <__sflush_r+0x1a>
 80091e6:	2300      	movs	r3, #0
 80091e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091ec:	682f      	ldr	r7, [r5, #0]
 80091ee:	6a21      	ldr	r1, [r4, #32]
 80091f0:	602b      	str	r3, [r5, #0]
 80091f2:	d032      	beq.n	800925a <__sflush_r+0x9a>
 80091f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	075a      	lsls	r2, r3, #29
 80091fa:	d505      	bpl.n	8009208 <__sflush_r+0x48>
 80091fc:	6863      	ldr	r3, [r4, #4]
 80091fe:	1ac0      	subs	r0, r0, r3
 8009200:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009202:	b10b      	cbz	r3, 8009208 <__sflush_r+0x48>
 8009204:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009206:	1ac0      	subs	r0, r0, r3
 8009208:	2300      	movs	r3, #0
 800920a:	4602      	mov	r2, r0
 800920c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800920e:	6a21      	ldr	r1, [r4, #32]
 8009210:	4628      	mov	r0, r5
 8009212:	47b0      	blx	r6
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	d106      	bne.n	8009228 <__sflush_r+0x68>
 800921a:	6829      	ldr	r1, [r5, #0]
 800921c:	291d      	cmp	r1, #29
 800921e:	d82b      	bhi.n	8009278 <__sflush_r+0xb8>
 8009220:	4a29      	ldr	r2, [pc, #164]	; (80092c8 <__sflush_r+0x108>)
 8009222:	410a      	asrs	r2, r1
 8009224:	07d6      	lsls	r6, r2, #31
 8009226:	d427      	bmi.n	8009278 <__sflush_r+0xb8>
 8009228:	2200      	movs	r2, #0
 800922a:	6062      	str	r2, [r4, #4]
 800922c:	04d9      	lsls	r1, r3, #19
 800922e:	6922      	ldr	r2, [r4, #16]
 8009230:	6022      	str	r2, [r4, #0]
 8009232:	d504      	bpl.n	800923e <__sflush_r+0x7e>
 8009234:	1c42      	adds	r2, r0, #1
 8009236:	d101      	bne.n	800923c <__sflush_r+0x7c>
 8009238:	682b      	ldr	r3, [r5, #0]
 800923a:	b903      	cbnz	r3, 800923e <__sflush_r+0x7e>
 800923c:	6560      	str	r0, [r4, #84]	; 0x54
 800923e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009240:	602f      	str	r7, [r5, #0]
 8009242:	2900      	cmp	r1, #0
 8009244:	d0c9      	beq.n	80091da <__sflush_r+0x1a>
 8009246:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800924a:	4299      	cmp	r1, r3
 800924c:	d002      	beq.n	8009254 <__sflush_r+0x94>
 800924e:	4628      	mov	r0, r5
 8009250:	f7ff fbea 	bl	8008a28 <_free_r>
 8009254:	2000      	movs	r0, #0
 8009256:	6360      	str	r0, [r4, #52]	; 0x34
 8009258:	e7c0      	b.n	80091dc <__sflush_r+0x1c>
 800925a:	2301      	movs	r3, #1
 800925c:	4628      	mov	r0, r5
 800925e:	47b0      	blx	r6
 8009260:	1c41      	adds	r1, r0, #1
 8009262:	d1c8      	bne.n	80091f6 <__sflush_r+0x36>
 8009264:	682b      	ldr	r3, [r5, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d0c5      	beq.n	80091f6 <__sflush_r+0x36>
 800926a:	2b1d      	cmp	r3, #29
 800926c:	d001      	beq.n	8009272 <__sflush_r+0xb2>
 800926e:	2b16      	cmp	r3, #22
 8009270:	d101      	bne.n	8009276 <__sflush_r+0xb6>
 8009272:	602f      	str	r7, [r5, #0]
 8009274:	e7b1      	b.n	80091da <__sflush_r+0x1a>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800927c:	81a3      	strh	r3, [r4, #12]
 800927e:	e7ad      	b.n	80091dc <__sflush_r+0x1c>
 8009280:	690f      	ldr	r7, [r1, #16]
 8009282:	2f00      	cmp	r7, #0
 8009284:	d0a9      	beq.n	80091da <__sflush_r+0x1a>
 8009286:	0793      	lsls	r3, r2, #30
 8009288:	680e      	ldr	r6, [r1, #0]
 800928a:	bf08      	it	eq
 800928c:	694b      	ldreq	r3, [r1, #20]
 800928e:	600f      	str	r7, [r1, #0]
 8009290:	bf18      	it	ne
 8009292:	2300      	movne	r3, #0
 8009294:	eba6 0807 	sub.w	r8, r6, r7
 8009298:	608b      	str	r3, [r1, #8]
 800929a:	f1b8 0f00 	cmp.w	r8, #0
 800929e:	dd9c      	ble.n	80091da <__sflush_r+0x1a>
 80092a0:	6a21      	ldr	r1, [r4, #32]
 80092a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092a4:	4643      	mov	r3, r8
 80092a6:	463a      	mov	r2, r7
 80092a8:	4628      	mov	r0, r5
 80092aa:	47b0      	blx	r6
 80092ac:	2800      	cmp	r0, #0
 80092ae:	dc06      	bgt.n	80092be <__sflush_r+0xfe>
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b6:	81a3      	strh	r3, [r4, #12]
 80092b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092bc:	e78e      	b.n	80091dc <__sflush_r+0x1c>
 80092be:	4407      	add	r7, r0
 80092c0:	eba8 0800 	sub.w	r8, r8, r0
 80092c4:	e7e9      	b.n	800929a <__sflush_r+0xda>
 80092c6:	bf00      	nop
 80092c8:	dfbffffe 	.word	0xdfbffffe

080092cc <_fflush_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	690b      	ldr	r3, [r1, #16]
 80092d0:	4605      	mov	r5, r0
 80092d2:	460c      	mov	r4, r1
 80092d4:	b913      	cbnz	r3, 80092dc <_fflush_r+0x10>
 80092d6:	2500      	movs	r5, #0
 80092d8:	4628      	mov	r0, r5
 80092da:	bd38      	pop	{r3, r4, r5, pc}
 80092dc:	b118      	cbz	r0, 80092e6 <_fflush_r+0x1a>
 80092de:	6a03      	ldr	r3, [r0, #32]
 80092e0:	b90b      	cbnz	r3, 80092e6 <_fflush_r+0x1a>
 80092e2:	f7ff fa9b 	bl	800881c <__sinit>
 80092e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d0f3      	beq.n	80092d6 <_fflush_r+0xa>
 80092ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092f0:	07d0      	lsls	r0, r2, #31
 80092f2:	d404      	bmi.n	80092fe <_fflush_r+0x32>
 80092f4:	0599      	lsls	r1, r3, #22
 80092f6:	d402      	bmi.n	80092fe <_fflush_r+0x32>
 80092f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092fa:	f7ff fb93 	bl	8008a24 <__retarget_lock_acquire_recursive>
 80092fe:	4628      	mov	r0, r5
 8009300:	4621      	mov	r1, r4
 8009302:	f7ff ff5d 	bl	80091c0 <__sflush_r>
 8009306:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009308:	07da      	lsls	r2, r3, #31
 800930a:	4605      	mov	r5, r0
 800930c:	d4e4      	bmi.n	80092d8 <_fflush_r+0xc>
 800930e:	89a3      	ldrh	r3, [r4, #12]
 8009310:	059b      	lsls	r3, r3, #22
 8009312:	d4e1      	bmi.n	80092d8 <_fflush_r+0xc>
 8009314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009316:	f7ff fb86 	bl	8008a26 <__retarget_lock_release_recursive>
 800931a:	e7dd      	b.n	80092d8 <_fflush_r+0xc>

0800931c <__swbuf_r>:
 800931c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931e:	460e      	mov	r6, r1
 8009320:	4614      	mov	r4, r2
 8009322:	4605      	mov	r5, r0
 8009324:	b118      	cbz	r0, 800932e <__swbuf_r+0x12>
 8009326:	6a03      	ldr	r3, [r0, #32]
 8009328:	b90b      	cbnz	r3, 800932e <__swbuf_r+0x12>
 800932a:	f7ff fa77 	bl	800881c <__sinit>
 800932e:	69a3      	ldr	r3, [r4, #24]
 8009330:	60a3      	str	r3, [r4, #8]
 8009332:	89a3      	ldrh	r3, [r4, #12]
 8009334:	071a      	lsls	r2, r3, #28
 8009336:	d525      	bpl.n	8009384 <__swbuf_r+0x68>
 8009338:	6923      	ldr	r3, [r4, #16]
 800933a:	b31b      	cbz	r3, 8009384 <__swbuf_r+0x68>
 800933c:	6823      	ldr	r3, [r4, #0]
 800933e:	6922      	ldr	r2, [r4, #16]
 8009340:	1a98      	subs	r0, r3, r2
 8009342:	6963      	ldr	r3, [r4, #20]
 8009344:	b2f6      	uxtb	r6, r6
 8009346:	4283      	cmp	r3, r0
 8009348:	4637      	mov	r7, r6
 800934a:	dc04      	bgt.n	8009356 <__swbuf_r+0x3a>
 800934c:	4621      	mov	r1, r4
 800934e:	4628      	mov	r0, r5
 8009350:	f7ff ffbc 	bl	80092cc <_fflush_r>
 8009354:	b9e0      	cbnz	r0, 8009390 <__swbuf_r+0x74>
 8009356:	68a3      	ldr	r3, [r4, #8]
 8009358:	3b01      	subs	r3, #1
 800935a:	60a3      	str	r3, [r4, #8]
 800935c:	6823      	ldr	r3, [r4, #0]
 800935e:	1c5a      	adds	r2, r3, #1
 8009360:	6022      	str	r2, [r4, #0]
 8009362:	701e      	strb	r6, [r3, #0]
 8009364:	6962      	ldr	r2, [r4, #20]
 8009366:	1c43      	adds	r3, r0, #1
 8009368:	429a      	cmp	r2, r3
 800936a:	d004      	beq.n	8009376 <__swbuf_r+0x5a>
 800936c:	89a3      	ldrh	r3, [r4, #12]
 800936e:	07db      	lsls	r3, r3, #31
 8009370:	d506      	bpl.n	8009380 <__swbuf_r+0x64>
 8009372:	2e0a      	cmp	r6, #10
 8009374:	d104      	bne.n	8009380 <__swbuf_r+0x64>
 8009376:	4621      	mov	r1, r4
 8009378:	4628      	mov	r0, r5
 800937a:	f7ff ffa7 	bl	80092cc <_fflush_r>
 800937e:	b938      	cbnz	r0, 8009390 <__swbuf_r+0x74>
 8009380:	4638      	mov	r0, r7
 8009382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009384:	4621      	mov	r1, r4
 8009386:	4628      	mov	r0, r5
 8009388:	f000 f806 	bl	8009398 <__swsetup_r>
 800938c:	2800      	cmp	r0, #0
 800938e:	d0d5      	beq.n	800933c <__swbuf_r+0x20>
 8009390:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009394:	e7f4      	b.n	8009380 <__swbuf_r+0x64>
	...

08009398 <__swsetup_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	4b2a      	ldr	r3, [pc, #168]	; (8009444 <__swsetup_r+0xac>)
 800939c:	4605      	mov	r5, r0
 800939e:	6818      	ldr	r0, [r3, #0]
 80093a0:	460c      	mov	r4, r1
 80093a2:	b118      	cbz	r0, 80093ac <__swsetup_r+0x14>
 80093a4:	6a03      	ldr	r3, [r0, #32]
 80093a6:	b90b      	cbnz	r3, 80093ac <__swsetup_r+0x14>
 80093a8:	f7ff fa38 	bl	800881c <__sinit>
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093b2:	0718      	lsls	r0, r3, #28
 80093b4:	d422      	bmi.n	80093fc <__swsetup_r+0x64>
 80093b6:	06d9      	lsls	r1, r3, #27
 80093b8:	d407      	bmi.n	80093ca <__swsetup_r+0x32>
 80093ba:	2309      	movs	r3, #9
 80093bc:	602b      	str	r3, [r5, #0]
 80093be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093c2:	81a3      	strh	r3, [r4, #12]
 80093c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093c8:	e034      	b.n	8009434 <__swsetup_r+0x9c>
 80093ca:	0758      	lsls	r0, r3, #29
 80093cc:	d512      	bpl.n	80093f4 <__swsetup_r+0x5c>
 80093ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093d0:	b141      	cbz	r1, 80093e4 <__swsetup_r+0x4c>
 80093d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093d6:	4299      	cmp	r1, r3
 80093d8:	d002      	beq.n	80093e0 <__swsetup_r+0x48>
 80093da:	4628      	mov	r0, r5
 80093dc:	f7ff fb24 	bl	8008a28 <_free_r>
 80093e0:	2300      	movs	r3, #0
 80093e2:	6363      	str	r3, [r4, #52]	; 0x34
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093ea:	81a3      	strh	r3, [r4, #12]
 80093ec:	2300      	movs	r3, #0
 80093ee:	6063      	str	r3, [r4, #4]
 80093f0:	6923      	ldr	r3, [r4, #16]
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	89a3      	ldrh	r3, [r4, #12]
 80093f6:	f043 0308 	orr.w	r3, r3, #8
 80093fa:	81a3      	strh	r3, [r4, #12]
 80093fc:	6923      	ldr	r3, [r4, #16]
 80093fe:	b94b      	cbnz	r3, 8009414 <__swsetup_r+0x7c>
 8009400:	89a3      	ldrh	r3, [r4, #12]
 8009402:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009406:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800940a:	d003      	beq.n	8009414 <__swsetup_r+0x7c>
 800940c:	4621      	mov	r1, r4
 800940e:	4628      	mov	r0, r5
 8009410:	f000 f850 	bl	80094b4 <__smakebuf_r>
 8009414:	89a0      	ldrh	r0, [r4, #12]
 8009416:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800941a:	f010 0301 	ands.w	r3, r0, #1
 800941e:	d00a      	beq.n	8009436 <__swsetup_r+0x9e>
 8009420:	2300      	movs	r3, #0
 8009422:	60a3      	str	r3, [r4, #8]
 8009424:	6963      	ldr	r3, [r4, #20]
 8009426:	425b      	negs	r3, r3
 8009428:	61a3      	str	r3, [r4, #24]
 800942a:	6923      	ldr	r3, [r4, #16]
 800942c:	b943      	cbnz	r3, 8009440 <__swsetup_r+0xa8>
 800942e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009432:	d1c4      	bne.n	80093be <__swsetup_r+0x26>
 8009434:	bd38      	pop	{r3, r4, r5, pc}
 8009436:	0781      	lsls	r1, r0, #30
 8009438:	bf58      	it	pl
 800943a:	6963      	ldrpl	r3, [r4, #20]
 800943c:	60a3      	str	r3, [r4, #8]
 800943e:	e7f4      	b.n	800942a <__swsetup_r+0x92>
 8009440:	2000      	movs	r0, #0
 8009442:	e7f7      	b.n	8009434 <__swsetup_r+0x9c>
 8009444:	20000154 	.word	0x20000154

08009448 <_sbrk_r>:
 8009448:	b538      	push	{r3, r4, r5, lr}
 800944a:	4d06      	ldr	r5, [pc, #24]	; (8009464 <_sbrk_r+0x1c>)
 800944c:	2300      	movs	r3, #0
 800944e:	4604      	mov	r4, r0
 8009450:	4608      	mov	r0, r1
 8009452:	602b      	str	r3, [r5, #0]
 8009454:	f7f7 fd7a 	bl	8000f4c <_sbrk>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d102      	bne.n	8009462 <_sbrk_r+0x1a>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b103      	cbz	r3, 8009462 <_sbrk_r+0x1a>
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	bd38      	pop	{r3, r4, r5, pc}
 8009464:	20001fbc 	.word	0x20001fbc

08009468 <__swhatbuf_r>:
 8009468:	b570      	push	{r4, r5, r6, lr}
 800946a:	460c      	mov	r4, r1
 800946c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009470:	2900      	cmp	r1, #0
 8009472:	b096      	sub	sp, #88	; 0x58
 8009474:	4615      	mov	r5, r2
 8009476:	461e      	mov	r6, r3
 8009478:	da0d      	bge.n	8009496 <__swhatbuf_r+0x2e>
 800947a:	89a3      	ldrh	r3, [r4, #12]
 800947c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009480:	f04f 0100 	mov.w	r1, #0
 8009484:	bf0c      	ite	eq
 8009486:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800948a:	2340      	movne	r3, #64	; 0x40
 800948c:	2000      	movs	r0, #0
 800948e:	6031      	str	r1, [r6, #0]
 8009490:	602b      	str	r3, [r5, #0]
 8009492:	b016      	add	sp, #88	; 0x58
 8009494:	bd70      	pop	{r4, r5, r6, pc}
 8009496:	466a      	mov	r2, sp
 8009498:	f000 f848 	bl	800952c <_fstat_r>
 800949c:	2800      	cmp	r0, #0
 800949e:	dbec      	blt.n	800947a <__swhatbuf_r+0x12>
 80094a0:	9901      	ldr	r1, [sp, #4]
 80094a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80094a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80094aa:	4259      	negs	r1, r3
 80094ac:	4159      	adcs	r1, r3
 80094ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094b2:	e7eb      	b.n	800948c <__swhatbuf_r+0x24>

080094b4 <__smakebuf_r>:
 80094b4:	898b      	ldrh	r3, [r1, #12]
 80094b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094b8:	079d      	lsls	r5, r3, #30
 80094ba:	4606      	mov	r6, r0
 80094bc:	460c      	mov	r4, r1
 80094be:	d507      	bpl.n	80094d0 <__smakebuf_r+0x1c>
 80094c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094c4:	6023      	str	r3, [r4, #0]
 80094c6:	6123      	str	r3, [r4, #16]
 80094c8:	2301      	movs	r3, #1
 80094ca:	6163      	str	r3, [r4, #20]
 80094cc:	b002      	add	sp, #8
 80094ce:	bd70      	pop	{r4, r5, r6, pc}
 80094d0:	ab01      	add	r3, sp, #4
 80094d2:	466a      	mov	r2, sp
 80094d4:	f7ff ffc8 	bl	8009468 <__swhatbuf_r>
 80094d8:	9900      	ldr	r1, [sp, #0]
 80094da:	4605      	mov	r5, r0
 80094dc:	4630      	mov	r0, r6
 80094de:	f7ff fb0f 	bl	8008b00 <_malloc_r>
 80094e2:	b948      	cbnz	r0, 80094f8 <__smakebuf_r+0x44>
 80094e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e8:	059a      	lsls	r2, r3, #22
 80094ea:	d4ef      	bmi.n	80094cc <__smakebuf_r+0x18>
 80094ec:	f023 0303 	bic.w	r3, r3, #3
 80094f0:	f043 0302 	orr.w	r3, r3, #2
 80094f4:	81a3      	strh	r3, [r4, #12]
 80094f6:	e7e3      	b.n	80094c0 <__smakebuf_r+0xc>
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	6020      	str	r0, [r4, #0]
 80094fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009500:	81a3      	strh	r3, [r4, #12]
 8009502:	9b00      	ldr	r3, [sp, #0]
 8009504:	6163      	str	r3, [r4, #20]
 8009506:	9b01      	ldr	r3, [sp, #4]
 8009508:	6120      	str	r0, [r4, #16]
 800950a:	b15b      	cbz	r3, 8009524 <__smakebuf_r+0x70>
 800950c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009510:	4630      	mov	r0, r6
 8009512:	f000 f81d 	bl	8009550 <_isatty_r>
 8009516:	b128      	cbz	r0, 8009524 <__smakebuf_r+0x70>
 8009518:	89a3      	ldrh	r3, [r4, #12]
 800951a:	f023 0303 	bic.w	r3, r3, #3
 800951e:	f043 0301 	orr.w	r3, r3, #1
 8009522:	81a3      	strh	r3, [r4, #12]
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	431d      	orrs	r5, r3
 8009528:	81a5      	strh	r5, [r4, #12]
 800952a:	e7cf      	b.n	80094cc <__smakebuf_r+0x18>

0800952c <_fstat_r>:
 800952c:	b538      	push	{r3, r4, r5, lr}
 800952e:	4d07      	ldr	r5, [pc, #28]	; (800954c <_fstat_r+0x20>)
 8009530:	2300      	movs	r3, #0
 8009532:	4604      	mov	r4, r0
 8009534:	4608      	mov	r0, r1
 8009536:	4611      	mov	r1, r2
 8009538:	602b      	str	r3, [r5, #0]
 800953a:	f7f7 fcde 	bl	8000efa <_fstat>
 800953e:	1c43      	adds	r3, r0, #1
 8009540:	d102      	bne.n	8009548 <_fstat_r+0x1c>
 8009542:	682b      	ldr	r3, [r5, #0]
 8009544:	b103      	cbz	r3, 8009548 <_fstat_r+0x1c>
 8009546:	6023      	str	r3, [r4, #0]
 8009548:	bd38      	pop	{r3, r4, r5, pc}
 800954a:	bf00      	nop
 800954c:	20001fbc 	.word	0x20001fbc

08009550 <_isatty_r>:
 8009550:	b538      	push	{r3, r4, r5, lr}
 8009552:	4d06      	ldr	r5, [pc, #24]	; (800956c <_isatty_r+0x1c>)
 8009554:	2300      	movs	r3, #0
 8009556:	4604      	mov	r4, r0
 8009558:	4608      	mov	r0, r1
 800955a:	602b      	str	r3, [r5, #0]
 800955c:	f7f7 fcdd 	bl	8000f1a <_isatty>
 8009560:	1c43      	adds	r3, r0, #1
 8009562:	d102      	bne.n	800956a <_isatty_r+0x1a>
 8009564:	682b      	ldr	r3, [r5, #0]
 8009566:	b103      	cbz	r3, 800956a <_isatty_r+0x1a>
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	bd38      	pop	{r3, r4, r5, pc}
 800956c:	20001fbc 	.word	0x20001fbc

08009570 <_init>:
 8009570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009572:	bf00      	nop
 8009574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009576:	bc08      	pop	{r3}
 8009578:	469e      	mov	lr, r3
 800957a:	4770      	bx	lr

0800957c <_fini>:
 800957c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800957e:	bf00      	nop
 8009580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009582:	bc08      	pop	{r3}
 8009584:	469e      	mov	lr, r3
 8009586:	4770      	bx	lr
