# DIGITAL VLSI SOC DESIGN AND PLANNING

## Day 1 - Inception of Open-Source EDA, OpenLANE, and Sky130 PDK

### 1. How to Talk to Computers
- Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs
- Introduction to RISC-V
- From Software Applications to Hardware

### 2. SoC Design and OpenLANE
- Introduction to All Components of Open-Source Digital ASIC Design
- Simplified RTL2GDS Flow
- Introduction to OpenLANE and Strive Chipsets
- Introduction to OpenLANE Detailed ASIC Design Flow

### 3. Get Familiar with Open-Source EDA Tools
- OpenLANE Directory Structure in Detail
- Design Preparation Step
- Review Files After Design Prep and Run Synthesis
- OpenLANE Project Git Link Description
- Steps to Characterize Synthesis Results





