clear:
		   clear
		
simulate:
	vcs -V -R -full64 -sverilog +v2k -debug_access +all -l rose.log rose.sv 

all:	
	 make clear;
	 make simulate;

