

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Wed Apr  5 22:31:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6004|     6004|  30.020 us|  30.020 us|  6005|  6005|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |     6002|     6002|         9|          6|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_2 = alloca i32 1"   --->   Operation 14 'alloca' 'result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:3]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln6 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 22 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 25 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.91ns)   --->   "%icmp_ln6 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 28 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln6 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 30 'add' 'add_ln6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.body.split_ifconv, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 31 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 32 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%addr_addr = getelementptr i32 %addr, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7]   --->   Operation 33 'getelementptr' 'addr_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7]   --->   Operation 34 'load' 'address' <Predicate = (!icmp_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln6 = store i10 %add_ln6, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 35 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7]   --->   Operation 36 'load' 'address' <Predicate = (!icmp_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %address" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 37 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 39 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 41 'icmp' 'addr_cmp' <Predicate = (!icmp_ln6)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln8 = store i64 %zext_ln8, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 42 'store' 'store_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 43 'load' 'reuse_reg_load' <Predicate = (!icmp_ln6 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 45 [1/1] (0.44ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8]   --->   Operation 45 'select' 'beta' <Predicate = (!icmp_ln6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln10 = icmp_sgt  i32 %beta, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10]   --->   Operation 46 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%result_2_load = load i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:19]   --->   Operation 58 'load' 'result_2_load' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i32 %result_2_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:19]   --->   Operation 59 'ret' 'ret_ln19' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 47 [1/1] (3.42ns)   --->   "%mul_ln13 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13]   --->   Operation 47 'mul' 'mul_ln13' <Predicate = (!icmp_ln6 & !icmp_ln10)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.01>
ST_5 : Operation 48 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %mul_ln13, i32 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13]   --->   Operation 48 'add' 'add_ln13' <Predicate = (!icmp_ln6 & !icmp_ln10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 49 [1/1] (3.42ns)   --->   "%mul_ln13_1 = mul i32 %beta, i32 %add_ln13" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13]   --->   Operation 49 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln6 & !icmp_ln10)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.01>
ST_7 : Operation 50 [1/1] (1.01ns)   --->   "%add_ln13_1 = add i32 %mul_ln13_1, i32 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13]   --->   Operation 50 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 51 [1/1] (3.42ns)   --->   "%result = mul i32 %beta, i32 %add_ln13_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13]   --->   Operation 51 'mul' 'result' <Predicate = (!icmp_ln10)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.68>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 52 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.44ns)   --->   "%result_3 = select i1 %icmp_ln10, i32 1, i32 %result" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10]   --->   Operation 53 'select' 'result_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %result_3, i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:15]   --->   Operation 54 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln10 = store i32 %result_3, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10]   --->   Operation 55 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln6 = store i32 %result_3, i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 56 'store' 'store_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6]   --->   Operation 57 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:6) on local variable 'i' [18]  (0 ns)
	'getelementptr' operation ('addr_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7) [27]  (0 ns)
	'load' operation ('address', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7) on array 'addr' [28]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('address', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:7) on array 'addr' [28]  (1.24 ns)
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8) [30]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8) on array 'A' [33]  (1.24 ns)

 <State 3>: 2.68ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8) on array 'A' [33]  (1.24 ns)
	'select' operation ('beta', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:8) [35]  (0.449 ns)
	'icmp' operation ('icmp_ln10', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10) [36]  (0.991 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13) [37]  (3.42 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13) [38]  (1.02 ns)

 <State 6>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln13_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13) [39]  (3.42 ns)

 <State 7>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln13_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13) [40]  (1.02 ns)

 <State 8>: 3.42ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:13) [41]  (3.42 ns)

 <State 9>: 1.69ns
The critical path consists of the following:
	'select' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10) [42]  (0.449 ns)
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:15) of variable 'result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/getTanh.cpp:10 on array 'A' [43]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
