export
fn add(reg u32 arg0, reg u32 arg1) -> reg u32 {
    reg u32 x;
    x = #AND(arg0, arg1);

    // Immediates.
    x = #AND(x, 1);
    x = #AND(x, -1);

    // Shifts.
    x = #AND(x, arg0, #LSL(0));
    x = #AND(x, arg0, #LSL(31));
    x = #AND(x, arg0, #LSR(1));
    x = #AND(x, arg0, #LSR(32));
    x = #AND(x, arg0, #ASR(1));
    x = #AND(x, arg0, #ASR(32));
    x = #AND(x, arg0, #ROR(1));
    x = #AND(x, arg0, #ROR(31));
    //x = #AND(x, arg0, #RRX(1));

    // Set flags.
    reg bool n, z, c, v;
    n, z, c, x = #ANDS(x, arg0);
    n, z, c, x = #ANDS(x, 1);
    n, z, c, x = #ANDS(x, arg0, #LSL(3));
    n, z, c, v, _ = #MOVS(x); // AND does not set V.

    // Conditions.
    x = #ANDcc(x, arg0, z, x);            // EQ
    x = #ANDcc(x, arg0, !z, x);           // NE
    x = #ANDcc(x, arg0, c, x);            // CS
    x = #ANDcc(x, arg0, !c, x);           // CC
    x = #ANDcc(x, arg0, n, x);            // MI
    x = #ANDcc(x, arg0, !n, x);           // PL
    x = #ANDcc(x, arg0, v, x);            // VS
    x = #ANDcc(x, arg0, !v, x);           // VC
    x = #ANDcc(x, arg0, c && !z, x);      // HI
    x = #ANDcc(x, arg0, !c || z, x);      // LS
    x = #ANDcc(x, arg0, n == v, x);       // GE
    x = #ANDcc(x, arg0, n != v, x);       // LT
    x = #ANDcc(x, arg0, !z && n == v, x); // GT
    x = #ANDcc(x, arg0, z || n != v, x);  // LE

    x = #ANDcc(x, 1, !!!!z, x);
    n, z, c, x = #ANDScc(x, arg0, n == v, n, z, c, x);
    n, z, c, x = #ANDScc(x, 2, !c || z, n, z, c, x);
    x = #ANDcc(x, arg0, #LSL(3), z, x);
    n, z, c, x = #ANDScc(x, arg0, #LSL(3), z, n, z, c, x);

    reg u32 res;
    res = x;
    return res;
}
