

================================================================
== Vitis HLS Report for 'k2mm'
================================================================
* Date:           Mon Dec  2 12:52:44 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1119515|  1119515|  11.195 ms|  11.195 ms|  1119516|  1119516|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |  1105920|  1105920|       270|          -|          -|  4096|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/k2mm.c:7]   --->   Operation 17 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/k2mm.c:7]   --->   Operation 18 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_B = alloca i64 1" [src/k2mm.c:8]   --->   Operation 19 'alloca' 'buff_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [src/k2mm.c:8]   --->   Operation 20 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [src/k2mm.c:9]   --->   Operation 21 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff_C_1 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 22 'alloca' 'buff_C_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buff_C_2 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 23 'alloca' 'buff_C_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buff_C_3 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 24 'alloca' 'buff_C_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff_C_4 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 25 'alloca' 'buff_C_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_C_5 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 26 'alloca' 'buff_C_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buff_C_6 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 27 'alloca' 'buff_C_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_C_7 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 28 'alloca' 'buff_C_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_C_8 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 29 'alloca' 'buff_C_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_C_9 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 30 'alloca' 'buff_C_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_C_10 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 31 'alloca' 'buff_C_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_C_11 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 32 'alloca' 'buff_C_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff_C_12 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 33 'alloca' 'buff_C_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buff_C_13 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 34 'alloca' 'buff_C_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_C_14 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 35 'alloca' 'buff_C_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_C_15 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 36 'alloca' 'buff_C_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_C_16 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 37 'alloca' 'buff_C_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buff_C_17 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 38 'alloca' 'buff_C_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_C_18 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 39 'alloca' 'buff_C_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_C_19 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 40 'alloca' 'buff_C_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_C_20 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 41 'alloca' 'buff_C_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_C_21 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 42 'alloca' 'buff_C_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_C_22 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 43 'alloca' 'buff_C_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_C_23 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 44 'alloca' 'buff_C_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_C_24 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 45 'alloca' 'buff_C_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_C_25 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 46 'alloca' 'buff_C_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_C_26 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 47 'alloca' 'buff_C_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_C_27 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 48 'alloca' 'buff_C_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_C_28 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 49 'alloca' 'buff_C_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_C_29 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 50 'alloca' 'buff_C_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_C_30 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 51 'alloca' 'buff_C_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_C_31 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 52 'alloca' 'buff_C_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_C_32 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 53 'alloca' 'buff_C_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_C_33 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 54 'alloca' 'buff_C_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_C_34 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 55 'alloca' 'buff_C_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_C_35 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 56 'alloca' 'buff_C_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_C_36 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 57 'alloca' 'buff_C_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_C_37 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 58 'alloca' 'buff_C_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_C_38 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 59 'alloca' 'buff_C_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_C_39 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 60 'alloca' 'buff_C_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_C_40 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 61 'alloca' 'buff_C_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_C_41 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 62 'alloca' 'buff_C_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_C_42 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 63 'alloca' 'buff_C_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buff_C_43 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 64 'alloca' 'buff_C_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buff_C_44 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 65 'alloca' 'buff_C_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_C_45 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 66 'alloca' 'buff_C_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_C_46 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 67 'alloca' 'buff_C_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_C_47 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 68 'alloca' 'buff_C_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_C_48 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 69 'alloca' 'buff_C_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buff_C_49 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 70 'alloca' 'buff_C_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_C_50 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 71 'alloca' 'buff_C_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_C_51 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 72 'alloca' 'buff_C_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_C_52 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 73 'alloca' 'buff_C_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_C_53 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 74 'alloca' 'buff_C_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_C_54 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 75 'alloca' 'buff_C_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_C_55 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 76 'alloca' 'buff_C_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buff_C_56 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 77 'alloca' 'buff_C_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_C_57 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 78 'alloca' 'buff_C_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_C_58 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 79 'alloca' 'buff_C_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_C_59 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 80 'alloca' 'buff_C_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_C_60 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 81 'alloca' 'buff_C_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_C_61 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 82 'alloca' 'buff_C_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_C_62 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 83 'alloca' 'buff_C_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_C_63 = alloca i64 1" [src/k2mm.c:9]   --->   Operation 84 'alloca' 'buff_C_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_D = alloca i64 1" [src/k2mm.c:10]   --->   Operation 85 'alloca' 'buff_D' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_D_1 = alloca i64 1" [src/k2mm.c:10]   --->   Operation 86 'alloca' 'buff_D_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_E_out = alloca i64 1" [src/k2mm.c:11]   --->   Operation 87 'alloca' 'buff_E_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_E_out_1 = alloca i64 1" [src/k2mm.c:11]   --->   Operation 88 'alloca' 'buff_E_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 89 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 90 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp1_2 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 91 'alloca' 'tmp1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1_3 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 92 'alloca' 'tmp1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp1_4 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 93 'alloca' 'tmp1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp1_5 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 94 'alloca' 'tmp1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp1_6 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 95 'alloca' 'tmp1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp1_7 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 96 'alloca' 'tmp1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp1_8 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 97 'alloca' 'tmp1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp1_9 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 98 'alloca' 'tmp1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp1_10 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 99 'alloca' 'tmp1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp1_11 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 100 'alloca' 'tmp1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp1_12 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 101 'alloca' 'tmp1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp1_13 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 102 'alloca' 'tmp1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp1_14 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 103 'alloca' 'tmp1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp1_15 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 104 'alloca' 'tmp1_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp1_16 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 105 'alloca' 'tmp1_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp1_17 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 106 'alloca' 'tmp1_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_18 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 107 'alloca' 'tmp1_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp1_19 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 108 'alloca' 'tmp1_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp1_20 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 109 'alloca' 'tmp1_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp1_21 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 110 'alloca' 'tmp1_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp1_22 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 111 'alloca' 'tmp1_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp1_23 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 112 'alloca' 'tmp1_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp1_24 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 113 'alloca' 'tmp1_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp1_25 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 114 'alloca' 'tmp1_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp1_26 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 115 'alloca' 'tmp1_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp1_27 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 116 'alloca' 'tmp1_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp1_28 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 117 'alloca' 'tmp1_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp1_29 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 118 'alloca' 'tmp1_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp1_30 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 119 'alloca' 'tmp1_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp1_31 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 120 'alloca' 'tmp1_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp1_32 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 121 'alloca' 'tmp1_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp1_33 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 122 'alloca' 'tmp1_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp1_34 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 123 'alloca' 'tmp1_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp1_35 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 124 'alloca' 'tmp1_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp1_36 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 125 'alloca' 'tmp1_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp1_37 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 126 'alloca' 'tmp1_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp1_38 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 127 'alloca' 'tmp1_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp1_39 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 128 'alloca' 'tmp1_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp1_40 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 129 'alloca' 'tmp1_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp1_41 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 130 'alloca' 'tmp1_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp1_42 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 131 'alloca' 'tmp1_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp1_43 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 132 'alloca' 'tmp1_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp1_44 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 133 'alloca' 'tmp1_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp1_45 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 134 'alloca' 'tmp1_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp1_46 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 135 'alloca' 'tmp1_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp1_47 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 136 'alloca' 'tmp1_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp1_48 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 137 'alloca' 'tmp1_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp1_49 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 138 'alloca' 'tmp1_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp1_50 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 139 'alloca' 'tmp1_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp1_51 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 140 'alloca' 'tmp1_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp1_52 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 141 'alloca' 'tmp1_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp1_53 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 142 'alloca' 'tmp1_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp1_54 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 143 'alloca' 'tmp1_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp1_55 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 144 'alloca' 'tmp1_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp1_56 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 145 'alloca' 'tmp1_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp1_57 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 146 'alloca' 'tmp1_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp1_58 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 147 'alloca' 'tmp1_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp1_59 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 148 'alloca' 'tmp1_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp1_60 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 149 'alloca' 'tmp1_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp1_61 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 150 'alloca' 'tmp1_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp1_62 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 151 'alloca' 'tmp1_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp1_63 = alloca i64 1" [src/k2mm.c:12]   --->   Operation 152 'alloca' 'tmp1_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp2 = alloca i64 1" [src/k2mm.c:13]   --->   Operation 153 'alloca' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp2_1 = alloca i64 1" [src/k2mm.c:13]   --->   Operation 154 'alloca' 'tmp2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lprd_1_lprd_2, i32 %buff_C, i32 %buff_C_1, i32 %buff_C_2, i32 %buff_C_3, i32 %buff_C_4, i32 %buff_C_5, i32 %buff_C_6, i32 %buff_C_7, i32 %buff_C_8, i32 %buff_C_9, i32 %buff_C_10, i32 %buff_C_11, i32 %buff_C_12, i32 %buff_C_13, i32 %buff_C_14, i32 %buff_C_15, i32 %buff_C_16, i32 %buff_C_17, i32 %buff_C_18, i32 %buff_C_19, i32 %buff_C_20, i32 %buff_C_21, i32 %buff_C_22, i32 %buff_C_23, i32 %buff_C_24, i32 %buff_C_25, i32 %buff_C_26, i32 %buff_C_27, i32 %buff_C_28, i32 %buff_C_29, i32 %buff_C_30, i32 %buff_C_31, i32 %buff_C_32, i32 %buff_C_33, i32 %buff_C_34, i32 %buff_C_35, i32 %buff_C_36, i32 %buff_C_37, i32 %buff_C_38, i32 %buff_C_39, i32 %buff_C_40, i32 %buff_C_41, i32 %buff_C_42, i32 %buff_C_43, i32 %buff_C_44, i32 %buff_C_45, i32 %buff_C_46, i32 %buff_C_47, i32 %buff_C_48, i32 %buff_C_49, i32 %buff_C_50, i32 %buff_C_51, i32 %buff_C_52, i32 %buff_C_53, i32 %buff_C_54, i32 %buff_C_55, i32 %buff_C_56, i32 %buff_C_57, i32 %buff_C_58, i32 %buff_C_59, i32 %buff_C_60, i32 %buff_C_61, i32 %buff_C_62, i32 %buff_C_63, i32 %tmp1, i32 %tmp1_1, i32 %tmp1_2, i32 %tmp1_3, i32 %tmp1_4, i32 %tmp1_5, i32 %tmp1_6, i32 %tmp1_7, i32 %tmp1_8, i32 %tmp1_9, i32 %tmp1_10, i32 %tmp1_11, i32 %tmp1_12, i32 %tmp1_13, i32 %tmp1_14, i32 %tmp1_15, i32 %tmp1_16, i32 %tmp1_17, i32 %tmp1_18, i32 %tmp1_19, i32 %tmp1_20, i32 %tmp1_21, i32 %tmp1_22, i32 %tmp1_23, i32 %tmp1_24, i32 %tmp1_25, i32 %tmp1_26, i32 %tmp1_27, i32 %tmp1_28, i32 %tmp1_29, i32 %tmp1_30, i32 %tmp1_31, i32 %tmp1_32, i32 %tmp1_33, i32 %tmp1_34, i32 %tmp1_35, i32 %tmp1_36, i32 %tmp1_37, i32 %tmp1_38, i32 %tmp1_39, i32 %tmp1_40, i32 %tmp1_41, i32 %tmp1_42, i32 %tmp1_43, i32 %tmp1_44, i32 %tmp1_45, i32 %tmp1_46, i32 %tmp1_47, i32 %tmp1_48, i32 %tmp1_49, i32 %tmp1_50, i32 %tmp1_51, i32 %tmp1_52, i32 %tmp1_53, i32 %tmp1_54, i32 %tmp1_55, i32 %tmp1_56, i32 %tmp1_57, i32 %tmp1_58, i32 %tmp1_59, i32 %tmp1_60, i32 %tmp1_61, i32 %tmp1_62, i32 %tmp1_63, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_B, i32 %buff_B_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_D, i32 %buff_D_1, i32 %buff_E_out, i32 %buff_E_out_1, i32 %tmp2, i32 %tmp2_1"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten134"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 157 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 158 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 159 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 160 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [src/k2mm.c:4]   --->   Operation 161 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E_out, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %E_out"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lprd_1_lprd_2, i32 %buff_C, i32 %buff_C_1, i32 %buff_C_2, i32 %buff_C_3, i32 %buff_C_4, i32 %buff_C_5, i32 %buff_C_6, i32 %buff_C_7, i32 %buff_C_8, i32 %buff_C_9, i32 %buff_C_10, i32 %buff_C_11, i32 %buff_C_12, i32 %buff_C_13, i32 %buff_C_14, i32 %buff_C_15, i32 %buff_C_16, i32 %buff_C_17, i32 %buff_C_18, i32 %buff_C_19, i32 %buff_C_20, i32 %buff_C_21, i32 %buff_C_22, i32 %buff_C_23, i32 %buff_C_24, i32 %buff_C_25, i32 %buff_C_26, i32 %buff_C_27, i32 %buff_C_28, i32 %buff_C_29, i32 %buff_C_30, i32 %buff_C_31, i32 %buff_C_32, i32 %buff_C_33, i32 %buff_C_34, i32 %buff_C_35, i32 %buff_C_36, i32 %buff_C_37, i32 %buff_C_38, i32 %buff_C_39, i32 %buff_C_40, i32 %buff_C_41, i32 %buff_C_42, i32 %buff_C_43, i32 %buff_C_44, i32 %buff_C_45, i32 %buff_C_46, i32 %buff_C_47, i32 %buff_C_48, i32 %buff_C_49, i32 %buff_C_50, i32 %buff_C_51, i32 %buff_C_52, i32 %buff_C_53, i32 %buff_C_54, i32 %buff_C_55, i32 %buff_C_56, i32 %buff_C_57, i32 %buff_C_58, i32 %buff_C_59, i32 %buff_C_60, i32 %buff_C_61, i32 %buff_C_62, i32 %buff_C_63, i32 %tmp1, i32 %tmp1_1, i32 %tmp1_2, i32 %tmp1_3, i32 %tmp1_4, i32 %tmp1_5, i32 %tmp1_6, i32 %tmp1_7, i32 %tmp1_8, i32 %tmp1_9, i32 %tmp1_10, i32 %tmp1_11, i32 %tmp1_12, i32 %tmp1_13, i32 %tmp1_14, i32 %tmp1_15, i32 %tmp1_16, i32 %tmp1_17, i32 %tmp1_18, i32 %tmp1_19, i32 %tmp1_20, i32 %tmp1_21, i32 %tmp1_22, i32 %tmp1_23, i32 %tmp1_24, i32 %tmp1_25, i32 %tmp1_26, i32 %tmp1_27, i32 %tmp1_28, i32 %tmp1_29, i32 %tmp1_30, i32 %tmp1_31, i32 %tmp1_32, i32 %tmp1_33, i32 %tmp1_34, i32 %tmp1_35, i32 %tmp1_36, i32 %tmp1_37, i32 %tmp1_38, i32 %tmp1_39, i32 %tmp1_40, i32 %tmp1_41, i32 %tmp1_42, i32 %tmp1_43, i32 %tmp1_44, i32 %tmp1_45, i32 %tmp1_46, i32 %tmp1_47, i32 %tmp1_48, i32 %tmp1_49, i32 %tmp1_50, i32 %tmp1_51, i32 %tmp1_52, i32 %tmp1_53, i32 %tmp1_54, i32 %tmp1_55, i32 %tmp1_56, i32 %tmp1_57, i32 %tmp1_58, i32 %tmp1_59, i32 %tmp1_60, i32 %tmp1_61, i32 %tmp1_62, i32 %tmp1_63, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_B, i32 %buff_B_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_D, i32 %buff_D_1, i32 %buff_E_out, i32 %buff_E_out_1, i32 %tmp2, i32 %tmp2_1"   --->   Operation 176 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln6 = br void %lp3" [src/k2mm.c:6]   --->   Operation 177 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i13 %indvar_flatten134" [src/k2mm.c:27]   --->   Operation 178 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.82ns)   --->   "%icmp_ln27 = icmp_eq  i13 %indvar_flatten134_load, i13 4096" [src/k2mm.c:27]   --->   Operation 179 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.82ns)   --->   "%add_ln27_1 = add i13 %indvar_flatten134_load, i13 1" [src/k2mm.c:27]   --->   Operation 180 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc77, void %lp6.preheader" [src/k2mm.c:27]   --->   Operation 181 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:28]   --->   Operation 182 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:27]   --->   Operation 183 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %i_load, i7 1" [src/k2mm.c:27]   --->   Operation 184 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.77ns)   --->   "%icmp_ln28 = icmp_eq  i7 %j_load, i7 64" [src/k2mm.c:28]   --->   Operation 185 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.36ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i7 %add_ln27, i7 %i_load" [src/k2mm.c:27]   --->   Operation 186 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %select_ln27_1" [src/k2mm.c:27]   --->   Operation 187 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %select_ln27_1" [src/k2mm.c:27]   --->   Operation 188 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 189 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (1.23ns)   --->   "%mux_case_0 = load i6 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 190 'load' 'mux_case_0' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 191 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i6 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 192 'load' 'tmp1_1_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp1_2_addr = getelementptr i32 %tmp1_2, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 193 'getelementptr' 'tmp1_2_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (1.23ns)   --->   "%tmp1_2_load = load i6 %tmp1_2_addr" [src/k2mm.c:30]   --->   Operation 194 'load' 'tmp1_2_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp1_3_addr = getelementptr i32 %tmp1_3, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 195 'getelementptr' 'tmp1_3_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (1.23ns)   --->   "%tmp1_3_load = load i6 %tmp1_3_addr" [src/k2mm.c:30]   --->   Operation 196 'load' 'tmp1_3_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp1_4_addr = getelementptr i32 %tmp1_4, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 197 'getelementptr' 'tmp1_4_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (1.23ns)   --->   "%tmp1_4_load = load i6 %tmp1_4_addr" [src/k2mm.c:30]   --->   Operation 198 'load' 'tmp1_4_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp1_5_addr = getelementptr i32 %tmp1_5, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 199 'getelementptr' 'tmp1_5_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (1.23ns)   --->   "%tmp1_5_load = load i6 %tmp1_5_addr" [src/k2mm.c:30]   --->   Operation 200 'load' 'tmp1_5_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp1_6_addr = getelementptr i32 %tmp1_6, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 201 'getelementptr' 'tmp1_6_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (1.23ns)   --->   "%tmp1_6_load = load i6 %tmp1_6_addr" [src/k2mm.c:30]   --->   Operation 202 'load' 'tmp1_6_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp1_7_addr = getelementptr i32 %tmp1_7, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 203 'getelementptr' 'tmp1_7_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (1.23ns)   --->   "%tmp1_7_load = load i6 %tmp1_7_addr" [src/k2mm.c:30]   --->   Operation 204 'load' 'tmp1_7_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp1_8_addr = getelementptr i32 %tmp1_8, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 205 'getelementptr' 'tmp1_8_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (1.23ns)   --->   "%tmp1_8_load = load i6 %tmp1_8_addr" [src/k2mm.c:30]   --->   Operation 206 'load' 'tmp1_8_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp1_9_addr = getelementptr i32 %tmp1_9, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 207 'getelementptr' 'tmp1_9_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (1.23ns)   --->   "%tmp1_9_load = load i6 %tmp1_9_addr" [src/k2mm.c:30]   --->   Operation 208 'load' 'tmp1_9_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp1_10_addr = getelementptr i32 %tmp1_10, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 209 'getelementptr' 'tmp1_10_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (1.23ns)   --->   "%tmp1_10_load = load i6 %tmp1_10_addr" [src/k2mm.c:30]   --->   Operation 210 'load' 'tmp1_10_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp1_11_addr = getelementptr i32 %tmp1_11, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 211 'getelementptr' 'tmp1_11_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (1.23ns)   --->   "%tmp1_11_load = load i6 %tmp1_11_addr" [src/k2mm.c:30]   --->   Operation 212 'load' 'tmp1_11_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp1_12_addr = getelementptr i32 %tmp1_12, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 213 'getelementptr' 'tmp1_12_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (1.23ns)   --->   "%tmp1_12_load = load i6 %tmp1_12_addr" [src/k2mm.c:30]   --->   Operation 214 'load' 'tmp1_12_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp1_13_addr = getelementptr i32 %tmp1_13, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 215 'getelementptr' 'tmp1_13_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (1.23ns)   --->   "%tmp1_13_load = load i6 %tmp1_13_addr" [src/k2mm.c:30]   --->   Operation 216 'load' 'tmp1_13_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp1_14_addr = getelementptr i32 %tmp1_14, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 217 'getelementptr' 'tmp1_14_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (1.23ns)   --->   "%tmp1_14_load = load i6 %tmp1_14_addr" [src/k2mm.c:30]   --->   Operation 218 'load' 'tmp1_14_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp1_15_addr = getelementptr i32 %tmp1_15, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 219 'getelementptr' 'tmp1_15_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (1.23ns)   --->   "%tmp1_15_load = load i6 %tmp1_15_addr" [src/k2mm.c:30]   --->   Operation 220 'load' 'tmp1_15_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp1_16_addr = getelementptr i32 %tmp1_16, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 221 'getelementptr' 'tmp1_16_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (1.23ns)   --->   "%tmp1_16_load = load i6 %tmp1_16_addr" [src/k2mm.c:30]   --->   Operation 222 'load' 'tmp1_16_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp1_17_addr = getelementptr i32 %tmp1_17, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 223 'getelementptr' 'tmp1_17_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (1.23ns)   --->   "%tmp1_17_load = load i6 %tmp1_17_addr" [src/k2mm.c:30]   --->   Operation 224 'load' 'tmp1_17_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp1_18_addr = getelementptr i32 %tmp1_18, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 225 'getelementptr' 'tmp1_18_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (1.23ns)   --->   "%tmp1_18_load = load i6 %tmp1_18_addr" [src/k2mm.c:30]   --->   Operation 226 'load' 'tmp1_18_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1_19_addr = getelementptr i32 %tmp1_19, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 227 'getelementptr' 'tmp1_19_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (1.23ns)   --->   "%tmp1_19_load = load i6 %tmp1_19_addr" [src/k2mm.c:30]   --->   Operation 228 'load' 'tmp1_19_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp1_20_addr = getelementptr i32 %tmp1_20, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 229 'getelementptr' 'tmp1_20_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (1.23ns)   --->   "%tmp1_20_load = load i6 %tmp1_20_addr" [src/k2mm.c:30]   --->   Operation 230 'load' 'tmp1_20_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp1_21_addr = getelementptr i32 %tmp1_21, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 231 'getelementptr' 'tmp1_21_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (1.23ns)   --->   "%tmp1_21_load = load i6 %tmp1_21_addr" [src/k2mm.c:30]   --->   Operation 232 'load' 'tmp1_21_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp1_22_addr = getelementptr i32 %tmp1_22, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 233 'getelementptr' 'tmp1_22_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 234 [2/2] (1.23ns)   --->   "%tmp1_22_load = load i6 %tmp1_22_addr" [src/k2mm.c:30]   --->   Operation 234 'load' 'tmp1_22_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp1_23_addr = getelementptr i32 %tmp1_23, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 235 'getelementptr' 'tmp1_23_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (1.23ns)   --->   "%tmp1_23_load = load i6 %tmp1_23_addr" [src/k2mm.c:30]   --->   Operation 236 'load' 'tmp1_23_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp1_24_addr = getelementptr i32 %tmp1_24, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 237 'getelementptr' 'tmp1_24_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (1.23ns)   --->   "%tmp1_24_load = load i6 %tmp1_24_addr" [src/k2mm.c:30]   --->   Operation 238 'load' 'tmp1_24_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp1_25_addr = getelementptr i32 %tmp1_25, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 239 'getelementptr' 'tmp1_25_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 240 [2/2] (1.23ns)   --->   "%tmp1_25_load = load i6 %tmp1_25_addr" [src/k2mm.c:30]   --->   Operation 240 'load' 'tmp1_25_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%tmp1_26_addr = getelementptr i32 %tmp1_26, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 241 'getelementptr' 'tmp1_26_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 242 [2/2] (1.23ns)   --->   "%tmp1_26_load = load i6 %tmp1_26_addr" [src/k2mm.c:30]   --->   Operation 242 'load' 'tmp1_26_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp1_27_addr = getelementptr i32 %tmp1_27, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 243 'getelementptr' 'tmp1_27_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (1.23ns)   --->   "%tmp1_27_load = load i6 %tmp1_27_addr" [src/k2mm.c:30]   --->   Operation 244 'load' 'tmp1_27_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp1_28_addr = getelementptr i32 %tmp1_28, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 245 'getelementptr' 'tmp1_28_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 246 [2/2] (1.23ns)   --->   "%tmp1_28_load = load i6 %tmp1_28_addr" [src/k2mm.c:30]   --->   Operation 246 'load' 'tmp1_28_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp1_29_addr = getelementptr i32 %tmp1_29, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 247 'getelementptr' 'tmp1_29_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 248 [2/2] (1.23ns)   --->   "%tmp1_29_load = load i6 %tmp1_29_addr" [src/k2mm.c:30]   --->   Operation 248 'load' 'tmp1_29_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp1_30_addr = getelementptr i32 %tmp1_30, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 249 'getelementptr' 'tmp1_30_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 250 [2/2] (1.23ns)   --->   "%tmp1_30_load = load i6 %tmp1_30_addr" [src/k2mm.c:30]   --->   Operation 250 'load' 'tmp1_30_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp1_31_addr = getelementptr i32 %tmp1_31, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 251 'getelementptr' 'tmp1_31_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 252 [2/2] (1.23ns)   --->   "%tmp1_31_load = load i6 %tmp1_31_addr" [src/k2mm.c:30]   --->   Operation 252 'load' 'tmp1_31_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp1_32_addr = getelementptr i32 %tmp1_32, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 253 'getelementptr' 'tmp1_32_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (1.23ns)   --->   "%tmp1_32_load = load i6 %tmp1_32_addr" [src/k2mm.c:30]   --->   Operation 254 'load' 'tmp1_32_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp1_33_addr = getelementptr i32 %tmp1_33, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 255 'getelementptr' 'tmp1_33_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 256 [2/2] (1.23ns)   --->   "%tmp1_33_load = load i6 %tmp1_33_addr" [src/k2mm.c:30]   --->   Operation 256 'load' 'tmp1_33_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp1_34_addr = getelementptr i32 %tmp1_34, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 257 'getelementptr' 'tmp1_34_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 258 [2/2] (1.23ns)   --->   "%tmp1_34_load = load i6 %tmp1_34_addr" [src/k2mm.c:30]   --->   Operation 258 'load' 'tmp1_34_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp1_35_addr = getelementptr i32 %tmp1_35, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 259 'getelementptr' 'tmp1_35_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 260 [2/2] (1.23ns)   --->   "%tmp1_35_load = load i6 %tmp1_35_addr" [src/k2mm.c:30]   --->   Operation 260 'load' 'tmp1_35_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp1_36_addr = getelementptr i32 %tmp1_36, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 261 'getelementptr' 'tmp1_36_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 262 [2/2] (1.23ns)   --->   "%tmp1_36_load = load i6 %tmp1_36_addr" [src/k2mm.c:30]   --->   Operation 262 'load' 'tmp1_36_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp1_37_addr = getelementptr i32 %tmp1_37, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 263 'getelementptr' 'tmp1_37_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 264 [2/2] (1.23ns)   --->   "%tmp1_37_load = load i6 %tmp1_37_addr" [src/k2mm.c:30]   --->   Operation 264 'load' 'tmp1_37_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp1_38_addr = getelementptr i32 %tmp1_38, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 265 'getelementptr' 'tmp1_38_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 266 [2/2] (1.23ns)   --->   "%tmp1_38_load = load i6 %tmp1_38_addr" [src/k2mm.c:30]   --->   Operation 266 'load' 'tmp1_38_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp1_39_addr = getelementptr i32 %tmp1_39, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 267 'getelementptr' 'tmp1_39_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 268 [2/2] (1.23ns)   --->   "%tmp1_39_load = load i6 %tmp1_39_addr" [src/k2mm.c:30]   --->   Operation 268 'load' 'tmp1_39_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp1_40_addr = getelementptr i32 %tmp1_40, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 269 'getelementptr' 'tmp1_40_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 270 [2/2] (1.23ns)   --->   "%tmp1_40_load = load i6 %tmp1_40_addr" [src/k2mm.c:30]   --->   Operation 270 'load' 'tmp1_40_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp1_41_addr = getelementptr i32 %tmp1_41, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 271 'getelementptr' 'tmp1_41_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 272 [2/2] (1.23ns)   --->   "%tmp1_41_load = load i6 %tmp1_41_addr" [src/k2mm.c:30]   --->   Operation 272 'load' 'tmp1_41_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp1_42_addr = getelementptr i32 %tmp1_42, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 273 'getelementptr' 'tmp1_42_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 274 [2/2] (1.23ns)   --->   "%tmp1_42_load = load i6 %tmp1_42_addr" [src/k2mm.c:30]   --->   Operation 274 'load' 'tmp1_42_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp1_43_addr = getelementptr i32 %tmp1_43, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 275 'getelementptr' 'tmp1_43_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 276 [2/2] (1.23ns)   --->   "%tmp1_43_load = load i6 %tmp1_43_addr" [src/k2mm.c:30]   --->   Operation 276 'load' 'tmp1_43_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp1_44_addr = getelementptr i32 %tmp1_44, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 277 'getelementptr' 'tmp1_44_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 278 [2/2] (1.23ns)   --->   "%tmp1_44_load = load i6 %tmp1_44_addr" [src/k2mm.c:30]   --->   Operation 278 'load' 'tmp1_44_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp1_45_addr = getelementptr i32 %tmp1_45, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 279 'getelementptr' 'tmp1_45_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (1.23ns)   --->   "%tmp1_45_load = load i6 %tmp1_45_addr" [src/k2mm.c:30]   --->   Operation 280 'load' 'tmp1_45_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%tmp1_46_addr = getelementptr i32 %tmp1_46, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 281 'getelementptr' 'tmp1_46_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 282 [2/2] (1.23ns)   --->   "%tmp1_46_load = load i6 %tmp1_46_addr" [src/k2mm.c:30]   --->   Operation 282 'load' 'tmp1_46_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp1_47_addr = getelementptr i32 %tmp1_47, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 283 'getelementptr' 'tmp1_47_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (1.23ns)   --->   "%tmp1_47_load = load i6 %tmp1_47_addr" [src/k2mm.c:30]   --->   Operation 284 'load' 'tmp1_47_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp1_48_addr = getelementptr i32 %tmp1_48, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 285 'getelementptr' 'tmp1_48_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 286 [2/2] (1.23ns)   --->   "%tmp1_48_load = load i6 %tmp1_48_addr" [src/k2mm.c:30]   --->   Operation 286 'load' 'tmp1_48_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp1_49_addr = getelementptr i32 %tmp1_49, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 287 'getelementptr' 'tmp1_49_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 288 [2/2] (1.23ns)   --->   "%tmp1_49_load = load i6 %tmp1_49_addr" [src/k2mm.c:30]   --->   Operation 288 'load' 'tmp1_49_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp1_50_addr = getelementptr i32 %tmp1_50, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 289 'getelementptr' 'tmp1_50_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 290 [2/2] (1.23ns)   --->   "%tmp1_50_load = load i6 %tmp1_50_addr" [src/k2mm.c:30]   --->   Operation 290 'load' 'tmp1_50_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp1_51_addr = getelementptr i32 %tmp1_51, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 291 'getelementptr' 'tmp1_51_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 292 [2/2] (1.23ns)   --->   "%tmp1_51_load = load i6 %tmp1_51_addr" [src/k2mm.c:30]   --->   Operation 292 'load' 'tmp1_51_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp1_52_addr = getelementptr i32 %tmp1_52, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 293 'getelementptr' 'tmp1_52_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 294 [2/2] (1.23ns)   --->   "%tmp1_52_load = load i6 %tmp1_52_addr" [src/k2mm.c:30]   --->   Operation 294 'load' 'tmp1_52_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp1_53_addr = getelementptr i32 %tmp1_53, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 295 'getelementptr' 'tmp1_53_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (1.23ns)   --->   "%tmp1_53_load = load i6 %tmp1_53_addr" [src/k2mm.c:30]   --->   Operation 296 'load' 'tmp1_53_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp1_54_addr = getelementptr i32 %tmp1_54, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 297 'getelementptr' 'tmp1_54_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (1.23ns)   --->   "%tmp1_54_load = load i6 %tmp1_54_addr" [src/k2mm.c:30]   --->   Operation 298 'load' 'tmp1_54_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp1_55_addr = getelementptr i32 %tmp1_55, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 299 'getelementptr' 'tmp1_55_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (1.23ns)   --->   "%tmp1_55_load = load i6 %tmp1_55_addr" [src/k2mm.c:30]   --->   Operation 300 'load' 'tmp1_55_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp1_56_addr = getelementptr i32 %tmp1_56, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 301 'getelementptr' 'tmp1_56_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (1.23ns)   --->   "%tmp1_56_load = load i6 %tmp1_56_addr" [src/k2mm.c:30]   --->   Operation 302 'load' 'tmp1_56_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp1_57_addr = getelementptr i32 %tmp1_57, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 303 'getelementptr' 'tmp1_57_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (1.23ns)   --->   "%tmp1_57_load = load i6 %tmp1_57_addr" [src/k2mm.c:30]   --->   Operation 304 'load' 'tmp1_57_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp1_58_addr = getelementptr i32 %tmp1_58, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 305 'getelementptr' 'tmp1_58_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (1.23ns)   --->   "%tmp1_58_load = load i6 %tmp1_58_addr" [src/k2mm.c:30]   --->   Operation 306 'load' 'tmp1_58_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp1_59_addr = getelementptr i32 %tmp1_59, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 307 'getelementptr' 'tmp1_59_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 308 [2/2] (1.23ns)   --->   "%tmp1_59_load = load i6 %tmp1_59_addr" [src/k2mm.c:30]   --->   Operation 308 'load' 'tmp1_59_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp1_60_addr = getelementptr i32 %tmp1_60, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 309 'getelementptr' 'tmp1_60_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (1.23ns)   --->   "%tmp1_60_load = load i6 %tmp1_60_addr" [src/k2mm.c:30]   --->   Operation 310 'load' 'tmp1_60_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp1_61_addr = getelementptr i32 %tmp1_61, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 311 'getelementptr' 'tmp1_61_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 312 [2/2] (1.23ns)   --->   "%tmp1_61_load = load i6 %tmp1_61_addr" [src/k2mm.c:30]   --->   Operation 312 'load' 'tmp1_61_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp1_62_addr = getelementptr i32 %tmp1_62, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 313 'getelementptr' 'tmp1_62_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (1.23ns)   --->   "%tmp1_62_load = load i6 %tmp1_62_addr" [src/k2mm.c:30]   --->   Operation 314 'load' 'tmp1_62_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp1_63_addr = getelementptr i32 %tmp1_63, i64 0, i64 %zext_ln27" [src/k2mm.c:27]   --->   Operation 315 'getelementptr' 'tmp1_63_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 316 [2/2] (1.23ns)   --->   "%tmp1_63_load = load i6 %tmp1_63_addr" [src/k2mm.c:30]   --->   Operation 316 'load' 'tmp1_63_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 317 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp4_lp5, i32 %tmp1, i32 %tmp1_1, i32 %tmp1_2, i32 %tmp1_3, i32 %tmp1_4, i32 %tmp1_5, i32 %tmp1_6, i32 %tmp1_7, i32 %tmp1_8, i32 %tmp1_9, i32 %tmp1_10, i32 %tmp1_11, i32 %tmp1_12, i32 %tmp1_13, i32 %tmp1_14, i32 %tmp1_15, i32 %tmp1_16, i32 %tmp1_17, i32 %tmp1_18, i32 %tmp1_19, i32 %tmp1_20, i32 %tmp1_21, i32 %tmp1_22, i32 %tmp1_23, i32 %tmp1_24, i32 %tmp1_25, i32 %tmp1_26, i32 %tmp1_27, i32 %tmp1_28, i32 %tmp1_29, i32 %tmp1_30, i32 %tmp1_31, i32 %tmp1_32, i32 %tmp1_33, i32 %tmp1_34, i32 %tmp1_35, i32 %tmp1_36, i32 %tmp1_37, i32 %tmp1_38, i32 %tmp1_39, i32 %tmp1_40, i32 %tmp1_41, i32 %tmp1_42, i32 %tmp1_43, i32 %tmp1_44, i32 %tmp1_45, i32 %tmp1_46, i32 %tmp1_47, i32 %tmp1_48, i32 %tmp1_49, i32 %tmp1_50, i32 %tmp1_51, i32 %tmp1_52, i32 %tmp1_53, i32 %tmp1_54, i32 %tmp1_55, i32 %tmp1_56, i32 %tmp1_57, i32 %tmp1_58, i32 %tmp1_59, i32 %tmp1_60, i32 %tmp1_61, i32 %tmp1_62, i32 %tmp1_63, i32 %tmp2, i32 %tmp2_1, i32 %buff_C, i32 %buff_C_1, i32 %buff_C_2, i32 %buff_C_3, i32 %buff_C_4, i32 %buff_C_5, i32 %buff_C_6, i32 %buff_C_7, i32 %buff_C_8, i32 %buff_C_9, i32 %buff_C_10, i32 %buff_C_11, i32 %buff_C_12, i32 %buff_C_13, i32 %buff_C_14, i32 %buff_C_15, i32 %buff_C_16, i32 %buff_C_17, i32 %buff_C_18, i32 %buff_C_19, i32 %buff_C_20, i32 %buff_C_21, i32 %buff_C_22, i32 %buff_C_23, i32 %buff_C_24, i32 %buff_C_25, i32 %buff_C_26, i32 %buff_C_27, i32 %buff_C_28, i32 %buff_C_29, i32 %buff_C_30, i32 %buff_C_31, i32 %buff_C_32, i32 %buff_C_33, i32 %buff_C_34, i32 %buff_C_35, i32 %buff_C_36, i32 %buff_C_37, i32 %buff_C_38, i32 %buff_C_39, i32 %buff_C_40, i32 %buff_C_41, i32 %buff_C_42, i32 %buff_C_43, i32 %buff_C_44, i32 %buff_C_45, i32 %buff_C_46, i32 %buff_C_47, i32 %buff_C_48, i32 %buff_C_49, i32 %buff_C_50, i32 %buff_C_51, i32 %buff_C_52, i32 %buff_C_53, i32 %buff_C_54, i32 %buff_C_55, i32 %buff_C_56, i32 %buff_C_57, i32 %buff_C_58, i32 %buff_C_59, i32 %buff_C_60, i32 %buff_C_61, i32 %buff_C_62, i32 %buff_C_63"   --->   Operation 317 'call' 'call_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 318 [1/1] (0.36ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i7 0, i7 %j_load" [src/k2mm.c:27]   --->   Operation 318 'select' 'select_ln27' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i7 %select_ln27" [src/k2mm.c:6]   --->   Operation 319 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/2] (1.23ns)   --->   "%mux_case_0 = load i6 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 320 'load' 'mux_case_0' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 321 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i6 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 321 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 322 [1/2] (1.23ns)   --->   "%tmp1_2_load = load i6 %tmp1_2_addr" [src/k2mm.c:30]   --->   Operation 322 'load' 'tmp1_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 323 [1/2] (1.23ns)   --->   "%tmp1_3_load = load i6 %tmp1_3_addr" [src/k2mm.c:30]   --->   Operation 323 'load' 'tmp1_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 324 [1/2] (1.23ns)   --->   "%tmp1_4_load = load i6 %tmp1_4_addr" [src/k2mm.c:30]   --->   Operation 324 'load' 'tmp1_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 325 [1/2] (1.23ns)   --->   "%tmp1_5_load = load i6 %tmp1_5_addr" [src/k2mm.c:30]   --->   Operation 325 'load' 'tmp1_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 326 [1/2] (1.23ns)   --->   "%tmp1_6_load = load i6 %tmp1_6_addr" [src/k2mm.c:30]   --->   Operation 326 'load' 'tmp1_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 327 [1/2] (1.23ns)   --->   "%tmp1_7_load = load i6 %tmp1_7_addr" [src/k2mm.c:30]   --->   Operation 327 'load' 'tmp1_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 328 [1/2] (1.23ns)   --->   "%tmp1_8_load = load i6 %tmp1_8_addr" [src/k2mm.c:30]   --->   Operation 328 'load' 'tmp1_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 329 [1/2] (1.23ns)   --->   "%tmp1_9_load = load i6 %tmp1_9_addr" [src/k2mm.c:30]   --->   Operation 329 'load' 'tmp1_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 330 [1/2] (1.23ns)   --->   "%tmp1_10_load = load i6 %tmp1_10_addr" [src/k2mm.c:30]   --->   Operation 330 'load' 'tmp1_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 331 [1/2] (1.23ns)   --->   "%tmp1_11_load = load i6 %tmp1_11_addr" [src/k2mm.c:30]   --->   Operation 331 'load' 'tmp1_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 332 [1/2] (1.23ns)   --->   "%tmp1_12_load = load i6 %tmp1_12_addr" [src/k2mm.c:30]   --->   Operation 332 'load' 'tmp1_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 333 [1/2] (1.23ns)   --->   "%tmp1_13_load = load i6 %tmp1_13_addr" [src/k2mm.c:30]   --->   Operation 333 'load' 'tmp1_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 334 [1/2] (1.23ns)   --->   "%tmp1_14_load = load i6 %tmp1_14_addr" [src/k2mm.c:30]   --->   Operation 334 'load' 'tmp1_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 335 [1/2] (1.23ns)   --->   "%tmp1_15_load = load i6 %tmp1_15_addr" [src/k2mm.c:30]   --->   Operation 335 'load' 'tmp1_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 336 [1/2] (1.23ns)   --->   "%tmp1_16_load = load i6 %tmp1_16_addr" [src/k2mm.c:30]   --->   Operation 336 'load' 'tmp1_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 337 [1/2] (1.23ns)   --->   "%tmp1_17_load = load i6 %tmp1_17_addr" [src/k2mm.c:30]   --->   Operation 337 'load' 'tmp1_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 338 [1/2] (1.23ns)   --->   "%tmp1_18_load = load i6 %tmp1_18_addr" [src/k2mm.c:30]   --->   Operation 338 'load' 'tmp1_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 339 [1/2] (1.23ns)   --->   "%tmp1_19_load = load i6 %tmp1_19_addr" [src/k2mm.c:30]   --->   Operation 339 'load' 'tmp1_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 340 [1/2] (1.23ns)   --->   "%tmp1_20_load = load i6 %tmp1_20_addr" [src/k2mm.c:30]   --->   Operation 340 'load' 'tmp1_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 341 [1/2] (1.23ns)   --->   "%tmp1_21_load = load i6 %tmp1_21_addr" [src/k2mm.c:30]   --->   Operation 341 'load' 'tmp1_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 342 [1/2] (1.23ns)   --->   "%tmp1_22_load = load i6 %tmp1_22_addr" [src/k2mm.c:30]   --->   Operation 342 'load' 'tmp1_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 343 [1/2] (1.23ns)   --->   "%tmp1_23_load = load i6 %tmp1_23_addr" [src/k2mm.c:30]   --->   Operation 343 'load' 'tmp1_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 344 [1/2] (1.23ns)   --->   "%tmp1_24_load = load i6 %tmp1_24_addr" [src/k2mm.c:30]   --->   Operation 344 'load' 'tmp1_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 345 [1/2] (1.23ns)   --->   "%tmp1_25_load = load i6 %tmp1_25_addr" [src/k2mm.c:30]   --->   Operation 345 'load' 'tmp1_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 346 [1/2] (1.23ns)   --->   "%tmp1_26_load = load i6 %tmp1_26_addr" [src/k2mm.c:30]   --->   Operation 346 'load' 'tmp1_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 347 [1/2] (1.23ns)   --->   "%tmp1_27_load = load i6 %tmp1_27_addr" [src/k2mm.c:30]   --->   Operation 347 'load' 'tmp1_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 348 [1/2] (1.23ns)   --->   "%tmp1_28_load = load i6 %tmp1_28_addr" [src/k2mm.c:30]   --->   Operation 348 'load' 'tmp1_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 349 [1/2] (1.23ns)   --->   "%tmp1_29_load = load i6 %tmp1_29_addr" [src/k2mm.c:30]   --->   Operation 349 'load' 'tmp1_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 350 [1/2] (1.23ns)   --->   "%tmp1_30_load = load i6 %tmp1_30_addr" [src/k2mm.c:30]   --->   Operation 350 'load' 'tmp1_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 351 [1/2] (1.23ns)   --->   "%tmp1_31_load = load i6 %tmp1_31_addr" [src/k2mm.c:30]   --->   Operation 351 'load' 'tmp1_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 352 [1/2] (1.23ns)   --->   "%tmp1_32_load = load i6 %tmp1_32_addr" [src/k2mm.c:30]   --->   Operation 352 'load' 'tmp1_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 353 [1/2] (1.23ns)   --->   "%tmp1_33_load = load i6 %tmp1_33_addr" [src/k2mm.c:30]   --->   Operation 353 'load' 'tmp1_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 354 [1/2] (1.23ns)   --->   "%tmp1_34_load = load i6 %tmp1_34_addr" [src/k2mm.c:30]   --->   Operation 354 'load' 'tmp1_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 355 [1/2] (1.23ns)   --->   "%tmp1_35_load = load i6 %tmp1_35_addr" [src/k2mm.c:30]   --->   Operation 355 'load' 'tmp1_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 356 [1/2] (1.23ns)   --->   "%tmp1_36_load = load i6 %tmp1_36_addr" [src/k2mm.c:30]   --->   Operation 356 'load' 'tmp1_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 357 [1/2] (1.23ns)   --->   "%tmp1_37_load = load i6 %tmp1_37_addr" [src/k2mm.c:30]   --->   Operation 357 'load' 'tmp1_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 358 [1/2] (1.23ns)   --->   "%tmp1_38_load = load i6 %tmp1_38_addr" [src/k2mm.c:30]   --->   Operation 358 'load' 'tmp1_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 359 [1/2] (1.23ns)   --->   "%tmp1_39_load = load i6 %tmp1_39_addr" [src/k2mm.c:30]   --->   Operation 359 'load' 'tmp1_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 360 [1/2] (1.23ns)   --->   "%tmp1_40_load = load i6 %tmp1_40_addr" [src/k2mm.c:30]   --->   Operation 360 'load' 'tmp1_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 361 [1/2] (1.23ns)   --->   "%tmp1_41_load = load i6 %tmp1_41_addr" [src/k2mm.c:30]   --->   Operation 361 'load' 'tmp1_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 362 [1/2] (1.23ns)   --->   "%tmp1_42_load = load i6 %tmp1_42_addr" [src/k2mm.c:30]   --->   Operation 362 'load' 'tmp1_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 363 [1/2] (1.23ns)   --->   "%tmp1_43_load = load i6 %tmp1_43_addr" [src/k2mm.c:30]   --->   Operation 363 'load' 'tmp1_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 364 [1/2] (1.23ns)   --->   "%tmp1_44_load = load i6 %tmp1_44_addr" [src/k2mm.c:30]   --->   Operation 364 'load' 'tmp1_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 365 [1/2] (1.23ns)   --->   "%tmp1_45_load = load i6 %tmp1_45_addr" [src/k2mm.c:30]   --->   Operation 365 'load' 'tmp1_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 366 [1/2] (1.23ns)   --->   "%tmp1_46_load = load i6 %tmp1_46_addr" [src/k2mm.c:30]   --->   Operation 366 'load' 'tmp1_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 367 [1/2] (1.23ns)   --->   "%tmp1_47_load = load i6 %tmp1_47_addr" [src/k2mm.c:30]   --->   Operation 367 'load' 'tmp1_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 368 [1/2] (1.23ns)   --->   "%tmp1_48_load = load i6 %tmp1_48_addr" [src/k2mm.c:30]   --->   Operation 368 'load' 'tmp1_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 369 [1/2] (1.23ns)   --->   "%tmp1_49_load = load i6 %tmp1_49_addr" [src/k2mm.c:30]   --->   Operation 369 'load' 'tmp1_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 370 [1/2] (1.23ns)   --->   "%tmp1_50_load = load i6 %tmp1_50_addr" [src/k2mm.c:30]   --->   Operation 370 'load' 'tmp1_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 371 [1/2] (1.23ns)   --->   "%tmp1_51_load = load i6 %tmp1_51_addr" [src/k2mm.c:30]   --->   Operation 371 'load' 'tmp1_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 372 [1/2] (1.23ns)   --->   "%tmp1_52_load = load i6 %tmp1_52_addr" [src/k2mm.c:30]   --->   Operation 372 'load' 'tmp1_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 373 [1/2] (1.23ns)   --->   "%tmp1_53_load = load i6 %tmp1_53_addr" [src/k2mm.c:30]   --->   Operation 373 'load' 'tmp1_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 374 [1/2] (1.23ns)   --->   "%tmp1_54_load = load i6 %tmp1_54_addr" [src/k2mm.c:30]   --->   Operation 374 'load' 'tmp1_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 375 [1/2] (1.23ns)   --->   "%tmp1_55_load = load i6 %tmp1_55_addr" [src/k2mm.c:30]   --->   Operation 375 'load' 'tmp1_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 376 [1/2] (1.23ns)   --->   "%tmp1_56_load = load i6 %tmp1_56_addr" [src/k2mm.c:30]   --->   Operation 376 'load' 'tmp1_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 377 [1/2] (1.23ns)   --->   "%tmp1_57_load = load i6 %tmp1_57_addr" [src/k2mm.c:30]   --->   Operation 377 'load' 'tmp1_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 378 [1/2] (1.23ns)   --->   "%tmp1_58_load = load i6 %tmp1_58_addr" [src/k2mm.c:30]   --->   Operation 378 'load' 'tmp1_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 379 [1/2] (1.23ns)   --->   "%tmp1_59_load = load i6 %tmp1_59_addr" [src/k2mm.c:30]   --->   Operation 379 'load' 'tmp1_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 380 [1/2] (1.23ns)   --->   "%tmp1_60_load = load i6 %tmp1_60_addr" [src/k2mm.c:30]   --->   Operation 380 'load' 'tmp1_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 381 [1/2] (1.23ns)   --->   "%tmp1_61_load = load i6 %tmp1_61_addr" [src/k2mm.c:30]   --->   Operation 381 'load' 'tmp1_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 382 [1/2] (1.23ns)   --->   "%tmp1_62_load = load i6 %tmp1_62_addr" [src/k2mm.c:30]   --->   Operation 382 'load' 'tmp1_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 383 [1/2] (1.23ns)   --->   "%tmp1_63_load = load i6 %tmp1_63_addr" [src/k2mm.c:30]   --->   Operation 383 'load' 'tmp1_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 384 [1/1] (0.85ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.64f32.f32.i6, i6 0, i32 %mux_case_0, i6 1, i32 %tmp1_1_load, i6 2, i32 %tmp1_2_load, i6 3, i32 %tmp1_3_load, i6 4, i32 %tmp1_4_load, i6 5, i32 %tmp1_5_load, i6 6, i32 %tmp1_6_load, i6 7, i32 %tmp1_7_load, i6 8, i32 %tmp1_8_load, i6 9, i32 %tmp1_9_load, i6 10, i32 %tmp1_10_load, i6 11, i32 %tmp1_11_load, i6 12, i32 %tmp1_12_load, i6 13, i32 %tmp1_13_load, i6 14, i32 %tmp1_14_load, i6 15, i32 %tmp1_15_load, i6 16, i32 %tmp1_16_load, i6 17, i32 %tmp1_17_load, i6 18, i32 %tmp1_18_load, i6 19, i32 %tmp1_19_load, i6 20, i32 %tmp1_20_load, i6 21, i32 %tmp1_21_load, i6 22, i32 %tmp1_22_load, i6 23, i32 %tmp1_23_load, i6 24, i32 %tmp1_24_load, i6 25, i32 %tmp1_25_load, i6 26, i32 %tmp1_26_load, i6 27, i32 %tmp1_27_load, i6 28, i32 %tmp1_28_load, i6 29, i32 %tmp1_29_load, i6 30, i32 %tmp1_30_load, i6 31, i32 %tmp1_31_load, i6 32, i32 %tmp1_32_load, i6 33, i32 %tmp1_33_load, i6 34, i32 %tmp1_34_load, i6 35, i32 %tmp1_35_load, i6 36, i32 %tmp1_36_load, i6 37, i32 %tmp1_37_load, i6 38, i32 %tmp1_38_load, i6 39, i32 %tmp1_39_load, i6 40, i32 %tmp1_40_load, i6 41, i32 %tmp1_41_load, i6 42, i32 %tmp1_42_load, i6 43, i32 %tmp1_43_load, i6 44, i32 %tmp1_44_load, i6 45, i32 %tmp1_45_load, i6 46, i32 %tmp1_46_load, i6 47, i32 %tmp1_47_load, i6 48, i32 %tmp1_48_load, i6 49, i32 %tmp1_49_load, i6 50, i32 %tmp1_50_load, i6 51, i32 %tmp1_51_load, i6 52, i32 %tmp1_52_load, i6 53, i32 %tmp1_53_load, i6 54, i32 %tmp1_54_load, i6 55, i32 %tmp1_55_load, i6 56, i32 %tmp1_56_load, i6 57, i32 %tmp1_57_load, i6 58, i32 %tmp1_58_load, i6 59, i32 %tmp1_59_load, i6 60, i32 %tmp1_60_load, i6 61, i32 %tmp1_61_load, i6 62, i32 %tmp1_62_load, i6 63, i32 %tmp1_63_load, i32 <undef>, i6 %trunc_ln6" [src/k2mm.c:30]   --->   Operation 384 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.85> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [2/2] (2.03ns)   --->   "%call_ln30 = call void @k2mm_Pipeline_lp3, i32 %tmp, i6 %trunc_ln27, i32 %buff_A, i32 %buff_A_1, i7 %select_ln27, i32 %buff_B, i32 %buff_B_1, i32 %alpha_read, i7 %select_ln27, i32 %p_loc" [src/k2mm.c:30]   --->   Operation 385 'call' 'call_ln30' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 386 [1/2] (0.00ns)   --->   "%call_ln30 = call void @k2mm_Pipeline_lp3, i32 %tmp, i6 %trunc_ln27, i32 %buff_A, i32 %buff_A_1, i7 %select_ln27, i32 %buff_B, i32 %buff_B_1, i32 %alpha_read, i7 %select_ln27, i32 %p_loc" [src/k2mm.c:30]   --->   Operation 386 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.98>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 387 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 388 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 389 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.74ns)   --->   "%switch_ln30 = switch i6 %trunc_ln6, void %arrayidx7011.case.63, i6 0, void %arrayidx7011.case.0, i6 1, void %arrayidx7011.case.1, i6 2, void %arrayidx7011.case.2, i6 3, void %arrayidx7011.case.3, i6 4, void %arrayidx7011.case.4, i6 5, void %arrayidx7011.case.5, i6 6, void %arrayidx7011.case.6, i6 7, void %arrayidx7011.case.7, i6 8, void %arrayidx7011.case.8, i6 9, void %arrayidx7011.case.9, i6 10, void %arrayidx7011.case.10, i6 11, void %arrayidx7011.case.11, i6 12, void %arrayidx7011.case.12, i6 13, void %arrayidx7011.case.13, i6 14, void %arrayidx7011.case.14, i6 15, void %arrayidx7011.case.15, i6 16, void %arrayidx7011.case.16, i6 17, void %arrayidx7011.case.17, i6 18, void %arrayidx7011.case.18, i6 19, void %arrayidx7011.case.19, i6 20, void %arrayidx7011.case.20, i6 21, void %arrayidx7011.case.21, i6 22, void %arrayidx7011.case.22, i6 23, void %arrayidx7011.case.23, i6 24, void %arrayidx7011.case.24, i6 25, void %arrayidx7011.case.25, i6 26, void %arrayidx7011.case.26, i6 27, void %arrayidx7011.case.27, i6 28, void %arrayidx7011.case.28, i6 29, void %arrayidx7011.case.29, i6 30, void %arrayidx7011.case.30, i6 31, void %arrayidx7011.case.31, i6 32, void %arrayidx7011.case.32, i6 33, void %arrayidx7011.case.33, i6 34, void %arrayidx7011.case.34, i6 35, void %arrayidx7011.case.35, i6 36, void %arrayidx7011.case.36, i6 37, void %arrayidx7011.case.37, i6 38, void %arrayidx7011.case.38, i6 39, void %arrayidx7011.case.39, i6 40, void %arrayidx7011.case.40, i6 41, void %arrayidx7011.case.41, i6 42, void %arrayidx7011.case.42, i6 43, void %arrayidx7011.case.43, i6 44, void %arrayidx7011.case.44, i6 45, void %arrayidx7011.case.45, i6 46, void %arrayidx7011.case.46, i6 47, void %arrayidx7011.case.47, i6 48, void %arrayidx7011.case.48, i6 49, void %arrayidx7011.case.49, i6 50, void %arrayidx7011.case.50, i6 51, void %arrayidx7011.case.51, i6 52, void %arrayidx7011.case.52, i6 53, void %arrayidx7011.case.53, i6 54, void %arrayidx7011.case.54, i6 55, void %arrayidx7011.case.55, i6 56, void %arrayidx7011.case.56, i6 57, void %arrayidx7011.case.57, i6 58, void %arrayidx7011.case.58, i6 59, void %arrayidx7011.case.59, i6 60, void %arrayidx7011.case.60, i6 61, void %arrayidx7011.case.61, i6 62, void %arrayidx7011.case.62" [src/k2mm.c:30]   --->   Operation 390 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.74>
ST_6 : Operation 391 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_62_addr" [src/k2mm.c:30]   --->   Operation 391 'store' 'store_ln30' <Predicate = (trunc_ln6 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 392 'br' 'br_ln30' <Predicate = (trunc_ln6 == 62)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_61_addr" [src/k2mm.c:30]   --->   Operation 393 'store' 'store_ln30' <Predicate = (trunc_ln6 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 394 'br' 'br_ln30' <Predicate = (trunc_ln6 == 61)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_60_addr" [src/k2mm.c:30]   --->   Operation 395 'store' 'store_ln30' <Predicate = (trunc_ln6 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 396 'br' 'br_ln30' <Predicate = (trunc_ln6 == 60)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_59_addr" [src/k2mm.c:30]   --->   Operation 397 'store' 'store_ln30' <Predicate = (trunc_ln6 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 398 'br' 'br_ln30' <Predicate = (trunc_ln6 == 59)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_58_addr" [src/k2mm.c:30]   --->   Operation 399 'store' 'store_ln30' <Predicate = (trunc_ln6 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 400 'br' 'br_ln30' <Predicate = (trunc_ln6 == 58)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_57_addr" [src/k2mm.c:30]   --->   Operation 401 'store' 'store_ln30' <Predicate = (trunc_ln6 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 402 'br' 'br_ln30' <Predicate = (trunc_ln6 == 57)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_56_addr" [src/k2mm.c:30]   --->   Operation 403 'store' 'store_ln30' <Predicate = (trunc_ln6 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 404 'br' 'br_ln30' <Predicate = (trunc_ln6 == 56)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_55_addr" [src/k2mm.c:30]   --->   Operation 405 'store' 'store_ln30' <Predicate = (trunc_ln6 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 406 'br' 'br_ln30' <Predicate = (trunc_ln6 == 55)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_54_addr" [src/k2mm.c:30]   --->   Operation 407 'store' 'store_ln30' <Predicate = (trunc_ln6 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 408 'br' 'br_ln30' <Predicate = (trunc_ln6 == 54)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_53_addr" [src/k2mm.c:30]   --->   Operation 409 'store' 'store_ln30' <Predicate = (trunc_ln6 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 410 'br' 'br_ln30' <Predicate = (trunc_ln6 == 53)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_52_addr" [src/k2mm.c:30]   --->   Operation 411 'store' 'store_ln30' <Predicate = (trunc_ln6 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 412 'br' 'br_ln30' <Predicate = (trunc_ln6 == 52)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_51_addr" [src/k2mm.c:30]   --->   Operation 413 'store' 'store_ln30' <Predicate = (trunc_ln6 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 414 'br' 'br_ln30' <Predicate = (trunc_ln6 == 51)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_50_addr" [src/k2mm.c:30]   --->   Operation 415 'store' 'store_ln30' <Predicate = (trunc_ln6 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 416 'br' 'br_ln30' <Predicate = (trunc_ln6 == 50)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_49_addr" [src/k2mm.c:30]   --->   Operation 417 'store' 'store_ln30' <Predicate = (trunc_ln6 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 418 'br' 'br_ln30' <Predicate = (trunc_ln6 == 49)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_48_addr" [src/k2mm.c:30]   --->   Operation 419 'store' 'store_ln30' <Predicate = (trunc_ln6 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 420 'br' 'br_ln30' <Predicate = (trunc_ln6 == 48)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_47_addr" [src/k2mm.c:30]   --->   Operation 421 'store' 'store_ln30' <Predicate = (trunc_ln6 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 422 'br' 'br_ln30' <Predicate = (trunc_ln6 == 47)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_46_addr" [src/k2mm.c:30]   --->   Operation 423 'store' 'store_ln30' <Predicate = (trunc_ln6 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 424 'br' 'br_ln30' <Predicate = (trunc_ln6 == 46)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_45_addr" [src/k2mm.c:30]   --->   Operation 425 'store' 'store_ln30' <Predicate = (trunc_ln6 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 426 'br' 'br_ln30' <Predicate = (trunc_ln6 == 45)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_44_addr" [src/k2mm.c:30]   --->   Operation 427 'store' 'store_ln30' <Predicate = (trunc_ln6 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 428 'br' 'br_ln30' <Predicate = (trunc_ln6 == 44)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_43_addr" [src/k2mm.c:30]   --->   Operation 429 'store' 'store_ln30' <Predicate = (trunc_ln6 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 430 'br' 'br_ln30' <Predicate = (trunc_ln6 == 43)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_42_addr" [src/k2mm.c:30]   --->   Operation 431 'store' 'store_ln30' <Predicate = (trunc_ln6 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 432 'br' 'br_ln30' <Predicate = (trunc_ln6 == 42)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_41_addr" [src/k2mm.c:30]   --->   Operation 433 'store' 'store_ln30' <Predicate = (trunc_ln6 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 434 'br' 'br_ln30' <Predicate = (trunc_ln6 == 41)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_40_addr" [src/k2mm.c:30]   --->   Operation 435 'store' 'store_ln30' <Predicate = (trunc_ln6 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 436 'br' 'br_ln30' <Predicate = (trunc_ln6 == 40)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_39_addr" [src/k2mm.c:30]   --->   Operation 437 'store' 'store_ln30' <Predicate = (trunc_ln6 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 438 'br' 'br_ln30' <Predicate = (trunc_ln6 == 39)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_38_addr" [src/k2mm.c:30]   --->   Operation 439 'store' 'store_ln30' <Predicate = (trunc_ln6 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 440 'br' 'br_ln30' <Predicate = (trunc_ln6 == 38)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_37_addr" [src/k2mm.c:30]   --->   Operation 441 'store' 'store_ln30' <Predicate = (trunc_ln6 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 442 'br' 'br_ln30' <Predicate = (trunc_ln6 == 37)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_36_addr" [src/k2mm.c:30]   --->   Operation 443 'store' 'store_ln30' <Predicate = (trunc_ln6 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 444 'br' 'br_ln30' <Predicate = (trunc_ln6 == 36)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_35_addr" [src/k2mm.c:30]   --->   Operation 445 'store' 'store_ln30' <Predicate = (trunc_ln6 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 446 'br' 'br_ln30' <Predicate = (trunc_ln6 == 35)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_34_addr" [src/k2mm.c:30]   --->   Operation 447 'store' 'store_ln30' <Predicate = (trunc_ln6 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 448 'br' 'br_ln30' <Predicate = (trunc_ln6 == 34)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_33_addr" [src/k2mm.c:30]   --->   Operation 449 'store' 'store_ln30' <Predicate = (trunc_ln6 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 450 'br' 'br_ln30' <Predicate = (trunc_ln6 == 33)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_32_addr" [src/k2mm.c:30]   --->   Operation 451 'store' 'store_ln30' <Predicate = (trunc_ln6 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 452 'br' 'br_ln30' <Predicate = (trunc_ln6 == 32)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_31_addr" [src/k2mm.c:30]   --->   Operation 453 'store' 'store_ln30' <Predicate = (trunc_ln6 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 454 'br' 'br_ln30' <Predicate = (trunc_ln6 == 31)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_30_addr" [src/k2mm.c:30]   --->   Operation 455 'store' 'store_ln30' <Predicate = (trunc_ln6 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 456 'br' 'br_ln30' <Predicate = (trunc_ln6 == 30)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_29_addr" [src/k2mm.c:30]   --->   Operation 457 'store' 'store_ln30' <Predicate = (trunc_ln6 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 458 'br' 'br_ln30' <Predicate = (trunc_ln6 == 29)> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_28_addr" [src/k2mm.c:30]   --->   Operation 459 'store' 'store_ln30' <Predicate = (trunc_ln6 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 460 'br' 'br_ln30' <Predicate = (trunc_ln6 == 28)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_27_addr" [src/k2mm.c:30]   --->   Operation 461 'store' 'store_ln30' <Predicate = (trunc_ln6 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 462 'br' 'br_ln30' <Predicate = (trunc_ln6 == 27)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_26_addr" [src/k2mm.c:30]   --->   Operation 463 'store' 'store_ln30' <Predicate = (trunc_ln6 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 464 'br' 'br_ln30' <Predicate = (trunc_ln6 == 26)> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_25_addr" [src/k2mm.c:30]   --->   Operation 465 'store' 'store_ln30' <Predicate = (trunc_ln6 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 466 'br' 'br_ln30' <Predicate = (trunc_ln6 == 25)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_24_addr" [src/k2mm.c:30]   --->   Operation 467 'store' 'store_ln30' <Predicate = (trunc_ln6 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 468 'br' 'br_ln30' <Predicate = (trunc_ln6 == 24)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_23_addr" [src/k2mm.c:30]   --->   Operation 469 'store' 'store_ln30' <Predicate = (trunc_ln6 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 470 'br' 'br_ln30' <Predicate = (trunc_ln6 == 23)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_22_addr" [src/k2mm.c:30]   --->   Operation 471 'store' 'store_ln30' <Predicate = (trunc_ln6 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 472 'br' 'br_ln30' <Predicate = (trunc_ln6 == 22)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_21_addr" [src/k2mm.c:30]   --->   Operation 473 'store' 'store_ln30' <Predicate = (trunc_ln6 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 474 'br' 'br_ln30' <Predicate = (trunc_ln6 == 21)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_20_addr" [src/k2mm.c:30]   --->   Operation 475 'store' 'store_ln30' <Predicate = (trunc_ln6 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 476 'br' 'br_ln30' <Predicate = (trunc_ln6 == 20)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_19_addr" [src/k2mm.c:30]   --->   Operation 477 'store' 'store_ln30' <Predicate = (trunc_ln6 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 478 'br' 'br_ln30' <Predicate = (trunc_ln6 == 19)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_18_addr" [src/k2mm.c:30]   --->   Operation 479 'store' 'store_ln30' <Predicate = (trunc_ln6 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 480 'br' 'br_ln30' <Predicate = (trunc_ln6 == 18)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_17_addr" [src/k2mm.c:30]   --->   Operation 481 'store' 'store_ln30' <Predicate = (trunc_ln6 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 482 'br' 'br_ln30' <Predicate = (trunc_ln6 == 17)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_16_addr" [src/k2mm.c:30]   --->   Operation 483 'store' 'store_ln30' <Predicate = (trunc_ln6 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 484 'br' 'br_ln30' <Predicate = (trunc_ln6 == 16)> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_15_addr" [src/k2mm.c:30]   --->   Operation 485 'store' 'store_ln30' <Predicate = (trunc_ln6 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 486 'br' 'br_ln30' <Predicate = (trunc_ln6 == 15)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_14_addr" [src/k2mm.c:30]   --->   Operation 487 'store' 'store_ln30' <Predicate = (trunc_ln6 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 488 'br' 'br_ln30' <Predicate = (trunc_ln6 == 14)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_13_addr" [src/k2mm.c:30]   --->   Operation 489 'store' 'store_ln30' <Predicate = (trunc_ln6 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 490 'br' 'br_ln30' <Predicate = (trunc_ln6 == 13)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_12_addr" [src/k2mm.c:30]   --->   Operation 491 'store' 'store_ln30' <Predicate = (trunc_ln6 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 492 'br' 'br_ln30' <Predicate = (trunc_ln6 == 12)> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_11_addr" [src/k2mm.c:30]   --->   Operation 493 'store' 'store_ln30' <Predicate = (trunc_ln6 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 494 'br' 'br_ln30' <Predicate = (trunc_ln6 == 11)> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_10_addr" [src/k2mm.c:30]   --->   Operation 495 'store' 'store_ln30' <Predicate = (trunc_ln6 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 496 'br' 'br_ln30' <Predicate = (trunc_ln6 == 10)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_9_addr" [src/k2mm.c:30]   --->   Operation 497 'store' 'store_ln30' <Predicate = (trunc_ln6 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 498 'br' 'br_ln30' <Predicate = (trunc_ln6 == 9)> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_8_addr" [src/k2mm.c:30]   --->   Operation 499 'store' 'store_ln30' <Predicate = (trunc_ln6 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 500 'br' 'br_ln30' <Predicate = (trunc_ln6 == 8)> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_7_addr" [src/k2mm.c:30]   --->   Operation 501 'store' 'store_ln30' <Predicate = (trunc_ln6 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 502 'br' 'br_ln30' <Predicate = (trunc_ln6 == 7)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_6_addr" [src/k2mm.c:30]   --->   Operation 503 'store' 'store_ln30' <Predicate = (trunc_ln6 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 504 'br' 'br_ln30' <Predicate = (trunc_ln6 == 6)> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_5_addr" [src/k2mm.c:30]   --->   Operation 505 'store' 'store_ln30' <Predicate = (trunc_ln6 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 506 'br' 'br_ln30' <Predicate = (trunc_ln6 == 5)> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_4_addr" [src/k2mm.c:30]   --->   Operation 507 'store' 'store_ln30' <Predicate = (trunc_ln6 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 508 'br' 'br_ln30' <Predicate = (trunc_ln6 == 4)> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_3_addr" [src/k2mm.c:30]   --->   Operation 509 'store' 'store_ln30' <Predicate = (trunc_ln6 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 510 'br' 'br_ln30' <Predicate = (trunc_ln6 == 3)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_2_addr" [src/k2mm.c:30]   --->   Operation 511 'store' 'store_ln30' <Predicate = (trunc_ln6 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 512 'br' 'br_ln30' <Predicate = (trunc_ln6 == 2)> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_1_addr" [src/k2mm.c:30]   --->   Operation 513 'store' 'store_ln30' <Predicate = (trunc_ln6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 514 'br' 'br_ln30' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_addr" [src/k2mm.c:30]   --->   Operation 515 'store' 'store_ln30' <Predicate = (trunc_ln6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 516 'br' 'br_ln30' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %p_loc_load, i6 %tmp1_63_addr" [src/k2mm.c:30]   --->   Operation 517 'store' 'store_ln30' <Predicate = (trunc_ln6 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx7011.exit" [src/k2mm.c:30]   --->   Operation 518 'br' 'br_ln30' <Predicate = (trunc_ln6 == 63)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 519 [1/1] (0.77ns)   --->   "%add_ln28 = add i7 %select_ln27, i7 1" [src/k2mm.c:28]   --->   Operation 519 'add' 'add_ln28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.42ns)   --->   "%store_ln27 = store i13 %add_ln27_1, i13 %indvar_flatten134" [src/k2mm.c:27]   --->   Operation 520 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 521 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln27_1, i7 %i" [src/k2mm.c:6]   --->   Operation 521 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 522 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln28, i7 %j" [src/k2mm.c:6]   --->   Operation 522 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln28 = br void %lp3" [src/k2mm.c:28]   --->   Operation 523 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 524 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp4_lp5, i32 %tmp1, i32 %tmp1_1, i32 %tmp1_2, i32 %tmp1_3, i32 %tmp1_4, i32 %tmp1_5, i32 %tmp1_6, i32 %tmp1_7, i32 %tmp1_8, i32 %tmp1_9, i32 %tmp1_10, i32 %tmp1_11, i32 %tmp1_12, i32 %tmp1_13, i32 %tmp1_14, i32 %tmp1_15, i32 %tmp1_16, i32 %tmp1_17, i32 %tmp1_18, i32 %tmp1_19, i32 %tmp1_20, i32 %tmp1_21, i32 %tmp1_22, i32 %tmp1_23, i32 %tmp1_24, i32 %tmp1_25, i32 %tmp1_26, i32 %tmp1_27, i32 %tmp1_28, i32 %tmp1_29, i32 %tmp1_30, i32 %tmp1_31, i32 %tmp1_32, i32 %tmp1_33, i32 %tmp1_34, i32 %tmp1_35, i32 %tmp1_36, i32 %tmp1_37, i32 %tmp1_38, i32 %tmp1_39, i32 %tmp1_40, i32 %tmp1_41, i32 %tmp1_42, i32 %tmp1_43, i32 %tmp1_44, i32 %tmp1_45, i32 %tmp1_46, i32 %tmp1_47, i32 %tmp1_48, i32 %tmp1_49, i32 %tmp1_50, i32 %tmp1_51, i32 %tmp1_52, i32 %tmp1_53, i32 %tmp1_54, i32 %tmp1_55, i32 %tmp1_56, i32 %tmp1_57, i32 %tmp1_58, i32 %tmp1_59, i32 %tmp1_60, i32 %tmp1_61, i32 %tmp1_62, i32 %tmp1_63, i32 %tmp2, i32 %tmp2_1, i32 %buff_C, i32 %buff_C_1, i32 %buff_C_2, i32 %buff_C_3, i32 %buff_C_4, i32 %buff_C_5, i32 %buff_C_6, i32 %buff_C_7, i32 %buff_C_8, i32 %buff_C_9, i32 %buff_C_10, i32 %buff_C_11, i32 %buff_C_12, i32 %buff_C_13, i32 %buff_C_14, i32 %buff_C_15, i32 %buff_C_16, i32 %buff_C_17, i32 %buff_C_18, i32 %buff_C_19, i32 %buff_C_20, i32 %buff_C_21, i32 %buff_C_22, i32 %buff_C_23, i32 %buff_C_24, i32 %buff_C_25, i32 %buff_C_26, i32 %buff_C_27, i32 %buff_C_28, i32 %buff_C_29, i32 %buff_C_30, i32 %buff_C_31, i32 %buff_C_32, i32 %buff_C_33, i32 %buff_C_34, i32 %buff_C_35, i32 %buff_C_36, i32 %buff_C_37, i32 %buff_C_38, i32 %buff_C_39, i32 %buff_C_40, i32 %buff_C_41, i32 %buff_C_42, i32 %buff_C_43, i32 %buff_C_44, i32 %buff_C_45, i32 %buff_C_46, i32 %buff_C_47, i32 %buff_C_48, i32 %buff_C_49, i32 %buff_C_50, i32 %buff_C_51, i32 %buff_C_52, i32 %buff_C_53, i32 %buff_C_54, i32 %buff_C_55, i32 %buff_C_56, i32 %buff_C_57, i32 %buff_C_58, i32 %buff_C_59, i32 %buff_C_60, i32 %buff_C_61, i32 %buff_C_62, i32 %buff_C_63"   --->   Operation 524 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 525 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp7_lp8, i32 %buff_D, i32 %buff_D_1, i32 %buff_E_out, i32 %buff_E_out_1, i32 %tmp2, i32 %tmp2_1, i32 %beta_read"   --->   Operation 525 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 526 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp7_lp8, i32 %buff_D, i32 %buff_D_1, i32 %buff_E_out, i32 %buff_E_out_1, i32 %tmp2, i32 %tmp2_1, i32 %beta_read"   --->   Operation 526 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 527 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lpwr_1_lpwr_2, i32 %buff_E_out, i32 %buff_E_out_1, i32 %E_out"   --->   Operation 528 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 529 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lpwr_1_lpwr_2, i32 %buff_E_out, i32 %buff_E_out_1, i32 %E_out"   --->   Operation 529 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [src/k2mm.c:55]   --->   Operation 530 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 13 bit ('indvar_flatten134') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten134' [168]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 2.370ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', src/k2mm.c:28) on local variable 'j', src/k2mm.c:6 [178]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', src/k2mm.c:28) [183]  (0.773 ns)
	'select' operation 7 bit ('select_ln27_1', src/k2mm.c:27) [185]  (0.360 ns)
	'getelementptr' operation 6 bit ('tmp1_addr', src/k2mm.c:27) [189]  (0.000 ns)
	'load' operation 32 bit ('mux_case_0', src/k2mm.c:30) on array 'tmp1', src/k2mm.c:12 [190]  (1.237 ns)

 <State 4>: 4.126ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_0', src/k2mm.c:30) on array 'tmp1', src/k2mm.c:12 [190]  (1.237 ns)
	'sparsemux' operation 32 bit ('tmp', src/k2mm.c:30) [317]  (0.854 ns)
	'call' operation 0 bit ('call_ln30', src/k2mm.c:30) to 'k2mm_Pipeline_lp3' [318]  (2.035 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.984ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', src/k2mm.c:30) of variable 'p_loc_load' on array 'tmp1', src/k2mm.c:12 [322]  (1.237 ns)
	blocking operation 0.747375 ns on control path)

 <State 7>: 1.200ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln28', src/k2mm.c:28) [514]  (0.773 ns)
	'store' operation 0 bit ('store_ln6', src/k2mm.c:6) of variable 'add_ln28', src/k2mm.c:28 on local variable 'j', src/k2mm.c:6 [517]  (0.427 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
