vhdl xil_defaultlib  \
"../../../bd/design_4/ipshared/f207/hdl/matriz_v1_0_S00_AXI.vhd" \
"../../../bd/design_4/ipshared/f207/src/bannerDesp.vhd" \
"../../../bd/design_4/ipshared/f207/hdl/matriz_v1_0.vhd" \
"../../../bd/design_4/ip/design_4_matriz_0_0/sim/design_4_matriz_0_0.vhd" \
"../../../bd/design_4/ip/design_4_microblaze_0_0/sim/design_4_microblaze_0_0.vhd" \
"../../../bd/design_4/ip/design_4_dlmb_v10_0/sim/design_4_dlmb_v10_0.vhd" \
"../../../bd/design_4/ip/design_4_ilmb_v10_0/sim/design_4_ilmb_v10_0.vhd" \
"../../../bd/design_4/ip/design_4_dlmb_bram_if_cntlr_0/sim/design_4_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_4/ip/design_4_ilmb_bram_if_cntlr_0/sim/design_4_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_4/ip/design_4_mdm_1_0/sim/design_4_mdm_1_0.vhd" \
"../../../bd/design_4/ip/design_4_rst_clk_wiz_1_100M_0/sim/design_4_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_4/ip/design_4_axi_uartlite_0_0/sim/design_4_axi_uartlite_0_0.vhd" \
"../../../bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd" \
"../../../bd/design_4/ipshared/5081/src/adc0808.vhd" \
"../../../bd/design_4/ipshared/5081/src/divisor640K.vhd" \
"../../../bd/design_4/ipshared/5081/hdl/conversorad_v1_0.vhd" \
"../../../bd/design_4/ip/design_4_conversorad_0_0/sim/design_4_conversorad_0_0.vhd" \
"../../../bd/design_4/sim/design_4.vhd" \

# Do not sort compile order
nosort
