// RUN: circt-verilog-lsp-server -lit-test < %s | FileCheck %s
// REQUIRES: slang
// UNSUPPORTED: valgrind
// Test document symbol functionality for modules, ports, signals, and parameters.
{"jsonrpc":"2.0","id":0,"method":"initialize","params":{"processId":123,"rootPath":"verilog","capabilities":{"textDocument":{"documentSymbol":{"hierarchicalDocumentSymbolSupport":true}}},"trace":"off"}}
// -----
{"jsonrpc":"2.0","method":"textDocument/didOpen","params":{"textDocument":{
  "uri":"test:///foo.sv",
  "languageId":"verilog",
  "version":1,
  "text":"module counter #(parameter WIDTH = 8) (\n  input  logic clk,\n  input  logic rst,\n  output logic [WIDTH-1:0] count\n);\n  logic [WIDTH-1:0] counter_reg;\n  always_ff @(posedge clk) begin\n    if (rst)\n      counter_reg <= '0;\n    else\n      counter_reg <= counter_reg + 1;\n  end\n  assign count = counter_reg;\nendmodule"
}}}
// -----
// Request document symbols
{"jsonrpc":"2.0","id":1,"method":"textDocument/documentSymbol","params":{
  "textDocument":{"uri":"test:///foo.sv"}
}}
// CHECK:       "id": 1,
// CHECK-NEXT:  "jsonrpc": "2.0",
// CHECK-NEXT:  "result": [
// CHECK-NEXT:    {
// CHECK:           "children": [
// Module should have children for ports and variables
// CHECK:             "name": "clk"
// CHECK:             "name": "rst"
// CHECK:             "name": "count"
// CHECK:             "name": "counter_reg"
// CHECK:           "detail": "module",
// CHECK:           "kind": 2,
// CHECK:           "name": "counter",
// -----
{"jsonrpc":"2.0","id":2,"method":"shutdown"}
// -----
{"jsonrpc":"2.0","method":"exit"}
