
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu May 26 16:56:17 2022
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4161           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                73           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                          111.111      {0 55.555}     Generated (clk_in_50m)
                                                                              78           1  {cmos_PLL/u_pll_e1/goppll/CLKOUT1}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             356           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     115.594 MHz         20.000          8.651         11.349
 axi_clk0                   100.000 MHz      91.819 MHz         10.000         10.891         -0.891
 cmos_pclk_Inferred           1.000 MHz     228.311 MHz       1000.000          4.380        995.620
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                              9.000 MHz     211.238 MHz        111.111          4.734        106.377
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     130.753 MHz         10.000          7.648          2.352
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     125.016 MHz       1000.000          7.999        992.001
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        11.349       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.856       0.000              0             10
 axi_clk0               axi_clk0                    -0.891     -25.630             78          15821
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.620       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                   106.377       0.000              0            237
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -8.093    -283.573             44             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -4.402     -13.206              3              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.352       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -5.544     -49.741             10             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.089       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.691       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           992.001       0.000              0           1457
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.344       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.112       0.000              0             10
 axi_clk0               axi_clk0                     0.043       0.000              0          15821
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.305       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.334       0.000              0            237
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     1.928       0.000              0             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.150       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.366       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.632       0.000              0             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.544       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.761       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.234       0.000              0           1457
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        15.528       0.000              0            128
 axi_clk0               axi_clk0                     4.941       0.000              0           3920
 pclk                   axi_clk0                     5.070       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -5.391    -173.963             34             34
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -6.597    -246.234             39             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.741       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.365       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred           995.732       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.663       0.000              0            128
 axi_clk0               axi_clk0                     0.471       0.000              0           3920
 pclk                   axi_clk0                     2.718       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.480       0.000              0             34
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     3.092       0.000              0             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.584       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.359       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred             1.015       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4161
 cmos_pclk_Inferred                                499.011       0.000              0             73
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred      54.638       0.000              0             78
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.335       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.176       0.000              0             10
 axi_clk0               axi_clk0                     0.645       0.000              0          15821
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.500       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                   107.020       0.000              0            237
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -7.007    -240.012             44             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -3.577     -10.731              3              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.077       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -4.410     -38.317             10             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.132       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.288       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.679       0.000              0           1457
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.318       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.380       0.000              0             10
 axi_clk0               axi_clk0                     0.112       0.000              0          15821
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.313       0.000              0            191
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     0.307       0.000              0            237
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     1.886       0.000              0             44
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.085       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.328       0.000              0           1699
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.781       0.000              0             10
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.500       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.659       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.277       0.000              0           1457
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.477       0.000              0            128
 axi_clk0               axi_clk0                     5.613       0.000              0           3920
 pclk                   axi_clk0                     5.876       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -4.343    -140.020             34             34
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                    -5.248    -196.186             39             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.170       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.265       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred           996.572       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.608       0.000              0            128
 axi_clk0               axi_clk0                     0.498       0.000              0           3920
 pclk                   axi_clk0                     2.475       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.361       0.000              0             34
 axi_clk0               clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
                                                     2.969       0.000              0             39
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.598       0.000              0             72
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.370       0.000              0            155
 rx_clki_Inferred       rx_clki_Inferred             0.937       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4161
 cmos_pclk_Inferred                                499.404       0.000              0             73
 clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred      54.971       0.000              0             78
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  8.176
  Clock Pessimism Removal :  1.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.825       8.176         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.261       8.437 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.855       9.292         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.377       9.669 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.654      10.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.276      10.599 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.612      11.211         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.282      11.493 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.301      12.794         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_66_64/Y0                     td                    0.214      13.008 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.638      14.646         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  14.646         Logic Levels: 4  
                                                                                   Logic: 1.410ns(21.793%), Route: 5.060ns(78.207%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.908         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.241      28.149                          
 clock uncertainty                                      -0.150      27.999                          

 Setup time                                             -2.004      25.995                          

 Data required time                                                 25.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.995                          
 Data arrival time                                                 -14.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  8.176
  Clock Pessimism Removal :  1.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.825       8.176         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.261       8.437 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.855       9.292         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.377       9.669 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.654      10.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.276      10.599 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.612      11.211         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.282      11.493 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.327      12.820         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_66_52/Y0                     td                    0.282      13.102 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.429      14.531         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  14.531         Logic Levels: 4  
                                                                                   Logic: 1.478ns(23.257%), Route: 4.877ns(76.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.908         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.241      28.149                          
 clock uncertainty                                      -0.150      27.999                          

 Setup time                                             -2.033      25.966                          

 Data required time                                                 25.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.966                          
 Data arrival time                                                 -14.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  8.176
  Clock Pessimism Removal :  1.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.825       8.176         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.261       8.437 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.855       9.292         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.377       9.669 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.654      10.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.276      10.599 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.612      11.211         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.282      11.493 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.301      12.794         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_66_64/Y1                     td                    0.276      13.070 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.636      14.706         u_DDR3/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  14.706         Logic Levels: 4  
                                                                                   Logic: 1.472ns(22.542%), Route: 5.058ns(77.458%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.908         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.241      28.149                          
 clock uncertainty                                      -0.150      27.999                          

 Setup time                                             -1.805      26.194                          

 Data required time                                                 26.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.194                          
 Data arrival time                                                 -14.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.173
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       6.880         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.224       7.104 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       7.245         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_88/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D

 Data arrival time                                                   7.245         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.173         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                        -1.260       6.913                          
 clock uncertainty                                       0.000       6.913                          

 Hold time                                              -0.012       6.901                          

 Data required time                                                  6.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.901                          
 Data arrival time                                                  -7.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.189
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.560       6.896         ntclkbufg_1      
 CLMA_38_12/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMA_38_12/Q2                     tco                   0.224       7.120 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.143       7.263         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMS_38_13/M3                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

 Data arrival time                                                   7.263         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.035%), Route: 0.143ns(38.965%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       8.189         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -1.260       6.929                          
 clock uncertainty                                       0.000       6.929                          

 Hold time                                              -0.012       6.917                          

 Data required time                                                  6.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.917                          
 Data arrival time                                                  -7.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.176
  Launch Clock Delay      :  6.883
  Clock Pessimism Removal :  -1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.547       6.883         ntclkbufg_1      
 CLMA_42_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_42_20/Q2                     tco                   0.224       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.244         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
 CLMA_42_20/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   7.244         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.825       8.176         ntclkbufg_1      
 CLMA_42_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.293       6.883                          
 clock uncertainty                                       0.000       6.883                          

 Hold time                                              -0.012       6.871                          

 Data required time                                                  6.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.871                          
 Data arrival time                                                  -7.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      21.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.089 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.501      25.590         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/B4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.590         Logic Levels: 0  
                                                                                   Logic: 1.404ns(48.330%), Route: 1.501ns(51.670%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529      26.865         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      27.729                          
 clock uncertainty                                      -0.150      27.579                          

 Setup time                                             -0.133      27.446                          

 Data required time                                                 27.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.446                          
 Data arrival time                                                 -25.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      21.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.089 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.501      25.590         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/B4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.590         Logic Levels: 0  
                                                                                   Logic: 1.404ns(48.330%), Route: 1.501ns(51.670%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529      26.865         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      27.729                          
 clock uncertainty                                      -0.150      27.579                          

 Setup time                                             -0.133      27.446                          

 Data required time                                                 27.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.446                          
 Data arrival time                                                 -25.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.868
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      21.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.089 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.362      25.451         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_32/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.451         Logic Levels: 0  
                                                                                   Logic: 1.404ns(50.759%), Route: 1.362ns(49.241%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.532      26.868         ntclkbufg_1      
 CLMA_42_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      27.732                          
 clock uncertainty                                      -0.150      27.582                          

 Setup time                                             -0.133      27.449                          

 Data required time                                                 27.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.449                          
 Data arrival time                                                 -25.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.158
  Launch Clock Delay      :  5.620
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.695 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.344      27.039         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.140      27.179 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.154      27.333         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_76/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.333         Logic Levels: 1  
                                                                                   Logic: 1.215ns(70.928%), Route: 0.498ns(29.072%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      25.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.158         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864      27.294                          
 clock uncertainty                                       0.150      27.444                          

 Hold time                                              -0.223      27.221                          

 Data required time                                                 27.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.221                          
 Data arrival time                                                 -27.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.158
  Launch Clock Delay      :  5.620
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.695 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.344      27.039         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.140      27.179 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.154      27.333         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_77/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.333         Logic Levels: 1  
                                                                                   Logic: 1.215ns(70.928%), Route: 0.498ns(29.072%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      25.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.158         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864      27.294                          
 clock uncertainty                                       0.150      27.444                          

 Hold time                                              -0.223      27.221                          

 Data required time                                                 27.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.221                          
 Data arrival time                                                 -27.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.158
  Launch Clock Delay      :  5.620
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.695 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.344      27.039         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.140      27.179 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.154      27.333         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_76/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.333         Logic Levels: 1  
                                                                                   Logic: 1.215ns(70.928%), Route: 0.498ns(29.072%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047      25.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807      28.158         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864      27.294                          
 clock uncertainty                                       0.150      27.444                          

 Hold time                                              -0.223      27.221                          

 Data required time                                                 27.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.221                          
 Data arrival time                                                 -27.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.882
  Launch Clock Delay      :  8.147
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.793       8.147         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[1]                tco                   2.045      10.192 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[1]
                                   net (fanout=9)        0.455      10.647         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [1]
                                                         0.438      11.085 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.085         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_118_169/COUT                 td                    0.097      11.182 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.182         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.242 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.242         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_118_173/COUT                 td                    0.097      11.339 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_118_177/Y1                   td                    0.381      11.720 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=8)        0.294      12.014         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_114_181/Y1                   td                    0.169      12.183 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/gateop_perm/Z
                                   net (fanout=1)        1.013      13.196         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
 CLMS_78_201/Y0                    td                    0.164      13.360 r       u_integration_kit_dbg/u_ahb_mux/N78_1_8/gateop_perm/Z
                                   net (fanout=1)        0.260      13.620         u_integration_kit_dbg/u_ahb_mux/_N26420
 CLMA_78_200/Y1                    td                    0.169      13.789 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=15)       0.265      14.054         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N354
 CLMA_78_200/Y0                    td                    0.164      14.218 r       u_integration_kit_dbg/N9_1/gateop_perm/Z
                                   net (fanout=16)       0.454      14.672         _N21205          
 CLMA_78_196/Y0                    td                    0.164      14.836 r       u_integration_kit_dbg/N6/gateop_perm/Z
                                   net (fanout=16)       1.388      16.224         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/data_valid
 CLMS_54_137/Y1                    td                    0.207      16.431 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_6[8]/gateop/F
                                   net (fanout=1)        0.731      17.162         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68 [8]
 CLMA_82_137/Y1                    td                    0.169      17.331 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.285      18.616         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_34_144/ADB_CAS                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS

 Data arrival time                                                  18.616         Logic Levels: 10 
                                                                                   Logic: 4.324ns(41.303%), Route: 6.145ns(58.697%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.543      16.882         ntclkbufg_3      
 DRM_34_144/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.015      17.897                          
 clock uncertainty                                      -0.150      17.747                          

 Setup time                                             -0.022      17.725                          

 Data required time                                                 17.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.725                          
 Data arrival time                                                 -18.616                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.907
  Launch Clock Delay      :  8.147
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.793       8.147         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[1]                tco                   2.045      10.192 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[1]
                                   net (fanout=9)        0.455      10.647         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [1]
                                                         0.438      11.085 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.085         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_118_169/COUT                 td                    0.097      11.182 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.182         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.242 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.242         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_118_173/COUT                 td                    0.097      11.339 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_118_177/Y1                   td                    0.381      11.720 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=8)        0.294      12.014         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_114_181/Y1                   td                    0.169      12.183 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/gateop_perm/Z
                                   net (fanout=1)        1.013      13.196         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
 CLMS_78_201/Y0                    td                    0.164      13.360 r       u_integration_kit_dbg/u_ahb_mux/N78_1_8/gateop_perm/Z
                                   net (fanout=1)        0.260      13.620         u_integration_kit_dbg/u_ahb_mux/_N26420
 CLMA_78_200/Y1                    td                    0.169      13.789 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=15)       0.265      14.054         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N354
 CLMA_78_200/Y0                    td                    0.164      14.218 r       u_integration_kit_dbg/N9_1/gateop_perm/Z
                                   net (fanout=16)       0.454      14.672         _N21205          
 CLMA_78_196/Y0                    td                    0.164      14.836 r       u_integration_kit_dbg/N6/gateop_perm/Z
                                   net (fanout=16)       1.388      16.224         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/data_valid
 CLMS_54_137/Y1                    td                    0.207      16.431 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_6[8]/gateop/F
                                   net (fanout=1)        0.731      17.162         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68 [8]
 CLMA_82_137/Y1                    td                    0.169      17.331 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.253      18.584         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_34_124/ADB_CAS                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS

 Data arrival time                                                  18.584         Logic Levels: 10 
                                                                                   Logic: 4.324ns(41.430%), Route: 6.113ns(58.570%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.568      16.907         ntclkbufg_3      
 DRM_34_124/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.015      17.922                          
 clock uncertainty                                      -0.150      17.772                          

 Setup time                                             -0.022      17.750                          

 Data required time                                                 17.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.750                          
 Data arrival time                                                 -18.584                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.889
  Launch Clock Delay      :  8.147
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.793       8.147         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[1]                tco                   2.045      10.192 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[1]
                                   net (fanout=9)        0.455      10.647         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [1]
                                                         0.438      11.085 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_0/gateop_A2/Cout
                                                         0.000      11.085         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [2]
 CLMA_118_169/COUT                 td                    0.097      11.182 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.182         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [6]
                                                         0.060      11.242 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_4/gateop_A2/Cout
                                                         0.000      11.242         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [10]
 CLMA_118_173/COUT                 td                    0.097      11.339 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.339         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.co [14]
 CLMA_118_177/Y1                   td                    0.381      11.720 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615.eq_8/gateop_A2/Y1
                                   net (fanout=8)        0.294      12.014         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N615
 CLMS_114_181/Y1                   td                    0.169      12.183 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_5/gateop_perm/Z
                                   net (fanout=1)        1.013      13.196         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/_N0
 CLMS_78_201/Y0                    td                    0.164      13.360 r       u_integration_kit_dbg/u_ahb_mux/N78_1_8/gateop_perm/Z
                                   net (fanout=1)        0.260      13.620         u_integration_kit_dbg/u_ahb_mux/_N26420
 CLMA_78_200/Y1                    td                    0.169      13.789 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=15)       1.503      15.292         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N354
 CLMS_26_157/Y1                    td                    0.169      15.461 r       u_integration_kit_dbg/N9/gateop_perm/Z
                                   net (fanout=49)       0.267      15.728         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/data_valid
 CLMA_26_156/Y1                    td                    0.169      15.897 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/ins_req_dly/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.622      16.519         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_req
 CLMA_30_172/Y1                    td                    0.169      16.688 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.050      17.738         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_38_224/Y0                    td                    0.164      17.902 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2_we/gateop_perm/Z
                                   net (fanout=2)        0.218      18.120         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2803
 CLMS_38_225/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/WE

 Data arrival time                                                  18.120         Logic Levels: 10 
                                                                                   Logic: 4.291ns(43.026%), Route: 5.682ns(56.974%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.550      16.889         ntclkbufg_3      
 CLMS_38_225/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/WCLK
 clock pessimism                                         1.015      17.904                          
 clock uncertainty                                      -0.150      17.754                          

 Setup time                                             -0.435      17.319                          

 Data required time                                                 17.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.319                          
 Data arrival time                                                 -18.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.148
  Launch Clock Delay      :  6.850
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.511       6.850         ntclkbufg_3      
 CLMS_54_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMS_54_181/Q1                    tco                   0.223       7.073 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.260       7.333         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_54_177/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3

 Data arrival time                                                   7.333         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.794       8.148         ntclkbufg_3      
 CLMS_54_177/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -1.260       6.888                          
 clock uncertainty                                       0.000       6.888                          

 Hold time                                               0.402       7.290                          

 Data required time                                                  7.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.290                          
 Data arrival time                                                  -7.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.148
  Launch Clock Delay      :  6.850
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.511       6.850         ntclkbufg_3      
 CLMS_54_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMS_54_181/Q1                    tco                   0.223       7.073 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.260       7.333         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_54_177/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M3

 Data arrival time                                                   7.333         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.794       8.148         ntclkbufg_3      
 CLMS_54_177/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/WCLK
 clock pessimism                                        -1.260       6.888                          
 clock uncertainty                                       0.000       6.888                          

 Hold time                                               0.402       7.290                          

 Data required time                                                  7.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.290                          
 Data arrival time                                                  -7.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_7/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.163
  Launch Clock Delay      :  6.850
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.511       6.850         ntclkbufg_3      
 CLMS_54_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMS_54_181/Q1                    tco                   0.223       7.073 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.363       7.436         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_54_165/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_7/gateop/M3

 Data arrival time                                                   7.436         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.055%), Route: 0.363ns(61.945%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.809       8.163         ntclkbufg_3      
 CLMS_54_165/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_7/gateop/WCLK
 clock pessimism                                        -1.260       6.903                          
 clock uncertainty                                       0.000       6.903                          

 Hold time                                               0.402       7.305                          

 Data required time                                                  7.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.305                          
 Data arrival time                                                  -7.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.812       3.948         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q0                     tco                   0.261       4.209 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.955       5.164         write_en         
                                                         0.238       5.402 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.402         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1276
 CLMA_66_16/COUT                   td                    0.097       5.499 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.499         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1278
                                                         0.060       5.559 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.559         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1280
 CLMA_66_20/Y3                     td                    0.380       5.939 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.699       6.638         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_16/Y2                     td                    0.216       6.854 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.452       7.306         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_58_25/COUT                   td                    0.431       7.737 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.737         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_29/Y0                     td                    0.130       7.867 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.260       8.127         _N25             
 CLMA_58_29/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.127         Logic Levels: 5  
                                                                                   Logic: 1.813ns(43.384%), Route: 2.366ns(56.616%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.549    1003.373         cmos_pclk_g      
 CLMA_58_29/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.930                          
 clock uncertainty                                      -0.050    1003.880                          

 Setup time                                             -0.133    1003.747                          

 Data required time                                               1003.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.747                          
 Data arrival time                                                  -8.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.620                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  3.943
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.807       3.943         cmos_pclk_g      
 CLMA_58_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_45/Q2                     tco                   0.261       4.204 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.428       4.632         cmos_write_req_gen_m0/vsync_cnt [2]
 CLMA_58_48/Y3                     td                    0.377       5.009 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.427       5.436         cmos_write_req_gen_m0/_N26322
 CLMA_58_53/Y0                     td                    0.164       5.600 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.421       6.021         cmos_write_req_gen_m0/_N22010
 CLMA_58_57/Y1                     td                    0.169       6.190 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.540       6.730         cmos_write_req_gen_m0/N65
 CLMA_58_45/CECO                   td                    0.118       6.848 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.848         _N1169           
 CLMA_58_49/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.848         Logic Levels: 4  
                                                                                   Logic: 1.089ns(37.487%), Route: 1.816ns(62.513%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.524    1003.348         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.905                          
 clock uncertainty                                      -0.050    1003.855                          

 Setup time                                             -0.291    1003.564                          

 Data required time                                               1003.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.564                          
 Data arrival time                                                  -6.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.716                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  3.943
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.807       3.943         cmos_pclk_g      
 CLMA_58_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_45/Q2                     tco                   0.261       4.204 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.428       4.632         cmos_write_req_gen_m0/vsync_cnt [2]
 CLMA_58_48/Y3                     td                    0.377       5.009 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.427       5.436         cmos_write_req_gen_m0/_N26322
 CLMA_58_53/Y0                     td                    0.164       5.600 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.421       6.021         cmos_write_req_gen_m0/_N22010
 CLMA_58_57/Y1                     td                    0.169       6.190 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.540       6.730         cmos_write_req_gen_m0/N65
 CLMA_58_45/CECO                   td                    0.118       6.848 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.848         _N1169           
 CLMA_58_49/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.848         Logic Levels: 4  
                                                                                   Logic: 1.089ns(37.487%), Route: 1.816ns(62.513%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.524    1003.348         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.905                          
 clock uncertainty                                      -0.050    1003.855                          

 Setup time                                             -0.291    1003.564                          

 Data required time                                               1003.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.564                          
 Data arrival time                                                  -6.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.716                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.560       3.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_66_24/Q1                     tco                   0.223       3.607 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.263       3.870         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9]
 DRM_62_20/ADA0[12]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.885%), Route: 0.263ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.142       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                  -3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.388
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.564       3.388         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_16/Q1                     tco                   0.223       3.611 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.258       3.869         write_data[8]    
 DRM_62_20/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.869         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.388
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.564       3.388         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_16/Q0                     tco                   0.223       3.611 f       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.259       3.870         write_data[10]   
 DRM_62_20/DA0[2]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.548
  Launch Clock Delay      :  5.356
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.818       5.356         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK

 CLMA_114_28/Q0                    tco                   0.261       5.617 r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.165       6.782         read_en          
                                                         0.276       7.058 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.058         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1262
 CLMA_70_12/Y3                     td                    0.380       7.438 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.640       8.078         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N79 [3]
 CLMA_58_5/Y2                      td                    0.165       8.243 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.628       8.871         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.382       9.253 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.eq_0/gateop_A2/Cout
                                                         0.000       9.253         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [2]
 CLMA_70_5/COUT                    td                    0.095       9.348 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.348         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_70_9/CIN                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.348         Logic Levels: 3  
                                                                                   Logic: 1.559ns(39.053%), Route: 2.433ns(60.947%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.583     115.659         ntclkbufg_0      
 CLMA_70_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.573     116.232                          
 clock uncertainty                                      -0.150     116.082                          

 Setup time                                             -0.357     115.725                          

 Data required time                                                115.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.725                          
 Data arrival time                                                  -9.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.377                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.500
  Launch Clock Delay      :  5.334
  Clock Pessimism Removal :  0.573

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.796       5.334         ntclkbufg_0      
 DRM_34_40/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_40/QB0[7]                  tco                   2.006       7.340 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        2.149       9.489         read_data[7]     
 CLMS_114_33/A4                                                            r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.489         Logic Levels: 0  
                                                                                   Logic: 2.006ns(48.279%), Route: 2.149ns(51.721%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.535     115.611         ntclkbufg_0      
 CLMS_114_33/CLK                                                           r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.573     116.184                          
 clock uncertainty                                      -0.150     116.034                          

 Setup time                                             -0.130     115.904                          

 Data required time                                                115.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                115.904                          
 Data arrival time                                                  -9.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.415                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.512
  Launch Clock Delay      :  5.373
  Clock Pessimism Removal :  0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.835       5.373         ntclkbufg_0      
 CLMA_118_13/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_118_13/Q0                    tco                   0.261       5.634 r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.744       6.378         video_timing_data_m0/color_bar_m0/v_cnt [0]
 CLMS_114_29/Y0                    td                    0.214       6.592 r       video_timing_data_m0/color_bar_m0/N80_8/gateop_perm/Z
                                   net (fanout=1)        0.287       6.879         video_timing_data_m0/color_bar_m0/_N26876
 CLMA_118_24/Y0                    td                    0.387       7.266 r       video_timing_data_m0/color_bar_m0/N80_10/gateop_perm/Z
                                   net (fanout=3)        0.581       7.847         video_timing_data_m0/color_bar_m0/_N22059
 CLMA_118_16/Y3                    td                    0.209       8.056 r       video_timing_data_m0/color_bar_m0/N248_14/gateop_perm/Z
                                   net (fanout=12)       0.870       8.926         video_timing_data_m0/color_bar_m0/N248
                                                         0.281       9.207 r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.207         video_timing_data_m0/color_bar_m0/_N2028
 CLMA_118_13/COUT                  td                    0.097       9.304 r       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.304         video_timing_data_m0/color_bar_m0/_N2030
                                                         0.060       9.364 r       video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.364         video_timing_data_m0/color_bar_m0/_N2032
 CLMA_118_17/COUT                  td                    0.097       9.461 r       video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.461         video_timing_data_m0/color_bar_m0/_N2034
                                                         0.059       9.520 f       video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.520         video_timing_data_m0/color_bar_m0/_N2036
                                                                           f       video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.520         Logic Levels: 5  
                                                                                   Logic: 1.665ns(40.150%), Route: 2.482ns(59.850%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935     112.139 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     112.139         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094     112.233 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656     112.889         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444     113.333 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743     114.076         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     114.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.547     115.623         ntclkbufg_0      
 CLMA_118_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.818     116.441                          
 clock uncertainty                                      -0.150     116.291                          

 Setup time                                             -0.171     116.120                          

 Data required time                                                116.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                116.120                          
 Data arrival time                                                  -9.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       106.600                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.408
  Launch Clock Delay      :  4.557
  Clock Pessimism Removal :  -0.851

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.592       4.557         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK

 CLMA_78_8/Q0                      tco                   0.223       4.780 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.144       4.924         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_78_8/CD                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.870       5.408         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.851       4.557                          
 clock uncertainty                                       0.000       4.557                          

 Hold time                                               0.033       4.590                          

 Data required time                                                  4.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.590                          
 Data arrival time                                                  -4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.408
  Launch Clock Delay      :  4.552
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.587       4.552         ntclkbufg_0      
 CLMS_78_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK

 CLMS_78_13/Q0                     tco                   0.223       4.775 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.189       4.964         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_78_8/AD                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   4.964         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.870       5.408         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.818       4.590                          
 clock uncertainty                                       0.000       4.590                          

 Hold time                                               0.033       4.623                          

 Data required time                                                  4.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.623                          
 Data arrival time                                                  -4.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.393
  Launch Clock Delay      :  4.542
  Clock Pessimism Removal :  -0.851

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577       4.542         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK

 CLMS_78_21/Q1                     tco                   0.224       4.766 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.139       4.905         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMS_78_21/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   4.905         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836       2.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523       2.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       3.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.855       5.393         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.851       4.542                          
 clock uncertainty                                       0.000       4.542                          

 Hold time                                              -0.012       4.530                          

 Data required time                                                  4.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.530                          
 Data arrival time                                                  -4.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[11]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.542
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[12]             tco                   1.420 1110119.634 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[58]
                                   net (fanout=1)        3.069 1110122.703         rd_burst_data[58]
 DRM_62_0/DB0[11]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[11]

 Data arrival time                                             1110122.703         Logic Levels: 0  
                                                                                   Logic: 1.420ns(31.633%), Route: 3.069ns(68.367%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577 1110114.543         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.725                          
 clock uncertainty                                      -0.150 1110114.575                          

 Setup time                                              0.035 1110114.610                          

 Data required time                                            1110114.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.610                          
 Data arrival time                                            -1110122.703                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.542
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.439 1110119.653 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        2.945 1110122.598         rd_burst_data[45]
 DRM_62_0/DB0[5]                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                             1110122.598         Logic Levels: 0  
                                                                                   Logic: 1.439ns(32.824%), Route: 2.945ns(67.176%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577 1110114.543         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.725                          
 clock uncertainty                                      -0.150 1110114.575                          

 Setup time                                              0.035 1110114.610                          

 Data required time                                            1110114.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.610                          
 Data arrival time                                            -1110122.598                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.542
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860 1110118.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[16]             tco                   1.434 1110119.648 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[42]
                                   net (fanout=1)        2.950 1110122.598         rd_burst_data[42]
 DRM_62_0/DB0[2]                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]

 Data arrival time                                             1110122.598         Logic Levels: 0  
                                                                                   Logic: 1.434ns(32.710%), Route: 2.950ns(67.290%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577 1110114.543         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.182 1110114.725                          
 clock uncertainty                                      -0.150 1110114.575                          

 Setup time                                              0.035 1110114.610                          

 Data required time                                            1110114.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.610                          
 Data arrival time                                            -1110122.598                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.988                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.392
  Launch Clock Delay      :  6.915
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.576 1111116.915         ntclkbufg_2      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_17/Q2                     tco                   0.224 1111117.139 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137 1111117.276         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_16/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                             1111117.276         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.854 1111115.392         ntclkbufg_0      
 CLMA_86_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.210                          
 clock uncertainty                                       0.150 1111115.360                          

 Hold time                                              -0.012 1111115.348                          

 Data required time                                            1111115.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.348                          
 Data arrival time                                            -1111117.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.928                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.403
  Launch Clock Delay      :  6.926
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.587 1111116.926         ntclkbufg_2      
 CLMA_78_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_78_12/Q0                     tco                   0.224 1111117.150 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138 1111117.288         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_78_13/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                             1111117.288         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.865 1111115.403         ntclkbufg_0      
 CLMS_78_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.221                          
 clock uncertainty                                       0.150 1111115.371                          

 Hold time                                              -0.012 1111115.359                          

 Data required time                                            1111115.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.359                          
 Data arrival time                                            -1111117.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.929                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.408
  Launch Clock Delay      :  6.931
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.592 1111116.931         ntclkbufg_2      
 CLMS_78_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_9/Q0                      tco                   0.224 1111117.155 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138 1111117.293         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_8/M0                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                             1111117.293         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.870 1111115.408         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.182 1111115.226                          
 clock uncertainty                                       0.150 1111115.376                          

 Hold time                                              -0.012 1111115.364                          

 Data required time                                            1111115.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.364                          
 Data arrival time                                            -1111117.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_de_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.525
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.230 1110118.683         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_de_d1/opit_0/CE

 Data arrival time                                             1110118.683         Logic Levels: 0  
                                                                                   Logic: 0.261ns(53.157%), Route: 0.230ns(46.843%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.560 1110114.526         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_de_d1/opit_0/CLK
 clock pessimism                                         0.182 1110114.708                          
 clock uncertainty                                      -0.150 1110114.558                          

 Setup time                                             -0.277 1110114.281                          

 Data required time                                            1110114.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.281                          
 Data arrival time                                            -1110118.683                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.525
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.230 1110118.683         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_hs_d1/opit_0/CE

 Data arrival time                                             1110118.683         Logic Levels: 0  
                                                                                   Logic: 0.261ns(53.157%), Route: 0.230ns(46.843%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.560 1110114.526         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                         0.182 1110114.708                          
 clock uncertainty                                      -0.150 1110114.558                          

 Setup time                                             -0.277 1110114.281                          

 Data required time                                            1110114.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.281                          
 Data arrival time                                            -1110118.683                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_vs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.525
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.230 1110118.683         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_vs_d1/opit_0/CE

 Data arrival time                                             1110118.683         Logic Levels: 0  
                                                                                   Logic: 0.261ns(53.157%), Route: 0.230ns(46.843%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.560 1110114.526         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_vs_d1/opit_0/CLK
 clock pessimism                                         0.182 1110114.708                          
 clock uncertainty                                      -0.150 1110114.558                          

 Setup time                                             -0.277 1110114.281                          

 Data required time                                            1110114.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.281                          
 Data arrival time                                            -1110118.683                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_de_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.376
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.161 1111117.283         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_de_d1/opit_0/CE

 Data arrival time                                             1111117.283         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.838 1111115.376         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_de_d1/opit_0/CLK
 clock pessimism                                        -0.182 1111115.194                          
 clock uncertainty                                       0.150 1111115.344                          

 Hold time                                              -0.211 1111115.133                          

 Data required time                                            1111115.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.133                          
 Data arrival time                                            -1111117.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.376
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.161 1111117.283         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_hs_d1/opit_0/CE

 Data arrival time                                             1111117.283         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.838 1111115.376         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                        -0.182 1111115.194                          
 clock uncertainty                                       0.150 1111115.344                          

 Hold time                                              -0.211 1111115.133                          

 Data required time                                            1111115.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.133                          
 Data arrival time                                            -1111117.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_vs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.705  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.376
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.161 1111117.283         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_vs_d1/opit_0/CE

 Data arrival time                                             1111117.283         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.838 1111115.376         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_vs_d1/opit_0/CLK
 clock pessimism                                        -0.182 1111115.194                          
 clock uncertainty                                       0.150 1111115.344                          

 Hold time                                              -0.211 1111115.133                          

 Data required time                                            1111115.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.133                          
 Data arrival time                                            -1111117.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.909
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.192      11.374         s00_axi_wready   
 CLMA_66_32/Y0                     td                    0.383      11.757 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.652      12.409         u_aq_axi_master/N5
                                                         0.276      12.685 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.685         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1288
 CLMA_78_20/COUT                   td                    0.097      12.782 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.782         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1290
                                                         0.060      12.842 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.842         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1292
 CLMA_78_24/Y3                     td                    0.380      13.222 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.475      13.697         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_70_29/Y0                     td                    0.164      13.861 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.970      14.831         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_94_12/COUT                   td                    0.427      15.258 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.258         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_94_16/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  15.258         Logic Levels: 5  
                                                                                   Logic: 2.755ns(39.111%), Route: 4.289ns(60.889%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570      16.909         ntclkbufg_2      
 CLMA_94_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         1.015      17.924                          
 clock uncertainty                                      -0.150      17.774                          

 Setup time                                             -0.164      17.610                          

 Data required time                                                 17.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.610                          
 Data arrival time                                                 -15.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.905
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.192      11.374         s00_axi_wready   
 CLMA_66_32/Y0                     td                    0.383      11.757 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.652      12.409         u_aq_axi_master/N5
                                                         0.276      12.685 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.685         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1288
 CLMA_78_20/COUT                   td                    0.097      12.782 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.782         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1290
                                                         0.060      12.842 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.842         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1292
 CLMA_78_24/Y2                     td                    0.198      13.040 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.534      13.574         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
 CLMA_70_33/Y2                     td                    0.165      13.739 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/gateop_perm/Z
                                   net (fanout=2)        1.031      14.770         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_86_20/COUT                   td                    0.431      15.201 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      15.201         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_86_24/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.201         Logic Levels: 5  
                                                                                   Logic: 2.578ns(36.897%), Route: 4.409ns(63.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.566      16.905         ntclkbufg_2      
 CLMA_86_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         1.015      17.920                          
 clock uncertainty                                      -0.150      17.770                          

 Setup time                                             -0.164      17.606                          

 Data required time                                                 17.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.606                          
 Data arrival time                                                 -15.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/I12
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.910
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.192      11.374         s00_axi_wready   
 CLMA_66_32/Y0                     td                    0.383      11.757 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.652      12.409         u_aq_axi_master/N5
                                                         0.276      12.685 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.685         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1288
 CLMA_78_20/COUT                   td                    0.097      12.782 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.782         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1290
                                                         0.060      12.842 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.842         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1292
 CLMA_78_24/Y2                     td                    0.198      13.040 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.534      13.574         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
 CLMA_70_33/Y2                     td                    0.165      13.739 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/gateop_perm/Z
                                   net (fanout=2)        1.031      14.770         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_86_20/D2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/I12

 Data arrival time                                                  14.770         Logic Levels: 4  
                                                                                   Logic: 2.147ns(32.749%), Route: 4.409ns(67.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.910         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         1.015      17.925                          
 clock uncertainty                                      -0.150      17.775                          

 Setup time                                             -0.344      17.431                          

 Data required time                                                 17.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.431                          
 Data arrival time                                                 -14.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.661                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.213
  Launch Clock Delay      :  6.917
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.578       6.917         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK

 CLMA_70_13/Q0                     tco                   0.223       7.140 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/Q
                                   net (fanout=1)        0.457       7.597         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [10]
 CLMA_86_12/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D

 Data arrival time                                                   7.597         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.794%), Route: 0.457ns(67.206%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.859       8.213         ntclkbufg_2      
 CLMA_86_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -1.015       7.198                          
 clock uncertainty                                       0.000       7.198                          

 Hold time                                               0.033       7.231                          

 Data required time                                                  7.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.231                          
 Data arrival time                                                  -7.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[3]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  6.878
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.539       6.878         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q0                     tco                   0.223       7.101 f       u_aq_axi_master/reg_rd_adrs[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.602       7.703         s00_axi_araddr[3]
 HMEMC_16_1/SRB_IOL37_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[3]

 Data arrival time                                                   7.703         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.030%), Route: 0.602ns(72.970%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       8.214         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -1.015       7.199                          
 clock uncertainty                                       0.000       7.199                          

 Hold time                                               0.134       7.333                          

 Data required time                                                  7.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.333                          
 Data arrival time                                                  -7.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.175
  Launch Clock Delay      :  6.882
  Clock Pessimism Removal :  -1.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.543       6.882         ntclkbufg_2      
 CLMA_90_41/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/CLK

 CLMA_90_41/Q1                     tco                   0.224       7.106 r       frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.243         frame_read_write_m0/frame_fifo_read_m0/read_len_d0 [13]
 CLMA_90_41/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/D

 Data arrival time                                                   7.243         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.821       8.175         ntclkbufg_2      
 CLMA_90_41/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/CLK
 clock pessimism                                        -1.293       6.882                          
 clock uncertainty                                       0.000       6.882                          

 Hold time                                              -0.012       6.870                          

 Data required time                                                  6.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.870                          
 Data arrival time                                                  -7.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.919
  Launch Clock Delay      :  5.390
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.852    1005.389         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_9/Q0                      tco                   0.261    1005.650 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.778    1012.428         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_66_8/M1                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                1012.428         Logic Levels: 0  
                                                                                   Logic: 0.261ns(3.708%), Route: 6.778ns(96.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365    1004.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.580    1006.919         ntclkbufg_2      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.182    1007.101                          
 clock uncertainty                                      -0.150    1006.951                          

 Setup time                                             -0.067    1006.884                          

 Data required time                                               1006.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.884                          
 Data arrival time                                               -1012.428                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.544                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.919
  Launch Clock Delay      :  5.390
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.852    1005.389         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_58_9/Q2                      tco                   0.261    1005.650 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.547    1012.197         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_66_8/M3                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                1012.197         Logic Levels: 0  
                                                                                   Logic: 0.261ns(3.834%), Route: 6.547ns(96.166%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365    1004.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.580    1006.919         ntclkbufg_2      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.182    1007.101                          
 clock uncertainty                                      -0.150    1006.951                          

 Setup time                                             -0.067    1006.884                          

 Data required time                                               1006.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.884                          
 Data arrival time                                               -1012.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.313                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.710  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  5.380
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100    1001.192 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.192         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111    1001.303 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836    1002.139         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523    1002.662 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875    1003.537         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1003.537 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.842    1005.379         ntclkbufg_0      
 CLMA_102_16/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_102_16/Q0                    tco                   0.261    1005.640 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        6.479    1012.119         read_req         
 CLMS_102_13/M2                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                1012.119         Logic Levels: 0  
                                                                                   Logic: 0.261ns(3.872%), Route: 6.479ns(96.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094    1001.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365    1004.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447    1004.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405    1005.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1005.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.569    1006.908         ntclkbufg_2      
 CLMS_102_13/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.182    1007.090                          
 clock uncertainty                                      -0.150    1006.940                          

 Setup time                                             -0.067    1006.873                          

 Data required time                                               1006.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.873                          
 Data arrival time                                               -1012.119                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.246                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.212
  Launch Clock Delay      :  4.545
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.580       4.545         ntclkbufg_0      
 CLMS_66_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_66_9/Q0                      tco                   0.223       4.768 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.028       8.796         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_66_8/M0                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   8.796         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.246%), Route: 4.028ns(94.754%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.858       8.212         ntclkbufg_2      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.182       8.030                          
 clock uncertainty                                       0.150       8.180                          

 Hold time                                              -0.016       8.164                          

 Data required time                                                  8.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.164                          
 Data arrival time                                                  -8.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.210
  Launch Clock Delay      :  4.548
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.583       4.548         ntclkbufg_0      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_70_8/Q0                      tco                   0.223       4.771 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.147       8.918         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_70_13/M3                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   8.918         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.103%), Route: 4.147ns(94.897%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.856       8.210         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.182       8.028                          
 clock uncertainty                                       0.150       8.178                          

 Hold time                                              -0.016       8.162                          

 Data required time                                                  8.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.162                          
 Data arrival time                                                  -8.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.210
  Launch Clock Delay      :  4.535
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656       1.778         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444       2.222 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743       2.965         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.965 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.570       4.535         ntclkbufg_0      
 CLMS_66_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_66_17/Q0                     tco                   0.223       4.758 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.427       9.185         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_70_13/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   9.185         Logic Levels: 0  
                                                                                   Logic: 0.223ns(4.796%), Route: 4.427ns(95.204%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.856       8.210         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.182       8.028                          
 clock uncertainty                                       0.150       8.178                          

 Hold time                                              -0.016       8.162                          

 Data required time                                                  8.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.162                          
 Data arrival time                                                  -9.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.309      11.762         SYSRESETn        
 CLMA_26_12/Y1                     td                    0.276      12.038 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.218      12.256         u_aq_axi_master/N540
 CLMA_26_12/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  12.256         Logic Levels: 1  
                                                                                   Logic: 0.537ns(13.214%), Route: 3.527ns(86.786%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.569      16.908         ntclkbufg_2      
 CLMA_26_12/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.864      17.772                          
 clock uncertainty                                      -0.150      17.622                          

 Setup time                                             -0.277      17.345                          

 Data required time                                                 17.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.345                          
 Data arrival time                                                 -12.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.201
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.311       9.433         SYSRESETn        
 CLMA_26_12/Y1                     td                    0.226       9.659 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.161       9.820         u_aq_axi_master/N540
 CLMA_26_12/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.820         Logic Levels: 1  
                                                                                   Logic: 0.449ns(15.371%), Route: 2.472ns(84.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.847       8.201         ntclkbufg_2      
 CLMA_26_12/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       7.337                          
 clock uncertainty                                       0.150       7.487                          

 Hold time                                              -0.211       7.276                          

 Data required time                                                  7.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.276                          
 Data arrival time                                                  -9.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.684
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.214 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.214         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.214         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       6.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.684         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.065       8.749                          
 clock uncertainty                                      -0.150       8.599                          

 Setup time                                             -0.120       8.479                          

 Data required time                                                  8.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.479                          
 Data arrival time                                                  -7.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.684
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.214 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.214         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.214         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       6.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.684         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.065       8.749                          
 clock uncertainty                                      -0.150       8.599                          

 Setup time                                             -0.120       8.479                          

 Data required time                                                  8.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.479                          
 Data arrival time                                                  -7.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.684
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.214 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.214         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.214         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       6.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.684         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.065       8.749                          
 clock uncertainty                                      -0.150       8.599                          

 Setup time                                             -0.120       8.479                          

 Data required time                                                  8.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.479                          
 Data arrival time                                                  -7.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.773
  Launch Clock Delay      :  5.673
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.673         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.049 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.049         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.049         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.773         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.065       5.708                          
 clock uncertainty                                       0.000       5.708                          

 Hold time                                              -0.074       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.773
  Launch Clock Delay      :  5.673
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.673         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.049 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.049         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.049         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.773         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.065       5.708                          
 clock uncertainty                                       0.000       5.708                          

 Hold time                                              -0.074       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.773
  Launch Clock Delay      :  5.673
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.673         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.049 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.049         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.049         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.773         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.065       5.708                          
 clock uncertainty                                       0.000       5.708                          

 Hold time                                              -0.074       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.620
  Launch Clock Delay      :  8.188
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.837       8.188         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_100/Q0                    tco                   0.261       8.449 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.630       9.079         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.079         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.293%), Route: 0.630ns(70.707%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       8.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.864      10.484                          
 clock uncertainty                                      -0.150      10.334                          

 Setup time                                             -0.564       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.699  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.620
  Launch Clock Delay      :  8.183
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.183         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q0                     tco                   0.261       8.444 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.459       8.903         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(36.250%), Route: 0.459ns(63.750%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       8.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.864      10.484                          
 clock uncertainty                                      -0.150      10.334                          

 Setup time                                             -0.568       9.766                          

 Data required time                                                  9.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.766                          
 Data arrival time                                                  -8.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.620
  Launch Clock Delay      :  8.173
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822       8.173         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.261       8.434 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.264       8.698         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_88/Y1                     td                    0.209       8.907 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.576       9.483         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.483         Logic Levels: 1  
                                                                                   Logic: 0.470ns(35.878%), Route: 0.840ns(64.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       8.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.946 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.360         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.620         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.620 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.620         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.864      10.484                          
 clock uncertainty                                      -0.150      10.334                          

 Setup time                                              0.031      10.365                          

 Data required time                                                 10.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.365                          
 Data arrival time                                                  -9.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.685
  Launch Clock Delay      :  6.875
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.875         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.223       7.098 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.308       7.406         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.406         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.996%), Route: 0.308ns(58.004%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.864       5.821                          
 clock uncertainty                                       0.150       5.971                          

 Hold time                                               0.674       6.645                          

 Data required time                                                  6.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.645                          
 Data arrival time                                                  -7.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.685
  Launch Clock Delay      :  6.885
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.885         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q3                     tco                   0.223       7.108 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.327       7.435         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.435         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.545%), Route: 0.327ns(59.455%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.864       5.821                          
 clock uncertainty                                       0.150       5.971                          

 Hold time                                               0.651       6.622                          

 Data required time                                                  6.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.622                          
 Data arrival time                                                  -7.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.685
  Launch Clock Delay      :  6.885
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.885         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q/CLK

 CLMA_26_92/Q1                     tco                   0.223       7.108 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.465       7.573         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.573         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.413%), Route: 0.465ns(67.587%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.892 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.379         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.685         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.685 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.685         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.864       5.821                          
 clock uncertainty                                       0.150       5.971                          

 Hold time                                               0.683       6.654                          

 Data required time                                                  6.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.654                          
 Data arrival time                                                  -7.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  6.469
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_130_133/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.261       6.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       1.099       7.829         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [5]
 CLMA_130_153/Y2                   td                    0.284       8.113 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.426       8.539         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
 CLMA_130_149/Y0                   td                    0.164       8.703 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/gateop/Z
                                   net (fanout=1)        0.422       9.125         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
 CLMA_130_144/Y1                   td                    0.169       9.294 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/gateop_perm/Z
                                   net (fanout=46)       1.126      10.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
 CLMS_126_97/Y1                    td                    0.377      10.797 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=4)        0.590      11.387         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_88/Y2                    td                    0.389      11.776 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.262      12.038         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26128
 CLMA_130_88/Y0                    td                    0.282      12.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.722      13.042         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26135
 CLMS_126_77/Y2                    td                    0.389      13.431 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.427      13.858         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMS_126_81/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L1

 Data arrival time                                                  13.858         Logic Levels: 7  
                                                                                   Logic: 2.315ns(31.330%), Route: 5.074ns(68.670%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528    1005.463         rx_clki_clkbufg  
 CLMS_126_81/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.148                          
 clock uncertainty                                      -0.050    1006.098                          

 Setup time                                             -0.239    1005.859                          

 Data required time                                               1005.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.859                          
 Data arrival time                                                 -13.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  6.469
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_130_133/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.261       6.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       1.099       7.829         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [5]
 CLMA_130_153/Y2                   td                    0.284       8.113 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.426       8.539         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
 CLMA_130_149/Y0                   td                    0.164       8.703 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/gateop/Z
                                   net (fanout=1)        0.422       9.125         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
 CLMA_130_144/Y1                   td                    0.169       9.294 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/gateop_perm/Z
                                   net (fanout=46)       1.766      11.060         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
 CLMA_126_68/Y0                    td                    0.214      11.274 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_16/gateop_perm/Z
                                   net (fanout=1)        0.728      12.002         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [0]
                                                         0.334      12.336 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000      12.336         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_126_76/COUT                  td                    0.097      12.433 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.433         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      12.493 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      12.493         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_80/Y3                    td                    0.340      12.833 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.602      13.435         _N30             
 CLMS_126_81/D4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.435         Logic Levels: 6  
                                                                                   Logic: 1.923ns(27.606%), Route: 5.043ns(72.394%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528    1005.463         rx_clki_clkbufg  
 CLMS_126_81/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.148                          
 clock uncertainty                                      -0.050    1006.098                          

 Setup time                                             -0.132    1005.966                          

 Data required time                                               1005.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.966                          
 Data arrival time                                                 -13.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.443
  Launch Clock Delay      :  6.427
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 CLMS_134_201/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/CLK

 CLMS_134_201/Q3                   tco                   0.261       6.688 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[4]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       1.570       8.258         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [4]
 CLMS_126_249/Y0                   td                    0.164       8.422 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N218_8/gateop_perm/Z
                                   net (fanout=2)        0.429       8.851         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N27093
 CLMA_126_256/Y3                   td                    0.169       9.020 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.587       9.607         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_130_269/Y0                   td                    0.164       9.771 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.577      10.348         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N17268
 CLMA_130_273/Y0                   td                    0.282      10.630 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.264      10.894         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N17267
 CLMA_130_273/Y2                   td                    0.284      11.178 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        1.476      12.654         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMS_126_181/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.654         Logic Levels: 5  
                                                                                   Logic: 1.324ns(21.262%), Route: 4.903ns(78.738%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.508    1005.443         rx_clki_clkbufg  
 CLMS_126_181/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.911    1006.354                          
 clock uncertainty                                      -0.050    1006.304                          

 Setup time                                             -0.130    1006.174                          

 Data required time                                               1006.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.174                          
 Data arrival time                                                 -12.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.473
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538       5.473         rx_clki_clkbufg  
 CLMA_118_289/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK

 CLMA_118_289/Q0                   tco                   0.223       5.696 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/Q
                                   net (fanout=1)        0.188       5.884         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [0]
 DRM_122_288/DA0[0]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   5.884         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.137       5.650                          

 Data required time                                                  5.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.650                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.458
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523       5.458         rx_clki_clkbufg  
 CLMA_118_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/CLK

 CLMA_118_301/Q1                   tco                   0.223       5.681 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.174       5.855         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [10]
 DRM_122_288/ADA_CAS                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS

 Data arrival time                                                   5.855         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.071       5.584                          

 Data required time                                                  5.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.584                          
 Data arrival time                                                  -5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.427
  Launch Clock Delay      :  5.463
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.528       5.463         rx_clki_clkbufg  
 CLMA_118_297/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/CLK

 CLMA_118_297/Q0                   tco                   0.223       5.686 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.245       5.931         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [6]
 DRM_122_288/ADA0[9]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.931         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.807       6.427         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.513                          
 clock uncertainty                                       0.000       5.513                          

 Hold time                                               0.142       5.655                          

 Data required time                                                  5.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.655                          
 Data arrival time                                                  -5.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.860
  Launch Clock Delay      :  8.194
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.843       8.194         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.261       8.455 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       3.465      11.920         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS

 Data arrival time                                                  11.920         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.005%), Route: 3.465ns(92.995%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524      26.860         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                         1.015      27.875                          
 clock uncertainty                                      -0.150      27.725                          

 Recovery time                                          -0.277      27.448                          

 Data required time                                                 27.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.448                          
 Data arrival time                                                 -11.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.860
  Launch Clock Delay      :  8.194
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.843       8.194         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.261       8.455 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       3.465      11.920         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS

 Data arrival time                                                  11.920         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.005%), Route: 3.465ns(92.995%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524      26.860         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/CLK
 clock pessimism                                         1.015      27.875                          
 clock uncertainty                                      -0.150      27.725                          

 Recovery time                                          -0.277      27.448                          

 Data required time                                                 27.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.448                          
 Data arrival time                                                 -11.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.860
  Launch Clock Delay      :  8.194
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.843       8.194         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.261       8.455 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       3.465      11.920         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RS

 Data arrival time                                                  11.920         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.005%), Route: 3.465ns(92.995%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      24.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524      26.860         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                         1.015      27.875                          
 clock uncertainty                                      -0.150      27.725                          

 Recovery time                                          -0.277      27.448                          

 Data required time                                                 27.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.448                          
 Data arrival time                                                 -11.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.189
  Launch Clock Delay      :  6.901
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.565       6.901         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.223       7.124 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.257       7.381         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       8.189         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.260       6.929                          
 clock uncertainty                                       0.000       6.929                          

 Removal time                                           -0.211       6.718                          

 Data required time                                                  6.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.718                          
 Data arrival time                                                  -7.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.189
  Launch Clock Delay      :  6.901
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.565       6.901         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.223       7.124 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.257       7.381         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       8.189         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.260       6.929                          
 clock uncertainty                                       0.000       6.929                          

 Removal time                                           -0.211       6.718                          

 Data required time                                                  6.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.718                          
 Data arrival time                                                  -7.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.189
  Launch Clock Delay      :  6.901
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.565       6.901         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.223       7.124 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.257       7.381         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.838       8.189         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.260       6.929                          
 clock uncertainty                                       0.000       6.929                          

 Removal time                                           -0.211       6.718                          

 Data required time                                                  6.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.718                          
 Data arrival time                                                  -7.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     4.060      12.513         SYSRESETn        
 CLMA_30_305/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.513         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.040%), Route: 4.060ns(93.960%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.527      16.866         ntclkbufg_3      
 CLMA_30_305/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.015      17.881                          
 clock uncertainty                                      -0.150      17.731                          

 Recovery time                                          -0.277      17.454                          

 Data required time                                                 17.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.454                          
 Data arrival time                                                 -12.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.934      12.387         SYSRESETn        
 CLMA_30_304/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.387         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.222%), Route: 3.934ns(93.778%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.527      16.866         ntclkbufg_3      
 CLMA_30_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.015      17.881                          
 clock uncertainty                                      -0.150      17.731                          

 Recovery time                                          -0.277      17.454                          

 Data required time                                                 17.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.454                          
 Data arrival time                                                 -12.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.934      12.387         SYSRESETn        
 CLMA_30_304/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.387         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.222%), Route: 3.934ns(93.778%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.527      16.866         ntclkbufg_3      
 CLMA_30_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.015      17.881                          
 clock uncertainty                                      -0.150      17.731                          

 Recovery time                                          -0.277      17.454                          

 Data required time                                                 17.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.454                          
 Data arrival time                                                 -12.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.197
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.427       7.549         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.104       7.653 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.653         _N910            
 CLMA_114_112/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.653         Logic Levels: 1  
                                                                                   Logic: 0.327ns(43.369%), Route: 0.427ns(56.631%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.843       8.197         ntclkbufg_3      
 CLMA_114_112/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.015       7.182                          
 clock uncertainty                                       0.000       7.182                          

 Removal time                                            0.000       7.182                          

 Data required time                                                  7.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.182                          
 Data arrival time                                                  -7.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.202
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.427       7.549         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.104       7.653 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.653         _N910            
 CLMA_114_112/RSCO                 td                    0.080       7.733 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.733         _N909            
 CLMA_114_116/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.733         Logic Levels: 2  
                                                                                   Logic: 0.407ns(48.801%), Route: 0.427ns(51.199%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.848       8.202         ntclkbufg_3      
 CLMA_114_116/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.015       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.202
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.427       7.549         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.104       7.653 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.653         _N910            
 CLMA_114_112/RSCO                 td                    0.080       7.733 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.733         _N909            
 CLMA_114_116/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.733         Logic Levels: 2  
                                                                                   Logic: 0.407ns(48.801%), Route: 0.427ns(51.199%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.848       8.202         ntclkbufg_3      
 CLMA_114_116/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.015       7.187                          
 clock uncertainty                                       0.000       7.187                          

 Removal time                                            0.000       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                  -7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.856
  Launch Clock Delay      :  8.145
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       8.145         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.261       8.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.698      11.104         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.282      11.386 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.837      12.223         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.223         Logic Levels: 1  
                                                                                   Logic: 0.543ns(13.315%), Route: 3.535ns(86.685%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.517      16.856         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.864      17.720                          
 clock uncertainty                                      -0.150      17.570                          

 Recovery time                                          -0.277      17.293                          

 Data required time                                                 17.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.293                          
 Data arrival time                                                 -12.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.856
  Launch Clock Delay      :  8.145
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       8.145         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.261       8.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.698      11.104         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.282      11.386 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.837      12.223         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.223         Logic Levels: 1  
                                                                                   Logic: 0.543ns(13.315%), Route: 3.535ns(86.685%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.517      16.856         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.864      17.720                          
 clock uncertainty                                      -0.150      17.570                          

 Recovery time                                          -0.277      17.293                          

 Data required time                                                 17.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.293                          
 Data arrival time                                                 -12.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.851
  Launch Clock Delay      :  8.145
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.874 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.351 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.794       8.145         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.261       8.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.698      11.104         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.282      11.386 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.837      12.223         u_rst_gen/N3     
 CLMA_118_168/RSCO                 td                    0.118      12.341 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.341         _N506            
 CLMA_118_172/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.341         Logic Levels: 2  
                                                                                   Logic: 0.661ns(15.753%), Route: 3.535ns(84.247%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.512      16.851         ntclkbufg_3      
 CLMA_118_172/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.864      17.715                          
 clock uncertainty                                      -0.150      17.565                          

 Recovery time                                           0.000      17.565                          

 Data required time                                                 17.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.565                          
 Data arrival time                                                 -12.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.144
  Launch Clock Delay      :  6.852
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.852         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.223       7.075 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.154       9.229         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.234       9.463 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.572      10.035         u_rst_gen/N3     
 CLMA_118_168/RSCO                 td                    0.113      10.148 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.148         _N506            
 CLMA_118_172/RSCI                                                         f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.148         Logic Levels: 2  
                                                                                   Logic: 0.570ns(17.294%), Route: 2.726ns(82.706%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.790       8.144         ntclkbufg_3      
 CLMA_118_172/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.864       7.280                          
 clock uncertainty                                       0.150       7.430                          

 Removal time                                            0.000       7.430                          

 Data required time                                                  7.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.430                          
 Data arrival time                                                 -10.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.149
  Launch Clock Delay      :  6.852
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.852         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.223       7.075 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.154       9.229         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.234       9.463 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.572      10.035         u_rst_gen/N3     
 CLMA_118_168/RS                                                           f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.035         Logic Levels: 1  
                                                                                   Logic: 0.457ns(14.358%), Route: 2.726ns(85.642%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.795       8.149         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.864       7.285                          
 clock uncertainty                                       0.150       7.435                          

 Removal time                                           -0.211       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                 -10.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.149
  Launch Clock Delay      :  6.852
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.931 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.336         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.336 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       6.852         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.223       7.075 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.154       9.229         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.234       9.463 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.572      10.035         u_rst_gen/N3     
 CLMA_118_168/RS                                                           f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.035         Logic Levels: 1  
                                                                                   Logic: 0.457ns(14.358%), Route: 2.726ns(85.642%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.795       8.149         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.864       7.285                          
 clock uncertainty                                       0.150       7.435                          

 Removal time                                           -0.211       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                 -10.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.811                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.542
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818 1110118.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261 1110118.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.237 1110119.670         frame_read_write_m0/read_fifo_aclr
 CLMS_78_9/RSCO                    td                    0.118 1110119.788 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000 1110119.788         _N1083           
 CLMS_78_13/RSCO                   td                    0.089 1110119.877 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000 1110119.877         _N1082           
 CLMS_78_17/RSCO                   td                    0.089 1110119.966 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000 1110119.966         _N1081           
 CLMS_78_21/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                             1110119.966         Logic Levels: 3  
                                                                                   Logic: 0.557ns(31.048%), Route: 1.237ns(68.952%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577 1110114.543         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.182 1110114.725                          
 clock uncertainty                                      -0.150 1110114.575                          

 Recovery time                                           0.000 1110114.575                          

 Data required time                                            1110114.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.575                          
 Data arrival time                                            -1110119.966                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.391                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.542
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818 1110118.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261 1110118.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.237 1110119.670         frame_read_write_m0/read_fifo_aclr
 CLMS_78_9/RSCO                    td                    0.118 1110119.788 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000 1110119.788         _N1083           
 CLMS_78_13/RSCO                   td                    0.089 1110119.877 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000 1110119.877         _N1082           
 CLMS_78_17/RSCO                   td                    0.089 1110119.966 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000 1110119.966         _N1081           
 CLMS_78_21/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS

 Data arrival time                                             1110119.966         Logic Levels: 3  
                                                                                   Logic: 0.557ns(31.048%), Route: 1.237ns(68.952%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.577 1110114.543         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.182 1110114.725                          
 clock uncertainty                                      -0.150 1110114.575                          

 Recovery time                                           0.000 1110114.575                          

 Data required time                                            1110114.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.575                          
 Data arrival time                                            -1110119.966                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.391                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.544
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477 1110116.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818 1110118.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261 1110118.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.208 1110119.641         frame_read_write_m0/read_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.118 1110119.759 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000 1110119.759         _N1086           
 CLMA_82_13/RSCO                   td                    0.089 1110119.848 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000 1110119.848         _N1085           
 CLMA_82_17/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                             1110119.848         Logic Levels: 2  
                                                                                   Logic: 0.468ns(27.924%), Route: 1.208ns(72.076%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.579 1110114.545         ntclkbufg_0      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.182 1110114.727                          
 clock uncertainty                                      -0.150 1110114.577                          

 Recovery time                                           0.000 1110114.577                          

 Data required time                                            1110114.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.577                          
 Data arrival time                                            -1110119.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.271                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.390
  Launch Clock Delay      :  6.879
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540 1111116.879         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.223 1111117.102 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.525 1111117.627         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111117.627         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.813%), Route: 0.525ns(70.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.852 1111115.390         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.182 1111115.208                          
 clock uncertainty                                       0.150 1111115.358                          

 Removal time                                           -0.211 1111115.147                          

 Data required time                                            1111115.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.147                          
 Data arrival time                                            -1111117.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.390
  Launch Clock Delay      :  6.879
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540 1111116.879         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.223 1111117.102 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.525 1111117.627         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111117.627         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.813%), Route: 0.525ns(70.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.852 1111115.390         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.182 1111115.208                          
 clock uncertainty                                       0.150 1111115.358                          

 Removal time                                           -0.211 1111115.147                          

 Data required time                                            1111115.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.147                          
 Data arrival time                                            -1111117.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.390
  Launch Clock Delay      :  6.879
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405 1111115.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540 1111116.879         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.223 1111117.102 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.525 1111117.627         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111117.627         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.813%), Route: 0.525ns(70.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.852 1111115.390         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.182 1111115.208                          
 clock uncertainty                                       0.150 1111115.358                          

 Removal time                                           -0.211 1111115.147                          

 Data required time                                            1111115.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.147                          
 Data arrival time                                            -1111117.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.522
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.422 1110120.875         SYSRESETn        
 CLMA_118_13/RS                                                            r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110120.875         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.728%), Route: 2.422ns(90.272%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.557 1110114.523         ntclkbufg_0      
 CLMA_118_13/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.182 1110114.705                          
 clock uncertainty                                      -0.150 1110114.555                          

 Recovery time                                          -0.277 1110114.278                          

 Data required time                                            1110114.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.278                          
 Data arrival time                                            -1110120.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.522
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.422 1110120.875         SYSRESETn        
 CLMA_118_13/RS                                                            r       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110120.875         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.728%), Route: 2.422ns(90.272%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.557 1110114.523         ntclkbufg_0      
 CLMA_118_13/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.182 1110114.705                          
 clock uncertainty                                      -0.150 1110114.555                          

 Recovery time                                          -0.277 1110114.278                          

 Data required time                                            1110114.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.278                          
 Data arrival time                                            -1110120.875                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.512
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1110111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1110111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047 1110115.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526 1110115.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477 1110116.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110116.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838 1110118.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261 1110118.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.422 1110120.875         SYSRESETn        
 CLMA_118_13/RSCO                  td                    0.128 1110121.003 f       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000 1110121.003         _N1069           
 CLMA_118_17/RSCO                  td                    0.085 1110121.088 f       video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000 1110121.088         _N1068           
 CLMA_118_21/RSCI                                                          f       video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110121.088         Logic Levels: 2  
                                                                                   Logic: 0.474ns(16.367%), Route: 2.422ns(83.633%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1110111.029 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110111.029         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1110111.123 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.656 1110111.779         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.444 1110112.223 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.743 1110112.966         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.966 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.547 1110114.513         ntclkbufg_0      
 CLMA_118_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.182 1110114.695                          
 clock uncertainty                                      -0.150 1110114.545                          

 Recovery time                                           0.000 1110114.545                          

 Data required time                                            1110114.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110114.545                          
 Data arrival time                                            -1110121.088                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.338
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.065 1111118.187         SYSRESETn        
 CLMA_118_40/RS                                                            f       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1111118.187         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.314%), Route: 1.065ns(82.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.800 1111115.338         ntclkbufg_0      
 CLMA_118_40/CLK                                                           r       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.182 1111115.156                          
 clock uncertainty                                       0.150 1111115.306                          

 Removal time                                           -0.211 1111115.095                          

 Data required time                                            1111115.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.095                          
 Data arrival time                                            -1111118.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.725  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.356
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.155 1111118.277         SYSRESETn        
 CLMA_114_28/RS                                                            f       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1111118.277         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.183%), Route: 1.155ns(83.817%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.818 1111115.356         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.182 1111115.174                          
 clock uncertainty                                       0.150 1111115.324                          

 Removal time                                           -0.211 1111115.113                          

 Data required time                                            1111115.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.113                          
 Data arrival time                                            -1111118.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d0/opit_0_inv/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.725  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.356
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935 1111111.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094 1111111.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365 1111114.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447 1111114.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405 1111115.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111115.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560 1111116.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223 1111117.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.155 1111118.277         SYSRESETn        
 CLMA_114_28/RS                                                            f       video_timing_data_m0/video_hs_d0/opit_0_inv/RS

 Data arrival time                                             1111118.277         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.183%), Route: 1.155ns(83.817%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100 1111111.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111111.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111 1111111.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.836 1111112.140         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.523 1111112.663 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875 1111113.538         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111113.538 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.818 1111115.356         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       video_timing_data_m0/video_hs_d0/opit_0_inv/CLK
 clock pessimism                                        -0.182 1111115.174                          
 clock uncertainty                                       0.150 1111115.324                          

 Removal time                                           -0.211 1111115.113                          

 Data required time                                            1111115.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111115.113                          
 Data arrival time                                            -1111118.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.164                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.922
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818       8.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261       8.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.336       9.769         frame_read_write_m0/read_fifo_aclr
 CLMA_90_8/RS                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.769         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.343%), Route: 1.336ns(83.657%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.583      16.922         ntclkbufg_2      
 CLMA_90_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.015      17.937                          
 clock uncertainty                                      -0.150      17.787                          

 Recovery time                                          -0.277      17.510                          

 Data required time                                                 17.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.510                          
 Data arrival time                                                  -9.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.741                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.920
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818       8.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261       8.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.256       9.689         frame_read_write_m0/read_fifo_aclr
 CLMA_86_12/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS

 Data arrival time                                                   9.689         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.205%), Route: 1.256ns(82.795%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.581      16.920         ntclkbufg_2      
 CLMA_86_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                         1.015      17.935                          
 clock uncertainty                                      -0.150      17.785                          

 Recovery time                                          -0.277      17.508                          

 Data required time                                                 17.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.508                          
 Data arrival time                                                  -9.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.819                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.920
  Launch Clock Delay      :  8.172
  Clock Pessimism Removal :  1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818       8.172         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.261       8.433 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.256       9.689         frame_read_write_m0/read_fifo_aclr
 CLMA_86_12/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   9.689         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.205%), Route: 1.256ns(82.795%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.581      16.920         ntclkbufg_2      
 CLMA_86_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         1.015      17.935                          
 clock uncertainty                                      -0.150      17.785                          

 Recovery time                                          -0.277      17.508                          

 Data required time                                                 17.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.508                          
 Data arrival time                                                  -9.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.819                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.198
  Launch Clock Delay      :  6.891
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.552       6.891         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.223       7.114 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.540       7.654         frame_read_write_m0/write_fifo_aclr
 CLMA_86_20/RSCO                   td                    0.113       7.767 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       7.767         _N54             
 CLMA_86_24/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.767         Logic Levels: 1  
                                                                                   Logic: 0.336ns(38.356%), Route: 0.540ns(61.644%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       8.198         ntclkbufg_2      
 CLMA_86_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.015       7.183                          
 clock uncertainty                                       0.000       7.183                          

 Removal time                                            0.000       7.183                          

 Data required time                                                  7.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.183                          
 Data arrival time                                                  -7.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.203
  Launch Clock Delay      :  6.891
  Clock Pessimism Removal :  -1.015

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.552       6.891         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.223       7.114 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.540       7.654         frame_read_write_m0/write_fifo_aclr
 CLMA_86_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RS

 Data arrival time                                                   7.654         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.227%), Route: 0.540ns(70.773%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.849       8.203         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                        -1.015       7.188                          
 clock uncertainty                                       0.000       7.188                          

 Removal time                                           -0.211       6.977                          

 Data required time                                                  6.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.977                          
 Data arrival time                                                  -7.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.204
  Launch Clock Delay      :  6.891
  Clock Pessimism Removal :  -1.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.552       6.891         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.223       7.114 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.478       7.592         frame_read_write_m0/write_fifo_aclr
 CLMA_78_20/RSCO                   td                    0.113       7.705 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.705         _N1090           
 CLMA_78_24/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.705         Logic Levels: 1  
                                                                                   Logic: 0.336ns(41.278%), Route: 0.478ns(58.722%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.850       8.204         ntclkbufg_2      
 CLMA_78_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.260       6.944                          
 clock uncertainty                                       0.000       6.944                          

 Removal time                                            0.000       6.944                          

 Data required time                                                  6.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.944                          
 Data arrival time                                                  -7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.853
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.111      11.564         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.128      11.692 f       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.692         _N92             
 CLMS_26_33/RSCO                   td                    0.085      11.777 f       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.777         _N91             
 CLMS_26_37/RSCO                   td                    0.085      11.862 f       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.862         _N90             
 CLMS_26_41/RSCO                   td                    0.085      11.947 f       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.947         _N89             
 CLMS_26_45/RSCO                   td                    0.085      12.032 f       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.032         _N88             
 CLMS_26_49/RSCO                   td                    0.085      12.117 f       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.117         _N87             
 CLMS_26_53/RSCO                   td                    0.085      12.202 f       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.202         _N86             
 CLMS_26_57/RSCI                                                           f       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.202         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.419%), Route: 3.111ns(77.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514      16.853         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      17.717                          
 clock uncertainty                                      -0.150      17.567                          

 Recovery time                                           0.000      17.567                          

 Data required time                                                 17.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.567                          
 Data arrival time                                                 -12.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.853
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.111      11.564         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.128      11.692 f       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.692         _N92             
 CLMS_26_33/RSCO                   td                    0.085      11.777 f       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.777         _N91             
 CLMS_26_37/RSCO                   td                    0.085      11.862 f       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.862         _N90             
 CLMS_26_41/RSCO                   td                    0.085      11.947 f       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.947         _N89             
 CLMS_26_45/RSCO                   td                    0.085      12.032 f       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.032         _N88             
 CLMS_26_49/RSCO                   td                    0.085      12.117 f       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.117         _N87             
 CLMS_26_53/RSCO                   td                    0.085      12.202 f       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.202         _N86             
 CLMS_26_57/RSCI                                                           f       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.202         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.419%), Route: 3.111ns(77.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514      16.853         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      17.717                          
 clock uncertainty                                      -0.150      17.567                          

 Recovery time                                           0.000      17.567                          

 Data required time                                                 17.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.567                          
 Data arrival time                                                 -12.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.853
  Launch Clock Delay      :  8.192
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.838       8.192         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.261       8.453 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.111      11.564         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.128      11.692 f       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.692         _N92             
 CLMS_26_33/RSCO                   td                    0.085      11.777 f       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.777         _N91             
 CLMS_26_37/RSCO                   td                    0.085      11.862 f       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.862         _N90             
 CLMS_26_41/RSCO                   td                    0.085      11.947 f       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.947         _N89             
 CLMS_26_45/RSCO                   td                    0.085      12.032 f       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.032         _N88             
 CLMS_26_49/RSCO                   td                    0.085      12.117 f       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.117         _N87             
 CLMS_26_53/RSCO                   td                    0.085      12.202 f       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.202         _N86             
 CLMS_26_57/RSCI                                                           f       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.202         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.419%), Route: 3.111ns(77.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365      14.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.339         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.339 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514      16.853         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.864      17.717                          
 clock uncertainty                                      -0.150      17.567                          

 Recovery time                                           0.000      17.567                          

 Data required time                                                 17.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.567                          
 Data arrival time                                                 -12.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.137
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.556       8.678         SYSRESETn        
 CLMA_46_56/RSCO                   td                    0.104       8.782 r       u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.782         _N104            
 CLMA_46_64/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.782         Logic Levels: 1  
                                                                                   Logic: 0.327ns(17.366%), Route: 1.556ns(82.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.783       8.137         ntclkbufg_2      
 CLMA_46_64/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864       7.273                          
 clock uncertainty                                       0.150       7.423                          

 Removal time                                            0.000       7.423                          

 Data required time                                                  7.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.423                          
 Data arrival time                                                  -8.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.137
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.556       8.678         SYSRESETn        
 CLMA_46_56/RSCO                   td                    0.104       8.782 r       u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.782         _N104            
 CLMA_46_64/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.782         Logic Levels: 1  
                                                                                   Logic: 0.327ns(17.366%), Route: 1.556ns(82.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.783       8.137         ntclkbufg_2      
 CLMA_46_64/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864       7.273                          
 clock uncertainty                                       0.150       7.423                          

 Removal time                                            0.000       7.423                          

 Data required time                                                  7.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.423                          
 Data arrival time                                                  -8.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.198
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.365       4.487         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.934 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.339         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.339 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.560       6.899         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.223       7.122 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.617       8.739         SYSRESETn        
 CLMS_86_21/RSCO                   td                    0.104       8.843 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.843         _N81             
 CLMS_86_25/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.843         Logic Levels: 1  
                                                                                   Logic: 0.327ns(16.821%), Route: 1.617ns(83.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.354         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.354 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       8.198         ntclkbufg_2      
 CLMS_86_25/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.864       7.334                          
 clock uncertainty                                       0.150       7.484                          

 Removal time                                            0.000       7.484                          

 Data required time                                                  7.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.484                          
 Data arrival time                                                  -8.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[27]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  6.445
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.825       6.445         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.261       6.706 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.209       7.176 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.926      10.102         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_33/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[27]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.102         Logic Levels: 1  
                                                                                   Logic: 0.470ns(12.852%), Route: 3.187ns(87.148%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541    1005.476         rx_clki_clkbufg  
 CLMA_130_33/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.161                          
 clock uncertainty                                      -0.050    1006.111                          

 Recovery time                                          -0.277    1005.834                          

 Data required time                                               1005.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.834                          
 Data arrival time                                                 -10.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.481
  Launch Clock Delay      :  6.445
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.825       6.445         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.261       6.706 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.209       7.176 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.925      10.101         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_28/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.101         Logic Levels: 1  
                                                                                   Logic: 0.470ns(12.856%), Route: 3.186ns(87.144%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546    1005.481         rx_clki_clkbufg  
 CLMA_130_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.166                          
 clock uncertainty                                      -0.050    1006.116                          

 Recovery time                                          -0.277    1005.839                          

 Data required time                                               1005.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.839                          
 Data arrival time                                                 -10.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.481
  Launch Clock Delay      :  6.445
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.825       6.445         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.261       6.706 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.967         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.209       7.176 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.925      10.101         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_28/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.101         Logic Levels: 1  
                                                                                   Logic: 0.470ns(12.856%), Route: 3.186ns(87.144%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546    1005.481         rx_clki_clkbufg  
 CLMA_130_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.166                          
 clock uncertainty                                      -0.050    1006.116                          

 Recovery time                                          -0.277    1005.839                          

 Data required time                                               1005.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.839                          
 Data arrival time                                                 -10.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.451
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.547       5.482         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.223       5.705 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.144       5.849         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.191       6.040 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      0.304       6.344         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_224/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.344         Logic Levels: 1  
                                                                                   Logic: 0.414ns(48.028%), Route: 0.448ns(51.972%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.831       6.451         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.911       5.540                          
 clock uncertainty                                       0.000       5.540                          

 Removal time                                           -0.211       5.329                          

 Data required time                                                  5.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.329                          
 Data arrival time                                                  -6.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.451
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.547       5.482         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.223       5.705 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.144       5.849         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.191       6.040 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      0.304       6.344         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_224/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.344         Logic Levels: 1  
                                                                                   Logic: 0.414ns(48.028%), Route: 0.448ns(51.972%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.831       6.451         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.911       5.540                          
 clock uncertainty                                       0.000       5.540                          

 Removal time                                           -0.211       5.329                          

 Data required time                                                  5.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.329                          
 Data arrival time                                                  -6.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.460
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  -0.930

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.547       5.482         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_225/Q1                   tco                   0.223       5.705 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.441       6.146         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_233/Y2                   td                    0.140       6.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=65)       0.159       6.445         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_232/RSCO                 td                    0.104       6.549 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.549         _N493            
 CLMA_118_236/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/RS

 Data arrival time                                                   6.549         Logic Levels: 2  
                                                                                   Logic: 0.467ns(43.768%), Route: 0.600ns(56.232%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.840       6.460         rx_clki_clkbufg  
 CLMA_118_236/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/CLK
 clock pessimism                                        -0.930       5.530                          
 clock uncertainty                                       0.000       5.530                          

 Removal time                                            0.000       5.530                          

 Data required time                                                  5.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.530                          
 Data arrival time                                                  -6.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.814       8.168         ntclkbufg_3      
 CLMS_86_173/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/CLK

 CLMS_86_173/Q2                    tco                   0.261       8.429 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/Q
                                   net (fanout=1)        0.583       9.012         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [4]
 CLMA_90_168/Y3                    td                    0.276       9.288 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.262       9.550         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N27804
 CLMA_90_168/Y1                    td                    0.169       9.719 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.854      10.573         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_78_164/Y3                    td                    0.169      10.742 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.430      11.172         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_78_172/Y0                    td                    0.174      11.346 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        2.797      14.143         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      14.265 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.265         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      16.985 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      17.075         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  17.075         Logic Levels: 6  
                                                                                   Logic: 3.891ns(43.685%), Route: 5.016ns(56.315%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.816       8.170         ntclkbufg_3      
 CLMA_90_168/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_90_168/Q3                    tco                   0.261       8.431 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.758       9.189         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_86_148/Y0                    td                    0.164       9.353 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.616       9.969         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438      10.407 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.407         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_90_145/Y2                    td                    0.122      10.529 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop/Y
                                   net (fanout=11)       3.514      14.043         _N20             
 IOL_7_353/DO                      td                    0.122      14.165 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.165         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      16.885 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      16.983         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  16.983         Logic Levels: 4  
                                                                                   Logic: 3.827ns(43.424%), Route: 4.986ns(56.576%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.047       5.351         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.877 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.354         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.354 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.813       8.167         ntclkbufg_3      
 CLMA_18_200/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_18_200/Q2                    tco                   0.261       8.428 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.430       8.858         p0_out[1]        
 CLMA_22_201/Y0                    td                    0.214       9.072 r       N14_1/gateop_perm/Z
                                   net (fanout=1)        3.073      12.145         nt_LED[1]        
 IOL_151_113/DO                    td                    0.128      12.273 r       LED_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      12.273         LED_obuf[1]/ntO  
 IOBS_152_113/PAD                  td                    2.083      14.356 r       LED_obuf[1]/opit_0/O
                                   net (fanout=1)        0.168      14.524         LED[1]           
 V10                                                                       r       LED[1] (port)    

 Data arrival time                                                  14.524         Logic Levels: 3  
                                                                                   Logic: 2.686ns(42.253%), Route: 3.671ns(57.747%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_26_189/CLK         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.075       4.975           1.900           High Pulse Width  CLMS_66_285/CLK         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_7/gateop/WCLK
====================================================================================================

{cmos_pclk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.011     499.909         0.898           Low Pulse Width   DRM_62_20/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.011     499.909         0.898           Low Pulse Width   DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.186     500.084         0.898           High Pulse Width  DRM_62_20/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 54.638      55.536          0.898           High Pulse Width  DRM_34_40/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.638      55.536          0.898           High Pulse Width  DRM_62_0/CLKB[0]        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.654      55.552          0.898           Low Pulse Width   DRM_34_40/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.734       4.984           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.744       4.994           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.086       4.984           0.898           High Pulse Width  DRM_62_20/CLKB[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.376     499.893         1.517           Low Pulse Width   IOL_151_158/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_170/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.886
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  0.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.613         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.209       6.822 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.683       7.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.302       7.807 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.505       8.312         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.221       8.533 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.476       9.009         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.226       9.235 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.017      10.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_66_64/Y0                     td                    0.192      10.444 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.278      11.722         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.722         Logic Levels: 4  
                                                                                   Logic: 1.150ns(22.509%), Route: 3.959ns(77.491%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.886         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.715      26.601                          
 clock uncertainty                                      -0.150      26.451                          

 Setup time                                             -1.394      25.057                          

 Data required time                                                 25.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.057                          
 Data arrival time                                                 -11.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.886
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  0.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.613         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.209       6.822 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.683       7.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.302       7.807 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.505       8.312         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.221       8.533 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.476       9.009         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.225       9.234 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.134      10.368         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_78_76/Y0                     td                    0.139      10.507 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[6]/gateop_perm/Z
                                   net (fanout=1)        1.621      12.128         u_DDR3/ddrc_pwdata [6]
 HMEMC_16_1/SRB_IOL3_TX_DATA[7]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[6]

 Data arrival time                                                  12.128         Logic Levels: 4  
                                                                                   Logic: 1.096ns(19.873%), Route: 4.419ns(80.127%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.886         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.715      26.601                          
 clock uncertainty                                      -0.150      26.451                          

 Setup time                                             -0.895      25.556                          

 Data required time                                                 25.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.556                          
 Data arrival time                                                 -12.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.886
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  0.715

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.613         ntclkbufg_1      
 CLMA_42_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_21/Q0                     tco                   0.209       6.822 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.683       7.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_38_40/Y1                     td                    0.302       7.807 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.505       8.312         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N27201
 CLMA_30_48/Y1                     td                    0.221       8.533 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.476       9.009         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_48/Y0                     td                    0.226       9.235 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.017      10.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N21482
 CLMA_66_64/Y1                     td                    0.217      10.469 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.274      11.743         u_DDR3/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  11.743         Logic Levels: 4  
                                                                                   Logic: 1.175ns(22.904%), Route: 3.955ns(77.096%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.886         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.715      26.601                          
 clock uncertainty                                      -0.150      26.451                          

 Setup time                                             -1.248      25.203                          

 Data required time                                                 25.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.203                          
 Data arrival time                                                 -11.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.613
  Launch Clock Delay      :  5.860
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       5.860         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.198       6.058 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.143       6.201         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_88/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/D

 Data arrival time                                                   6.201         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.613         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
 clock pessimism                                        -0.727       5.886                          
 clock uncertainty                                       0.000       5.886                          

 Hold time                                              -0.003       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -6.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  5.872
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.294       5.872         ntclkbufg_1      
 CLMA_38_12/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMA_38_12/Q2                     tco                   0.198       6.070 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.146       6.216         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMS_38_13/M3                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

 Data arrival time                                                   6.216         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       6.626         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.727       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Hold time                                              -0.003       5.896                          

 Data required time                                                  5.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.896                          
 Data arrival time                                                  -6.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.617
  Launch Clock Delay      :  5.863
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285       5.863         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK

 CLMS_38_21/Q2                     tco                   0.198       6.061 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
 CLMS_38_21/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D

 Data arrival time                                                   6.200         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.482       6.617         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.864                          
 clock uncertainty                                       0.000       5.864                          

 Hold time                                              -0.003       5.861                          

 Data required time                                                  5.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.861                          
 Data arrival time                                                  -6.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.846
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      20.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.734 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.171      23.905         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_77/B4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.905         Logic Levels: 0  
                                                                                   Logic: 1.291ns(52.437%), Route: 1.171ns(47.563%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      25.846         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      26.304                          
 clock uncertainty                                      -0.150      26.154                          

 Setup time                                             -0.073      26.081                          

 Data required time                                                 26.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.081                          
 Data arrival time                                                 -23.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.846
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      20.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.734 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.171      23.905         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/B4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.905         Logic Levels: 0  
                                                                                   Logic: 1.291ns(52.437%), Route: 1.171ns(47.563%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      25.846         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      26.304                          
 clock uncertainty                                      -0.150      26.154                          

 Setup time                                             -0.073      26.081                          

 Data required time                                                 26.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.081                          
 Data arrival time                                                 -23.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.846
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      20.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.734 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.117      23.851         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_32/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.851         Logic Levels: 0  
                                                                                   Logic: 1.291ns(53.613%), Route: 1.117ns(46.387%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268      25.846         ntclkbufg_1      
 CLMA_42_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      26.304                          
 clock uncertainty                                      -0.150      26.154                          

 Setup time                                             -0.081      26.073                          

 Data required time                                                 26.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.073                          
 Data arrival time                                                 -23.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.876 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.330      26.206         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.124      26.330 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.147      26.477         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_76/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.477         Logic Levels: 1  
                                                                                   Logic: 1.154ns(70.754%), Route: 0.477ns(29.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      24.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      26.600         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458      26.142                          
 clock uncertainty                                       0.150      26.292                          

 Hold time                                              -0.195      26.097                          

 Data required time                                                 26.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.097                          
 Data arrival time                                                 -26.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.876 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.330      26.206         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.124      26.330 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.147      26.477         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_77/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.477         Logic Levels: 1  
                                                                                   Logic: 1.154ns(70.754%), Route: 0.477ns(29.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      24.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      26.600         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458      26.142                          
 clock uncertainty                                       0.150      26.292                          

 Hold time                                              -0.195      26.097                          

 Data required time                                                 26.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.097                          
 Data arrival time                                                 -26.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.600
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.876 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.330      26.206         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_76/Y2                     td                    0.124      26.330 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.147      26.477         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_76/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.477         Logic Levels: 1  
                                                                                   Logic: 1.154ns(70.754%), Route: 0.477ns(29.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305      24.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465      26.600         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458      26.142                          
 clock uncertainty                                       0.150      26.292                          

 Hold time                                              -0.195      26.097                          

 Data required time                                                 26.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.097                          
 Data arrival time                                                 -26.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.863
  Launch Clock Delay      :  6.588
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.450       6.588         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[9]                tco                   1.897       8.485 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        3.346      11.831         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [9]
                                                         0.225      12.056 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_8/gateop_A2/Cout
                                                         0.000      12.056         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [18]
 CLMS_10_197/COUT                  td                    0.083      12.139 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.139         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [22]
 CLMS_10_201/Y1                    td                    0.264      12.403 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_12/gateop_A2/Y1
                                   net (fanout=3)        1.240      13.643         _N9              
 CLMA_70_164/Y0                    td                    0.169      13.812 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847_2/gateop/F
                                   net (fanout=2)        0.692      14.504         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N20554
 CLMS_46_181/Y1                    td                    0.135      14.639 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847_1_3/gateop_perm/Z
                                   net (fanout=10)       0.764      15.403         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847
 CLMA_30_153/CE                                                            r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  15.403         Logic Levels: 4  
                                                                                   Logic: 2.773ns(31.458%), Route: 6.042ns(68.542%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.283      15.863         ntclkbufg_3      
 CLMA_30_153/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.558      16.421                          
 clock uncertainty                                      -0.150      16.271                          

 Setup time                                             -0.223      16.048                          

 Data required time                                                 16.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.048                          
 Data arrival time                                                 -15.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q/I3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.850
  Launch Clock Delay      :  6.588
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.450       6.588         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[9]                tco                   1.897       8.485 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        3.346      11.831         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [9]
                                                         0.225      12.056 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_8/gateop_A2/Cout
                                                         0.000      12.056         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [18]
 CLMS_10_197/COUT                  td                    0.083      12.139 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.139         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [22]
 CLMS_10_201/Y1                    td                    0.264      12.403 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_12/gateop_A2/Y1
                                   net (fanout=3)        1.591      13.994         _N9              
 CLMA_90_161/Y1                    td                    0.135      14.129 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N450_3/gateop_perm/Z
                                   net (fanout=1)        0.898      15.027         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N450
 CLMA_50_160/Y3                    td                    0.135      15.162 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N474/gateop_perm/Z
                                   net (fanout=1)        0.240      15.402         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N474
 CLMA_50_160/B0                                                            r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.402         Logic Levels: 4  
                                                                                   Logic: 2.739ns(31.076%), Route: 6.075ns(68.924%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.270      15.850         ntclkbufg_3      
 CLMA_50_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.558      16.408                          
 clock uncertainty                                      -0.150      16.258                          

 Setup time                                             -0.104      16.154                          

 Data required time                                                 16.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.154                          
 Data arrival time                                                 -15.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.848
  Launch Clock Delay      :  6.588
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.450       6.588         ntclkbufg_3      
 DRM_122_164/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_122_164/QA0[9]                tco                   1.897       8.485 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[9]
                                   net (fanout=9)        3.346      11.831         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/D_SRAM_t [9]
                                                         0.225      12.056 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_8/gateop_A2/Cout
                                                         0.000      12.056         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [18]
 CLMS_10_197/COUT                  td                    0.083      12.139 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.139         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.co [22]
 CLMS_10_201/Y1                    td                    0.264      12.403 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N440.lt_12/gateop_A2/Y1
                                   net (fanout=3)        1.240      13.643         _N9              
 CLMA_70_164/Y0                    td                    0.169      13.812 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847_2/gateop/F
                                   net (fanout=2)        0.692      14.504         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N20554
 CLMS_46_181/Y1                    td                    0.135      14.639 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847_1_3/gateop_perm/Z
                                   net (fanout=10)       0.638      15.277         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N847
 CLMS_26_169/CE                                                            r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  15.277         Logic Levels: 4  
                                                                                   Logic: 2.773ns(31.914%), Route: 5.916ns(68.086%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.268      15.848         ntclkbufg_3      
 CLMS_26_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.558      16.406                          
 clock uncertainty                                      -0.150      16.256                          

 Setup time                                             -0.223      16.033                          

 Data required time                                                 16.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.033                          
 Data arrival time                                                 -15.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.590
  Launch Clock Delay      :  5.831
  Clock Pessimism Removal :  -0.728

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.251       5.831         ntclkbufg_3      
 CLMS_54_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMS_54_181/Q1                    tco                   0.197       6.028 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.259       6.287         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_54_177/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M3

 Data arrival time                                                   6.287         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.202%), Route: 0.259ns(56.798%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.452       6.590         ntclkbufg_3      
 CLMS_54_177/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/WCLK
 clock pessimism                                        -0.728       5.862                          
 clock uncertainty                                       0.000       5.862                          

 Hold time                                               0.313       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -6.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.590
  Launch Clock Delay      :  5.831
  Clock Pessimism Removal :  -0.728

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.251       5.831         ntclkbufg_3      
 CLMS_54_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMS_54_181/Q1                    tco                   0.197       6.028 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.259       6.287         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_54_177/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3

 Data arrival time                                                   6.287         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.202%), Route: 0.259ns(56.798%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.452       6.590         ntclkbufg_3      
 CLMS_54_177/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -0.728       5.862                          
 clock uncertainty                                       0.000       5.862                          

 Hold time                                               0.313       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -6.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pre/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfr/opit_0_L5Q_perm/L0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.677
  Launch Clock Delay      :  5.902
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.322       5.902         ntclkbufg_3      
 CLMA_138_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pre/opit_0_L5Q_perm/CLK

 CLMA_138_245/Q3                   tco                   0.197       6.099 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pre/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.110       6.209         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/gcini
 CLMA_138_253/D0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfr/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.209         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.539       6.677         ntclkbufg_3      
 CLMA_138_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfr/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.558       6.119                          
 clock uncertainty                                       0.000       6.119                          

 Hold time                                              -0.081       6.038                          

 Data required time                                                  6.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.038                          
 Data arrival time                                                  -6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.797
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.469       3.198         cmos_pclk_g      
 CLMA_58_41/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_41/Q0                     tco                   0.209       3.407 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.750       4.157         write_en         
                                                         0.190       4.347 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.347         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1276
 CLMA_66_16/COUT                   td                    0.083       4.430 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.430         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1278
                                                         0.055       4.485 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.485         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1280
 CLMA_66_20/Y2                     td                    0.158       4.643 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.537       5.180         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6]
 CLMA_58_24/Y1                     td                    0.221       5.401 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[6]/gateop_perm/Z
                                   net (fanout=1)        0.612       6.013         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [6]
 CLMA_58_25/COUT                   td                    0.206       6.219 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.219         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_29/Y0                     td                    0.104       6.323 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.239       6.562         _N25             
 CLMA_58_29/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.562         Logic Levels: 5  
                                                                                   Logic: 1.226ns(36.445%), Route: 2.138ns(63.555%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.286    1002.797         cmos_pclk_g      
 CLMA_58_29/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.388    1003.185                          
 clock uncertainty                                      -0.050    1003.135                          

 Setup time                                             -0.073    1003.062                          

 Data required time                                               1003.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.062                          
 Data arrival time                                                  -6.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.500                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.465       3.194         cmos_pclk_g      
 CLMA_58_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_45/Q2                     tco                   0.209       3.403 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       3.761         cmos_write_req_gen_m0/vsync_cnt [2]
 CLMA_58_48/Y3                     td                    0.302       4.063 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.365       4.428         cmos_write_req_gen_m0/_N26322
 CLMA_58_53/Y0                     td                    0.131       4.559 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.356       4.915         cmos_write_req_gen_m0/_N22010
 CLMA_58_57/Y1                     td                    0.135       5.050 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.436       5.486         cmos_write_req_gen_m0/N65
 CLMA_58_45/CECO                   td                    0.094       5.580 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.580         _N1169           
 CLMA_58_49/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.580         Logic Levels: 4  
                                                                                   Logic: 0.871ns(36.505%), Route: 1.515ns(63.495%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.263    1002.774         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.162                          
 clock uncertainty                                      -0.050    1003.112                          

 Setup time                                             -0.233    1002.879                          

 Data required time                                               1002.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.879                          
 Data arrival time                                                  -5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.299                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.465       3.194         cmos_pclk_g      
 CLMA_58_45/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_45/Q2                     tco                   0.209       3.403 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       3.761         cmos_write_req_gen_m0/vsync_cnt [2]
 CLMA_58_48/Y3                     td                    0.302       4.063 r       cmos_write_req_gen_m0/N25_12/gateop_perm/Z
                                   net (fanout=4)        0.365       4.428         cmos_write_req_gen_m0/_N26322
 CLMA_58_53/Y0                     td                    0.131       4.559 r       cmos_write_req_gen_m0/N25_13/gateop_perm/Z
                                   net (fanout=1)        0.356       4.915         cmos_write_req_gen_m0/_N22010
 CLMA_58_57/Y1                     td                    0.135       5.050 r       cmos_write_req_gen_m0/N65/gateop_perm/Z
                                   net (fanout=2)        0.436       5.486         cmos_write_req_gen_m0/N65
 CLMA_58_45/CECO                   td                    0.094       5.580 r       cmos_write_req_gen_m0/vsync_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.580         _N1169           
 CLMA_58_49/CECI                                                           r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.580         Logic Levels: 4  
                                                                                   Logic: 0.871ns(36.505%), Route: 1.515ns(63.495%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.263    1002.774         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       cmos_write_req_gen_m0/vsync_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.162                          
 clock uncertainty                                      -0.050    1003.112                          

 Setup time                                             -0.233    1002.879                          

 Data required time                                               1002.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.879                          
 Data arrival time                                                  -5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.299                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.291       2.802         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK

 CLMA_58_25/Q1                     tco                   0.198       3.000 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.139       3.139         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_58_24/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.139         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.488       3.217         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.388       2.829                          
 clock uncertainty                                       0.000       2.829                          

 Hold time                                              -0.003       2.826                          

 Data required time                                                  2.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.826                          
 Data arrival time                                                  -3.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.291       2.802         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK

 CLMA_58_25/Q2                     tco                   0.198       3.000 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.141       3.141         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMA_58_24/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   3.141         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.488       3.217         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.388       2.829                          
 clock uncertainty                                       0.000       2.829                          

 Hold time                                              -0.003       2.826                          

 Data required time                                                  2.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.826                          
 Data arrival time                                                  -3.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[7]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.801
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.290       2.801         cmos_pclk_g      
 CLMA_82_40/CLK                                                            r       cmos_8_16bit_m0/pdata_i_d0[7]/opit_0/CLK

 CLMA_82_40/Q1                     tco                   0.197       2.998 f       cmos_8_16bit_m0/pdata_i_d0[7]/opit_0/Q
                                   net (fanout=1)        0.280       3.278         cmos_8_16bit_m0/pdata_i_d0 [7]
 CLMA_86_36/A4                                                             f       cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.278         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.300%), Route: 0.280ns(58.700%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N43             
 USCM_74_109/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.488       3.217         cmos_pclk_g      
 CLMA_86_36/CLK                                                            r       cmos_8_16bit_m0/pdata_o[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       2.999                          
 clock uncertainty                                       0.000       2.999                          

 Hold time                                              -0.055       2.944                          

 Data required time                                                  2.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.944                          
 Data arrival time                                                  -3.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.687
  Launch Clock Delay      :  4.267
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.453       4.267         ntclkbufg_0      
 DRM_34_40/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_40/QB0[4]                  tco                   1.861       6.128 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.805       7.933         read_data[4]     
 CLMA_118_40/A4                                                            f       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.933         Logic Levels: 0  
                                                                                   Logic: 1.861ns(50.764%), Route: 1.805ns(49.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.259     114.798         ntclkbufg_0      
 CLMA_118_40/CLK                                                           r       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.386     115.184                          
 clock uncertainty                                      -0.150     115.034                          

 Setup time                                             -0.081     114.953                          

 Data required time                                                114.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                114.953                          
 Data arrival time                                                  -7.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.020                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.699
  Launch Clock Delay      :  4.267
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.453       4.267         ntclkbufg_0      
 DRM_34_40/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_40/QB0[7]                  tco                   1.844       6.111 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        1.700       7.811         read_data[7]     
 CLMS_114_33/A4                                                            r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.811         Logic Levels: 0  
                                                                                   Logic: 1.844ns(52.032%), Route: 1.700ns(47.968%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.271     114.810         ntclkbufg_0      
 CLMS_114_33/CLK                                                           r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.386     115.196                          
 clock uncertainty                                      -0.150     115.046                          

 Setup time                                             -0.071     114.975                          

 Data required time                                                114.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                114.975                          
 Data arrival time                                                  -7.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.164                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.668
  Launch Clock Delay      :  4.267
  Clock Pessimism Removal :  0.386

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.453       4.267         ntclkbufg_0      
 DRM_34_40/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_40/QB0[0]                  tco                   1.861       6.128 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.564       7.692         read_data[0]     
 CLMA_118_56/C4                                                            f       video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.692         Logic Levels: 0  
                                                                                   Logic: 1.861ns(54.336%), Route: 1.564ns(45.664%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       111.111     111.111 r                        
 B5                                                      0.000     111.111 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093     111.204         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781     111.985 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     111.985         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071     112.056 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556     112.612         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340     112.952 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587     113.539         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000     113.539 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.240     114.779         ntclkbufg_0      
 CLMA_118_56/CLK                                                           r       video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.386     115.165                          
 clock uncertainty                                      -0.150     115.015                          

 Setup time                                             -0.081     114.934                          

 Data required time                                                114.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                114.934                          
 Data arrival time                                                  -7.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       107.242                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  3.758
  Clock Pessimism Removal :  -0.582

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.330       3.758         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK

 CLMA_78_8/Q0                      tco                   0.197       3.955 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/Q
                                   net (fanout=1)        0.138       4.093         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMA_78_8/CD                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/D

 Data arrival time                                                   4.093         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.527       4.341         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.582       3.759                          
 clock uncertainty                                       0.000       3.759                          

 Hold time                                               0.027       3.786                          

 Data required time                                                  3.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.786                          
 Data arrival time                                                  -4.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  3.753
  Clock Pessimism Removal :  -0.556

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.325       3.753         ntclkbufg_0      
 CLMS_78_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK

 CLMS_78_13/Q0                     tco                   0.197       3.950 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.181       4.131         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_78_8/AD                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   4.131         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.527       4.341         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.556       3.785                          
 clock uncertainty                                       0.000       3.785                          

 Hold time                                               0.028       3.813                          

 Data required time                                                  3.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.813                          
 Data arrival time                                                  -4.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.327
  Launch Clock Delay      :  3.744
  Clock Pessimism Removal :  -0.582

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.316       3.744         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK

 CLMS_78_21/Q1                     tco                   0.198       3.942 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.141       4.083         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMS_78_21/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   4.083         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390       2.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676       2.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.513       4.327         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.582       3.745                          
 clock uncertainty                                       0.000       3.745                          

 Hold time                                              -0.003       3.742                          

 Data required time                                                  3.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.742                          
 Data arrival time                                                  -4.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  6.652
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.652         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.323 1110117.975 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        2.697 1110120.672         rd_burst_data[45]
 DRM_62_0/DB0[5]                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                             1110120.672         Logic Levels: 0  
                                                                                   Logic: 1.323ns(32.910%), Route: 2.697ns(67.090%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.313 1110113.742         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.869                          
 clock uncertainty                                      -0.150 1110113.719                          

 Setup time                                             -0.054 1110113.665                          

 Data required time                                            1110113.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.665                          
 Data arrival time                                            -1110120.672                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[11]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  6.652
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.652         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[12]             tco                   1.306 1110117.958 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[58]
                                   net (fanout=1)        2.618 1110120.576         rd_burst_data[58]
 DRM_62_0/DB0[11]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[11]

 Data arrival time                                             1110120.576         Logic Levels: 0  
                                                                                   Logic: 1.306ns(33.282%), Route: 2.618ns(66.718%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.313 1110113.742         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.869                          
 clock uncertainty                                      -0.150 1110113.719                          

 Setup time                                             -0.054 1110113.665                          

 Data required time                                            1110113.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.665                          
 Data arrival time                                            -1110120.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[14]
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.784  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  6.652
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514 1110116.652         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[15]             tco                   1.315 1110117.967 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[61]
                                   net (fanout=1)        2.582 1110120.549         rd_burst_data[61]
 DRM_62_0/DB0[14]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[14]

 Data arrival time                                             1110120.549         Logic Levels: 0  
                                                                                   Logic: 1.315ns(33.744%), Route: 2.582ns(66.256%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.313 1110113.742         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.127 1110113.869                          
 clock uncertainty                                      -0.150 1110113.719                          

 Setup time                                             -0.054 1110113.665                          

 Data required time                                            1110113.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.665                          
 Data arrival time                                            -1110120.549                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.884                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  5.894
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314 1111115.894         ntclkbufg_2      
 CLMS_86_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_86_17/Q2                     tco                   0.198 1111116.092 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139 1111116.231         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_86_16/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                             1111116.231         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.511 1111114.325         ntclkbufg_0      
 CLMA_86_16/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.198                          
 clock uncertainty                                       0.150 1111114.348                          

 Hold time                                              -0.003 1111114.345                          

 Data required time                                            1111114.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.345                          
 Data arrival time                                            -1111116.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.886                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.336
  Launch Clock Delay      :  5.905
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.325 1111115.905         ntclkbufg_2      
 CLMA_78_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_78_12/Q0                     tco                   0.198 1111116.103 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140 1111116.243         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_78_13/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                             1111116.243         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.522 1111114.336         ntclkbufg_0      
 CLMS_78_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.209                          
 clock uncertainty                                       0.150 1111114.359                          

 Hold time                                              -0.003 1111114.356                          

 Data required time                                            1111114.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.356                          
 Data arrival time                                            -1111116.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.887                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  5.910
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.330 1111115.910         ntclkbufg_2      
 CLMS_78_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_9/Q0                      tco                   0.198 1111116.108 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140 1111116.248         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_8/M0                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                             1111116.248         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.527 1111114.341         ntclkbufg_0      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.127 1111114.214                          
 clock uncertainty                                       0.150 1111114.364                          

 Hold time                                              -0.003 1111114.361                          

 Data required time                                            1111114.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.361                          
 Data arrival time                                            -1111116.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_de_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.780  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.209 1110116.838 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.216 1110117.054         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_de_d1/opit_0/CE

 Data arrival time                                             1110117.054         Logic Levels: 0  
                                                                                   Logic: 0.209ns(49.176%), Route: 0.216ns(50.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.294 1110113.723         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_de_d1/opit_0/CLK
 clock pessimism                                         0.127 1110113.850                          
 clock uncertainty                                      -0.150 1110113.700                          

 Setup time                                             -0.223 1110113.477                          

 Data required time                                            1110113.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.477                          
 Data arrival time                                            -1110117.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.780  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.209 1110116.838 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.216 1110117.054         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_hs_d1/opit_0/CE

 Data arrival time                                             1110117.054         Logic Levels: 0  
                                                                                   Logic: 0.209ns(49.176%), Route: 0.216ns(50.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.294 1110113.723         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                         0.127 1110113.850                          
 clock uncertainty                                      -0.150 1110113.700                          

 Setup time                                             -0.223 1110113.477                          

 Data required time                                            1110113.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.477                          
 Data arrival time                                            -1110117.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_vs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.780  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.209 1110116.838 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.216 1110117.054         SYSRESETn        
 CLMS_114_137/CE                                                           r       video_timing_data_m0/video_vs_d1/opit_0/CE

 Data arrival time                                             1110117.054         Logic Levels: 0  
                                                                                   Logic: 0.209ns(49.176%), Route: 0.216ns(50.824%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.294 1110113.723         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_vs_d1/opit_0/CLK
 clock pessimism                                         0.127 1110113.850                          
 clock uncertainty                                      -0.150 1110113.700                          

 Setup time                                             -0.223 1110113.477                          

 Data required time                                            1110113.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.477                          
 Data arrival time                                            -1110117.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_de_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197 1111116.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.156 1111116.227         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_de_d1/opit_0/CE

 Data arrival time                                             1111116.227         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.491 1111114.305         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_de_d1/opit_0/CLK
 clock pessimism                                        -0.127 1111114.178                          
 clock uncertainty                                       0.150 1111114.328                          

 Hold time                                              -0.186 1111114.142                          

 Data required time                                            1111114.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.142                          
 Data arrival time                                            -1111116.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197 1111116.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.156 1111116.227         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_hs_d1/opit_0/CE

 Data arrival time                                             1111116.227         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.491 1111114.305         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                        -0.127 1111114.178                          
 clock uncertainty                                       0.150 1111114.328                          

 Hold time                                              -0.186 1111114.142                          

 Data required time                                            1111114.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.142                          
 Data arrival time                                            -1111116.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_vs_d1/opit_0/CE
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197 1111116.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.156 1111116.227         SYSRESETn        
 CLMS_114_137/CE                                                           f       video_timing_data_m0/video_vs_d1/opit_0/CE

 Data arrival time                                             1111116.227         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.491 1111114.305         ntclkbufg_0      
 CLMS_114_137/CLK                                                          r       video_timing_data_m0/video_vs_d1/opit_0/CLK
 clock pessimism                                        -0.127 1111114.178                          
 clock uncertainty                                       0.150 1111114.328                          

 Hold time                                              -0.186 1111114.142                          

 Data required time                                            1111114.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.142                          
 Data arrival time                                            -1111116.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.897
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.451       6.589         ntclkbufg_2      
 CLMA_42_44/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_44/Q0                     tco                   0.206       6.795 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.299       8.094         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.094         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.688%), Route: 1.299ns(86.312%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.897         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.558      16.455                          
 clock uncertainty                                      -0.150      16.305                          

 Setup time                                             -5.134      11.171                          

 Data required time                                                 11.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.171                          
 Data arrival time                                                  -8.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.897
  Launch Clock Delay      :  6.621
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.483       6.621         ntclkbufg_2      
 CLMA_26_28/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_28/Q3                     tco                   0.206       6.827 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.253       8.080         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   8.080         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.119%), Route: 1.253ns(85.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.897         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.558      16.455                          
 clock uncertainty                                      -0.150      16.305                          

 Setup time                                             -5.135      11.170                          

 Data required time                                                 11.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.170                          
 Data arrival time                                                  -8.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.887
  Launch Clock Delay      :  6.652
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       6.652         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.542 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.958       9.500         s00_axi_wready   
 CLMA_66_32/Y0                     td                    0.308       9.808 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.480      10.288         u_aq_axi_master/N5
                                                         0.221      10.509 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.509         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1288
 CLMA_78_20/COUT                   td                    0.083      10.592 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.592         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1290
                                                         0.055      10.647 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.647         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1292
 CLMA_78_24/Y3                     td                    0.305      10.952 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.401      11.353         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_70_29/Y0                     td                    0.131      11.484 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.834      12.318         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_94_12/COUT                   td                    0.342      12.660 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.660         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_94_16/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.660         Logic Levels: 5  
                                                                                   Logic: 2.335ns(38.865%), Route: 3.673ns(61.135%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307      15.887         ntclkbufg_2      
 CLMA_94_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.558      16.445                          
 clock uncertainty                                      -0.150      16.295                          

 Setup time                                             -0.101      16.194                          

 Data required time                                                 16.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.194                          
 Data arrival time                                                 -12.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/rd_state_2/opit_0_inv/CLK
Endpoint    : u_aq_axi_master/reg_rd_len[29]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.630
  Launch Clock Delay      :  5.866
  Clock Pessimism Removal :  -0.728

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286       5.866         ntclkbufg_2      
 CLMS_26_29/CLK                                                            r       u_aq_axi_master/rd_state_2/opit_0_inv/CLK

 CLMS_26_29/Q1                     tco                   0.197       6.063 f       u_aq_axi_master/rd_state_2/opit_0_inv/Q
                                   net (fanout=29)       0.110       6.173         u_aq_axi_master/rd_state_2
 CLMA_26_20/B4                                                             f       u_aq_axi_master/reg_rd_len[29]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.173         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.492       6.630         ntclkbufg_2      
 CLMA_26_20/CLK                                                            r       u_aq_axi_master/reg_rd_len[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.728       5.902                          
 clock uncertainty                                       0.000       5.902                          

 Hold time                                              -0.057       5.845                          

 Data required time                                                  5.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.845                          
 Data arrival time                                                  -6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.618
  Launch Clock Delay      :  5.863
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.283       5.863         ntclkbufg_2      
 CLMA_90_41/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/CLK

 CLMA_90_41/Q1                     tco                   0.198       6.061 r       frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.200         frame_read_write_m0/frame_fifo_read_m0/read_len_d0 [13]
 CLMA_90_41/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/D

 Data arrival time                                                   6.200         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.480       6.618         ntclkbufg_2      
 CLMA_90_41/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.754       5.864                          
 clock uncertainty                                       0.000       5.864                          

 Hold time                                              -0.003       5.861                          

 Data required time                                                  5.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.861                          
 Data arrival time                                                  -6.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[1]/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.590
  Launch Clock Delay      :  5.835
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.255       5.835         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK

 CLMS_54_53/Q0                     tco                   0.198       6.033 r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/Q
                                   net (fanout=1)        0.140       6.173         frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [1]
 CLMS_54_53/M2                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[1]/opit_0_inv/D

 Data arrival time                                                   6.173         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.452       6.590         ntclkbufg_2      
 CLMS_54_53/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.754       5.836                          
 clock uncertainty                                       0.000       5.836                          

 Hold time                                              -0.003       5.833                          

 Data required time                                                  5.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.833                          
 Data arrival time                                                  -6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.703  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.896
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.506    1004.319         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_9/Q0                      tco                   0.206    1004.525 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.723    1010.248         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_66_8/M1                                                              f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                1010.248         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.474%), Route: 5.723ns(96.526%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974    1003.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.316    1005.896         ntclkbufg_2      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.127    1006.023                          
 clock uncertainty                                      -0.150    1005.873                          

 Setup time                                             -0.035    1005.838                          

 Data required time                                               1005.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.838                          
 Data arrival time                                               -1010.248                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.410                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.701  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.885
  Launch Clock Delay      :  4.311
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.497    1004.310         ntclkbufg_0      
 CLMA_102_16/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_102_16/Q0                    tco                   0.206    1004.516 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        5.480    1009.996         read_req         
 CLMS_102_13/M2                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                1009.996         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.623%), Route: 5.480ns(96.377%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974    1003.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.305    1005.885         ntclkbufg_2      
 CLMS_102_13/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.127    1006.012                          
 clock uncertainty                                      -0.150    1005.862                          

 Setup time                                             -0.035    1005.827                          

 Data required time                                               1005.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.827                          
 Data arrival time                                               -1009.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.701  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.895
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       999.999     999.999 r                        
 B5                                                      0.000     999.999 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.092         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898    1000.990 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.990         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081    1001.071 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676    1001.747         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390    1002.137 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676    1002.813         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000    1002.813 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.507    1004.320         ntclkbufg_0      
 CLMA_70_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_70_17/Q0                     tco                   0.206    1004.526 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.469    1009.995         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_70_13/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                1009.995         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.630%), Route: 5.469ns(96.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093    1000.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071    1000.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974    1003.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342    1004.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319    1004.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000    1004.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.315    1005.895         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.127    1006.022                          
 clock uncertainty                                      -0.150    1005.872                          

 Setup time                                             -0.035    1005.837                          

 Data required time                                               1005.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.837                          
 Data arrival time                                               -1009.995                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.158                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.780  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.651
  Launch Clock Delay      :  3.744
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.316       3.744         ntclkbufg_0      
 CLMS_66_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_66_9/Q0                      tco                   0.198       3.942 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.510       7.452         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_66_8/M0                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   7.452         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.340%), Route: 3.510ns(94.660%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.513       6.651         ntclkbufg_2      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.127       6.524                          
 clock uncertainty                                       0.150       6.674                          

 Hold time                                              -0.003       6.671                          

 Data required time                                                  6.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.671                          
 Data arrival time                                                  -7.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.650
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.320       3.748         ntclkbufg_0      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_70_8/Q0                      tco                   0.198       3.946 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.594       7.540         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_70_13/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   7.540         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.222%), Route: 3.594ns(94.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       6.650         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.127       6.523                          
 clock uncertainty                                       0.150       6.673                          

 Hold time                                              -0.003       6.670                          

 Data required time                                                  6.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.670                          
 Data arrival time                                                  -7.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    2.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.650
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556       1.501         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340       1.841 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587       2.428         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000       2.428 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.307       3.735         ntclkbufg_0      
 CLMS_66_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_66_17/Q0                     tco                   0.198       3.933 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.937       7.870         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_70_13/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   7.870         Logic Levels: 0  
                                                                                   Logic: 0.198ns(4.788%), Route: 3.937ns(95.212%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       6.650         ntclkbufg_2      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.127       6.523                          
 clock uncertainty                                       0.150       6.673                          

 Hold time                                              -0.003       6.670                          

 Data required time                                                  6.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.670                          
 Data arrival time                                                  -7.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.885
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.580       9.415         SYSRESETn        
 CLMA_26_12/Y1                     td                    0.221       9.636 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.202       9.838         u_aq_axi_master/N540
 CLMA_26_12/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.838         Logic Levels: 1  
                                                                                   Logic: 0.427ns(13.306%), Route: 2.782ns(86.694%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.305      15.885         ntclkbufg_2      
 CLMA_26_12/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.458      16.343                          
 clock uncertainty                                      -0.150      16.193                          

 Setup time                                             -0.223      15.970                          

 Data required time                                                 15.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.970                          
 Data arrival time                                                  -9.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.639
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.220       8.291         SYSRESETn        
 CLMA_26_12/Y1                     td                    0.196       8.487 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.149       8.636         u_aq_axi_master/N540
 CLMA_26_12/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.636         Logic Levels: 1  
                                                                                   Logic: 0.393ns(14.229%), Route: 2.369ns(85.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       6.639         ntclkbufg_2      
 CLMA_26_12/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.458       6.181                          
 clock uncertainty                                       0.150       6.331                          

 Hold time                                              -0.195       6.136                          

 Data required time                                                  6.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.136                          
 Data arrival time                                                  -8.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  5.502
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.502         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.938 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.938         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.938         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       5.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.906         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.597       7.503                          
 clock uncertainty                                      -0.150       7.353                          

 Setup time                                             -0.065       7.288                          

 Data required time                                                  7.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.288                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  5.502
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.502         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.938 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.938         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.938         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       5.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.906         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.597       7.503                          
 clock uncertainty                                      -0.150       7.353                          

 Setup time                                             -0.065       7.288                          

 Data required time                                                  7.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.288                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  5.502
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.502         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.938 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.938         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.938         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       5.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.906         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.597       7.503                          
 clock uncertainty                                      -0.150       7.353                          

 Setup time                                             -0.065       7.288                          

 Data required time                                                  7.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.288                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.896
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.896         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.257 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.257         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.257         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.597       4.926                          
 clock uncertainty                                       0.000       4.926                          

 Hold time                                              -0.043       4.883                          

 Data required time                                                  4.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.883                          
 Data arrival time                                                  -5.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.896
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.896         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.257 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.257         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.257         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.597       4.926                          
 clock uncertainty                                       0.000       4.926                          

 Hold time                                              -0.043       4.883                          

 Data required time                                                  4.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.883                          
 Data arrival time                                                  -5.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.896
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.896         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.257 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.257         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.257         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.523         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.597       4.926                          
 clock uncertainty                                       0.000       4.926                          

 Hold time                                              -0.043       4.883                          

 Data required time                                                  4.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.883                          
 Data arrival time                                                  -5.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  6.627
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.492       6.627         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_100/Q0                    tco                   0.209       6.836 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.489       7.325         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.325         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.943%), Route: 0.489ns(70.057%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       7.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.458       9.304                          
 clock uncertainty                                      -0.150       9.154                          

 Setup time                                             -0.541       8.613                          

 Data required time                                                  8.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.613                          
 Data arrival time                                                  -7.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  6.623
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.623         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q0                     tco                   0.209       6.832 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.364       7.196         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.196         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.475%), Route: 0.364ns(63.525%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       7.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.458       9.304                          
 clock uncertainty                                      -0.150       9.154                          

 Setup time                                             -0.588       8.566                          

 Data required time                                                  8.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.566                          
 Data arrival time                                                  -7.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478       6.613         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q3                     tco                   0.209       6.822 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.243       7.065         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_88/Y1                     td                    0.167       7.232 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.472       7.704         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.704         Logic Levels: 1  
                                                                                   Logic: 0.376ns(34.464%), Route: 0.715ns(65.536%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       7.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.633         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.846         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.846 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.846         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.458       9.304                          
 clock uncertainty                                      -0.150       9.154                          

 Setup time                                             -0.051       9.103                          

 Data required time                                                  9.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.103                          
 Data arrival time                                                  -7.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.443
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.855         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.198       6.053 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.267       6.320         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.320         Logic Levels: 0  
                                                                                   Logic: 0.198ns(42.581%), Route: 0.267ns(57.419%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.458       4.985                          
 clock uncertainty                                       0.150       5.135                          

 Hold time                                               0.526       5.661                          

 Data required time                                                  5.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.661                          
 Data arrival time                                                  -6.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.443
  Launch Clock Delay      :  5.864
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.864         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q3                     tco                   0.197       6.061 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.313       6.374         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.374         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.627%), Route: 0.313ns(61.373%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.458       4.985                          
 clock uncertainty                                       0.150       5.135                          

 Hold time                                               0.509       5.644                          

 Data required time                                                  5.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.644                          
 Data arrival time                                                  -6.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.443
  Launch Clock Delay      :  5.869
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.291       5.869         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q0                     tco                   0.198       6.067 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.292       6.359         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.359         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.408%), Route: 0.292ns(59.592%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.780 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.199         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.443         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.443 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.443         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.458       4.985                          
 clock uncertainty                                       0.150       5.135                          

 Hold time                                               0.416       5.551                          

 Data required time                                                  5.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.551                          
 Data arrival time                                                  -6.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_130_133/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.829       6.130         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [5]
 CLMA_130_153/Y2                   td                    0.227       6.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.359       6.716         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
 CLMA_130_149/Y0                   td                    0.131       6.847 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/gateop/Z
                                   net (fanout=1)        0.356       7.203         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
 CLMA_130_144/Y1                   td                    0.135       7.338 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/gateop_perm/Z
                                   net (fanout=46)       0.856       8.194         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
 CLMS_126_97/Y1                    td                    0.302       8.496 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=4)        0.483       8.979         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_88/Y2                    td                    0.312       9.291 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.241       9.532         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26128
 CLMA_130_88/Y0                    td                    0.226       9.758 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.556      10.314         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26135
 CLMS_126_77/Y2                    td                    0.312      10.626 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.357      10.983         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMS_126_81/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.983         Logic Levels: 7  
                                                                                   Logic: 1.854ns(31.472%), Route: 4.037ns(68.528%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.266    1004.395         rx_clki_clkbufg  
 CLMS_126_81/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.855                          
 clock uncertainty                                      -0.050    1004.805                          

 Setup time                                             -0.143    1004.662                          

 Data required time                                               1004.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.662                          
 Data arrival time                                                 -10.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_130_133/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.829       6.130         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [5]
 CLMA_130_153/Y2                   td                    0.227       6.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.359       6.716         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
 CLMA_130_149/Y0                   td                    0.131       6.847 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/gateop/Z
                                   net (fanout=1)        0.356       7.203         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
 CLMA_130_144/Y1                   td                    0.143       7.346 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/gateop_perm/Z
                                   net (fanout=46)       1.337       8.683         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
 CLMA_126_68/Y0                    td                    0.171       8.854 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_16/gateop_perm/Z
                                   net (fanout=1)        0.561       9.415         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [0]
                                                         0.267       9.682 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       9.682         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_126_76/COUT                  td                    0.083       9.765 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.765         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       9.820 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.820         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_80/Y3                    td                    0.272      10.092 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.441      10.533         _N30             
 CLMS_126_81/D4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.533         Logic Levels: 6  
                                                                                   Logic: 1.558ns(28.634%), Route: 3.883ns(71.366%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.266    1004.395         rx_clki_clkbufg  
 CLMS_126_81/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.855                          
 clock uncertainty                                      -0.050    1004.805                          

 Setup time                                             -0.073    1004.732                          

 Data required time                                               1004.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.732                          
 Data arrival time                                                 -10.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_130_133/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/CLK

 CLMA_130_133/Q0                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[5]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.829       6.130         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [5]
 CLMA_130_153/Y2                   td                    0.227       6.357 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.359       6.716         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26667
 CLMA_130_149/Y0                   td                    0.131       6.847 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_12/gateop/Z
                                   net (fanout=1)        0.356       7.203         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26670
 CLMA_130_144/Y1                   td                    0.135       7.338 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N269_mux15_13/gateop_perm/Z
                                   net (fanout=46)       0.363       7.701         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N22040
 CLMA_126_144/Y3                   td                    0.167       7.868 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N703_6/gateop_perm/Z
                                   net (fanout=9)        0.370       8.238         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N21070
 CLMA_130_140/Y1                   td                    0.221       8.459 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480_2/gateop_perm/Z
                                   net (fanout=9)        0.366       8.825         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N480
 CLMA_130_136/Y1                   td                    0.221       9.046 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/gateop_perm/Z
                                   net (fanout=1)        0.241       9.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25558
 CLMA_130_137/Y2                   td                    0.227       9.514 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_5/gateop_perm/Z
                                   net (fanout=1)        0.488      10.002         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N17378
 CLMA_130_165/D1                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.002         Logic Levels: 7  
                                                                                   Logic: 1.538ns(31.324%), Route: 3.372ns(68.676%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.269    1004.398         rx_clki_clkbufg  
 CLMA_130_165/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.630    1005.028                          
 clock uncertainty                                      -0.050    1004.978                          

 Setup time                                             -0.144    1004.834                          

 Data required time                                               1004.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.834                          
 Data arrival time                                                 -10.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.281       4.410         rx_clki_clkbufg  
 CLMA_118_289/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK

 CLMA_118_289/Q0                   tco                   0.197       4.607 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/Q
                                   net (fanout=1)        0.182       4.789         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [0]
 DRM_122_288/DA0[0]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   4.789         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.470       5.059         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.622       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                               0.075       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                  -4.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.267       4.396         rx_clki_clkbufg  
 CLMA_118_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/CLK

 CLMA_118_301/Q1                   tco                   0.197       4.593 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.169       4.762         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [10]
 DRM_122_288/ADA_CAS                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA_CAS

 Data arrival time                                                   4.762         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.470       5.059         rx_clki_clkbufg  
 DRM_122_288/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.622       4.437                          
 clock uncertainty                                       0.000       4.437                          

 Hold time                                               0.042       4.479                          

 Data required time                                                  4.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.479                          
 Data arrival time                                                  -4.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[6]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  4.442
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.313       4.442         rx_clki_clkbufg  
 CLMA_118_261/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/CLK

 CLMA_118_261/Q0                   tco                   0.197       4.639 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/Q
                                   net (fanout=1)        0.167       4.806         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2 [6]
 CLMA_118_256/AD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[6]/opit_0/D

 Data arrival time                                                   4.806         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.518       5.107         rx_clki_clkbufg  
 CLMA_118_256/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[6]/opit_0/CLK
 clock pessimism                                        -0.633       4.474                          
 clock uncertainty                                       0.000       4.474                          

 Hold time                                               0.028       4.502                          

 Data required time                                                  4.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.502                          
 Data arrival time                                                  -4.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.841
  Launch Clock Delay      :  6.631
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       6.631         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.206       6.837 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       2.722       9.559         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS

 Data arrival time                                                   9.559         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.036%), Route: 2.722ns(92.964%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263      25.841         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                         0.557      26.398                          
 clock uncertainty                                      -0.150      26.248                          

 Recovery time                                          -0.212      26.036                          

 Data required time                                                 26.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.036                          
 Data arrival time                                                  -9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.841
  Launch Clock Delay      :  6.631
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       6.631         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.206       6.837 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       2.722       9.559         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS

 Data arrival time                                                   9.559         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.036%), Route: 2.722ns(92.964%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263      25.841         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/CLK
 clock pessimism                                         0.557      26.398                          
 clock uncertainty                                      -0.150      26.248                          

 Recovery time                                          -0.212      26.036                          

 Data required time                                                 26.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.036                          
 Data arrival time                                                  -9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.841
  Launch Clock Delay      :  6.631
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       6.631         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.206       6.837 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       2.722       9.559         u_DDR3/global_reset_n
 CLMA_26_172/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RS

 Data arrival time                                                   9.559         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.036%), Route: 2.722ns(92.964%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      23.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263      25.841         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                         0.557      26.398                          
 clock uncertainty                                      -0.150      26.248                          

 Recovery time                                          -0.212      26.036                          

 Data required time                                                 26.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.036                          
 Data arrival time                                                  -9.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.299       5.877         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.197       6.074 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.247       6.321         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.321         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       6.626         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.727       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                           -0.186       5.713                          

 Data required time                                                  5.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.713                          
 Data arrival time                                                  -6.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.299       5.877         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.197       6.074 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.247       6.321         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.321         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       6.626         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.727       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                           -0.186       5.713                          

 Data required time                                                  5.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.713                          
 Data arrival time                                                  -6.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  -0.727

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.299       5.877         ntclkbufg_1      
 CLMA_38_8/CLK                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_8/Q0                      tco                   0.197       6.074 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=91)       0.247       6.321         u_DDR3/global_reset_n
 CLMS_38_13/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.321         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.491       6.626         ntclkbufg_1      
 CLMS_38_13/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.727       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                           -0.186       5.713                          

 Data required time                                                  5.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.713                          
 Data arrival time                                                  -6.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.853
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.601      10.436         SYSRESETn        
 CLMA_30_305/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.436         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.411%), Route: 3.601ns(94.589%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.273      15.853         ntclkbufg_3      
 CLMA_30_305/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.558      16.411                          
 clock uncertainty                                      -0.150      16.261                          

 Recovery time                                          -0.212      16.049                          

 Data required time                                                 16.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.049                          
 Data arrival time                                                 -10.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.859
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.322      10.157         SYSRESETn        
 CLMA_38_268/RSCO                  td                    0.094      10.251 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/lockup_pend/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.251         _N376            
 CLMA_38_272/RSCO                  td                    0.078      10.329 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr1[11]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.329         _N375            
 CLMA_38_276/RSCO                  td                    0.078      10.407 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.407         _N374            
 CLMA_38_280/RSCO                  td                    0.078      10.485 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[6]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.485         _N373            
 CLMA_38_284/RSCO                  td                    0.078      10.563 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr1[4]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.563         _N372            
 CLMA_38_288/RSCO                  td                    0.078      10.641 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.641         _N371            
 CLMA_38_292/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  10.641         Logic Levels: 6  
                                                                                   Logic: 0.690ns(17.198%), Route: 3.322ns(82.802%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.279      15.859         ntclkbufg_3      
 CLMA_38_292/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.558      16.417                          
 clock uncertainty                                      -0.150      16.267                          

 Recovery time                                           0.000      16.267                          

 Data required time                                                 16.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.267                          
 Data arrival time                                                 -10.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.859
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     3.322      10.157         SYSRESETn        
 CLMA_38_268/RSCO                  td                    0.094      10.251 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/lockup_pend/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.251         _N376            
 CLMA_38_272/RSCO                  td                    0.078      10.329 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr1[11]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.329         _N375            
 CLMA_38_276/RSCO                  td                    0.078      10.407 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.407         _N374            
 CLMA_38_280/RSCO                  td                    0.078      10.485 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[6]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.485         _N373            
 CLMA_38_284/RSCO                  td                    0.078      10.563 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr1[4]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.563         _N372            
 CLMA_38_288/RSCO                  td                    0.078      10.641 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.641         _N371            
 CLMA_38_292/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  10.641         Logic Levels: 6  
                                                                                   Logic: 0.690ns(17.198%), Route: 3.322ns(82.802%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.279      15.859         ntclkbufg_3      
 CLMA_38_292/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.558      16.417                          
 clock uncertainty                                      -0.150      16.267                          

 Recovery time                                           0.000      16.267                          

 Data required time                                                 16.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.267                          
 Data arrival time                                                 -10.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.634
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.411       6.482         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.092       6.574 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.574         _N910            
 CLMA_114_112/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.574         Logic Levels: 1  
                                                                                   Logic: 0.289ns(41.286%), Route: 0.411ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.496       6.634         ntclkbufg_3      
 CLMA_114_112/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.558       6.076                          
 clock uncertainty                                       0.000       6.076                          

 Removal time                                            0.000       6.076                          

 Data required time                                                  6.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.076                          
 Data arrival time                                                  -6.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.638
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.411       6.482         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.092       6.574 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.574         _N910            
 CLMA_114_112/RSCO                 td                    0.071       6.645 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.645         _N909            
 CLMA_114_116/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.645         Logic Levels: 2  
                                                                                   Logic: 0.360ns(46.693%), Route: 0.411ns(53.307%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.500       6.638         ntclkbufg_3      
 CLMA_114_116/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.558       6.080                          
 clock uncertainty                                       0.000       6.080                          

 Removal time                                            0.000       6.080                          

 Data required time                                                  6.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.080                          
 Data arrival time                                                  -6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.638
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.411       6.482         SYSRESETn        
 CLMA_114_108/RSCO                 td                    0.092       6.574 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_lpf[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.574         _N910            
 CLMA_114_112/RSCO                 td                    0.071       6.645 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.645         _N909            
 CLMA_114_116/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.645         Logic Levels: 2  
                                                                                   Logic: 0.360ns(46.693%), Route: 0.411ns(53.307%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.500       6.638         ntclkbufg_3      
 CLMA_114_116/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.558       6.080                          
 clock uncertainty                                       0.000       6.080                          

 Removal time                                            0.000       6.080                          

 Data required time                                                  6.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.080                          
 Data arrival time                                                  -6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.587
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.587         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.206       6.793 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.393       9.186         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.226       9.412 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.631      10.043         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.043         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.500%), Route: 3.024ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.254      15.834         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.458      16.292                          
 clock uncertainty                                      -0.150      16.142                          

 Recovery time                                          -0.223      15.919                          

 Data required time                                                 15.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.919                          
 Data arrival time                                                 -10.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.587
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.587         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.206       6.793 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.393       9.186         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.226       9.412 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.631      10.043         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.043         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.500%), Route: 3.024ns(87.500%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.254      15.834         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.458      16.292                          
 clock uncertainty                                      -0.150      16.142                          

 Recovery time                                          -0.223      15.919                          

 Data required time                                                 15.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.919                          
 Data arrival time                                                 -10.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.830
  Launch Clock Delay      :  6.587
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.767 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.135         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.452       6.587         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.206       6.793 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.393       9.186         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.225       9.411 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.633      10.044         u_rst_gen/N3     
 CLMA_118_168/RSCO                 td                    0.102      10.146 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.146         _N506            
 CLMA_118_172/RSCI                                                         f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.146         Logic Levels: 2  
                                                                                   Logic: 0.533ns(14.976%), Route: 3.026ns(85.024%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.250      15.830         ntclkbufg_3      
 CLMA_118_172/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.458      16.288                          
 clock uncertainty                                      -0.150      16.138                          

 Recovery time                                           0.000      16.138                          

 Data required time                                                 16.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.138                          
 Data arrival time                                                 -10.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.584
  Launch Clock Delay      :  5.833
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.833         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.198       6.031 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.901       7.932         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.200       8.132 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.527       8.659         u_rst_gen/N3     
 CLMA_118_168/RSCO                 td                    0.092       8.751 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.751         _N506            
 CLMA_118_172/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.751         Logic Levels: 2  
                                                                                   Logic: 0.490ns(16.792%), Route: 2.428ns(83.208%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.446       6.584         ntclkbufg_3      
 CLMA_118_172/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.458       6.126                          
 clock uncertainty                                       0.150       6.276                          

 Removal time                                            0.000       6.276                          

 Data required time                                                  6.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.276                          
 Data arrival time                                                  -8.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.589
  Launch Clock Delay      :  5.833
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.833         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.198       6.031 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.901       7.932         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.200       8.132 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.527       8.659         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.659         Logic Levels: 1  
                                                                                   Logic: 0.398ns(14.084%), Route: 2.428ns(85.916%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.451       6.589         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.458       6.131                          
 clock uncertainty                                       0.150       6.281                          

 Removal time                                           -0.195       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                  -8.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.589
  Launch Clock Delay      :  5.833
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.259 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.578         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.578 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       5.833         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.198       6.031 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.901       7.932         nt_LED[2]        
 CLMA_114_180/Y0                   td                    0.200       8.132 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.527       8.659         u_rst_gen/N3     
 CLMA_118_168/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.659         Logic Levels: 1  
                                                                                   Logic: 0.398ns(14.084%), Route: 2.428ns(85.916%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.451       6.589         ntclkbufg_3      
 CLMA_118_168/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.458       6.131                          
 clock uncertainty                                       0.150       6.281                          

 Removal time                                           -0.195       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                  -8.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.573                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473 1110116.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.209 1110116.820 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.995 1110117.815         frame_read_write_m0/read_fifo_aclr
 CLMS_78_9/RSCO                    td                    0.094 1110117.909 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000 1110117.909         _N1083           
 CLMS_78_13/RSCO                   td                    0.078 1110117.987 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000 1110117.987         _N1082           
 CLMS_78_17/RSCO                   td                    0.078 1110118.065 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000 1110118.065         _N1081           
 CLMS_78_21/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                             1110118.065         Logic Levels: 3  
                                                                                   Logic: 0.459ns(31.568%), Route: 0.995ns(68.432%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.316 1110113.745         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.127 1110113.872                          
 clock uncertainty                                      -0.150 1110113.722                          

 Recovery time                                           0.000 1110113.722                          

 Data required time                                            1110113.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.722                          
 Data arrival time                                            -1110118.065                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.343                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473 1110116.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.209 1110116.820 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.995 1110117.815         frame_read_write_m0/read_fifo_aclr
 CLMS_78_9/RSCO                    td                    0.094 1110117.909 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000 1110117.909         _N1083           
 CLMS_78_13/RSCO                   td                    0.078 1110117.987 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000 1110117.987         _N1082           
 CLMS_78_17/RSCO                   td                    0.078 1110118.065 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000 1110118.065         _N1081           
 CLMS_78_21/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS

 Data arrival time                                             1110118.065         Logic Levels: 3  
                                                                                   Logic: 0.459ns(31.568%), Route: 0.995ns(68.432%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.316 1110113.745         ntclkbufg_0      
 CLMS_78_21/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.127 1110113.872                          
 clock uncertainty                                      -0.150 1110113.722                          

 Recovery time                                           0.000 1110113.722                          

 Data required time                                            1110113.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.722                          
 Data arrival time                                            -1110118.065                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.343                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.739  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368 1110115.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473 1110116.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.209 1110116.820 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.975 1110117.795         frame_read_write_m0/read_fifo_aclr
 CLMA_82_9/RSCO                    td                    0.094 1110117.889 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000 1110117.889         _N1086           
 CLMA_82_13/RSCO                   td                    0.078 1110117.967 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000 1110117.967         _N1085           
 CLMA_82_17/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                             1110117.967         Logic Levels: 2  
                                                                                   Logic: 0.381ns(28.097%), Route: 0.975ns(71.903%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.317 1110113.746         ntclkbufg_0      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.127 1110113.873                          
 clock uncertainty                                      -0.150 1110113.723                          

 Recovery time                                           0.000 1110113.723                          

 Data required time                                            1110113.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.723                          
 Data arrival time                                            -1110117.967                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.244                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  5.856
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.276 1111115.856         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.198 1111116.054 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.455 1111116.509         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111116.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.322%), Route: 0.455ns(69.678%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.506 1111114.320         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.127 1111114.193                          
 clock uncertainty                                       0.150 1111114.343                          

 Removal time                                           -0.195 1111114.148                          

 Data required time                                            1111114.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.148                          
 Data arrival time                                            -1111116.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.361                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  5.856
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.276 1111115.856         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.198 1111116.054 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.455 1111116.509         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111116.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.322%), Route: 0.455ns(69.678%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.506 1111114.320         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.127 1111114.193                          
 clock uncertainty                                       0.150 1111114.343                          

 Removal time                                           -0.195 1111114.148                          

 Data required time                                            1111114.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.148                          
 Data arrival time                                            -1111116.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.361                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  5.856
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319 1111114.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.276 1111115.856         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.198 1111116.054 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.455 1111116.509         frame_read_write_m0/read_fifo_aclr
 CLMA_58_9/RS                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                             1111116.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.322%), Route: 0.455ns(69.678%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.506 1111114.320         ntclkbufg_0      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.127 1111114.193                          
 clock uncertainty                                       0.150 1111114.343                          

 Removal time                                           -0.195 1111114.148                          

 Data required time                                            1111114.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.148                          
 Data arrival time                                            -1111116.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.783  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.719
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206 1110116.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.898 1110118.733         SYSRESETn        
 CLMA_118_13/RS                                                            f       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110118.733         Logic Levels: 0  
                                                                                   Logic: 0.206ns(9.791%), Route: 1.898ns(90.209%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.291 1110113.720         ntclkbufg_0      
 CLMA_118_13/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.127 1110113.847                          
 clock uncertainty                                      -0.150 1110113.697                          

 Recovery time                                          -0.212 1110113.485                          

 Data required time                                            1110113.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.485                          
 Data arrival time                                            -1110118.733                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.783  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.719
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206 1110116.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.898 1110118.733         SYSRESETn        
 CLMA_118_13/RS                                                            f       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110118.733         Logic Levels: 0  
                                                                                   Logic: 0.206ns(9.791%), Route: 1.898ns(90.209%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.291 1110113.720         ntclkbufg_0      
 CLMA_118_13/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.127 1110113.847                          
 clock uncertainty                                      -0.150 1110113.697                          

 Recovery time                                          -0.212 1110113.485                          

 Data required time                                            1110113.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.485                          
 Data arrival time                                            -1110118.733                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.792  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.710
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1110110.000
                                                               1110110.000 r                        
 B5                                                      0.000 1110110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1110110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1110111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305 1110114.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393 1110114.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368 1110115.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1110115.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491 1110116.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206 1110116.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.898 1110118.733         SYSRESETn        
 CLMA_118_13/RSCO                  td                    0.094 1110118.827 r       video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000 1110118.827         _N1069           
 CLMA_118_17/RSCO                  td                    0.078 1110118.905 r       video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000 1110118.905         _N1068           
 CLMA_118_21/RSCI                                                          r       video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                             1110118.905         Logic Levels: 2  
                                                                                   Logic: 0.378ns(16.608%), Route: 1.898ns(83.392%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1110110.001
                                                               1110110.001 r                        
 B5                                                      0.000 1110110.001 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1110110.094         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1110110.875 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1110110.875         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1110110.946 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.556 1110111.502         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.340 1110111.842 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.587 1110112.429         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1110112.429 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.282 1110113.711         ntclkbufg_0      
 CLMA_118_21/CLK                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.127 1110113.838                          
 clock uncertainty                                      -0.150 1110113.688                          

 Recovery time                                           0.000 1110113.688                          

 Data required time                                            1110113.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1110113.688                          
 Data arrival time                                            -1110118.905                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.732  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.198 1111116.072 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     0.994 1111117.066         SYSRESETn        
 CLMA_118_40/RS                                                            r       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1111117.066         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.611%), Route: 0.994ns(83.389%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.455 1111114.269         ntclkbufg_0      
 CLMA_118_40/CLK                                                           r       video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.127 1111114.142                          
 clock uncertainty                                       0.150 1111114.292                          

 Removal time                                           -0.195 1111114.097                          

 Data required time                                            1111114.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.097                          
 Data arrival time                                            -1111117.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197 1111116.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.100 1111117.171         SYSRESETn        
 CLMA_114_28/RS                                                            f       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1111117.171         Logic Levels: 0  
                                                                                   Logic: 0.197ns(15.189%), Route: 1.100ns(84.811%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.473 1111114.287         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.127 1111114.160                          
 clock uncertainty                                       0.150 1111114.310                          

 Removal time                                           -0.186 1111114.124                          

 Data required time                                            1111114.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.124                          
 Data arrival time                                            -1111117.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/video_hs_d0/opit_0_inv/RS
Path Group  : clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                       1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781 1111110.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071 1111110.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974 1111113.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342 1111114.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319 1111114.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000 1111114.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294 1111115.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197 1111116.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.100 1111117.171         SYSRESETn        
 CLMA_114_28/RS                                                            f       video_timing_data_m0/video_hs_d0/opit_0_inv/RS

 Data arrival time                                             1111117.171         Logic Levels: 0  
                                                                                   Logic: 0.197ns(15.189%), Route: 1.100ns(84.811%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                    1111110.000
                                                               1111110.000 r                        
 B5                                                      0.000 1111110.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093 1111110.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898 1111110.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1111110.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081 1111111.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676 1111111.748         nt_ex_clk_50m    
 PLL_82_319/CLK_OUT1               td                    0.390 1111112.138 r       cmos_PLL/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.676 1111112.814         video_clk        
 USCM_74_108/CLK_USCM              td                    0.000 1111112.814 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=78)       1.473 1111114.287         ntclkbufg_0      
 CLMA_114_28/CLK                                                           r       video_timing_data_m0/video_hs_d0/opit_0_inv/CLK
 clock pessimism                                        -0.127 1111114.160                          
 clock uncertainty                                       0.150 1111114.310                          

 Removal time                                           -0.186 1111114.124                          

 Data required time                                            1111114.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1111114.124                          
 Data arrival time                                            -1111117.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.047                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.900
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473       6.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.209       6.820 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.095       7.915         frame_read_write_m0/read_fifo_aclr
 CLMA_90_8/RS                                                              r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.028%), Route: 1.095ns(83.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.320      15.900         ntclkbufg_2      
 CLMA_90_8/CLK                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.558      16.458                          
 clock uncertainty                                      -0.150      16.308                          

 Recovery time                                          -0.223      16.085                          

 Data required time                                                 16.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.085                          
 Data arrival time                                                  -7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.888
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473       6.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.206       6.817 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.056       7.873         frame_read_write_m0/read_fifo_aclr
 CLMA_98_12/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RS

 Data arrival time                                                   7.873         Logic Levels: 0  
                                                                                   Logic: 0.206ns(16.323%), Route: 1.056ns(83.677%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.308      15.888         ntclkbufg_2      
 CLMA_98_12/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.558      16.446                          
 clock uncertainty                                      -0.150      16.296                          

 Recovery time                                          -0.212      16.084                          

 Data required time                                                 16.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.084                          
 Data arrival time                                                  -7.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.211                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.879
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473       6.611         ntclkbufg_2      
 CLMA_46_28/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q2                     tco                   0.206       6.817 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       1.056       7.873         frame_read_write_m0/read_fifo_aclr
 CLMA_98_12/RSCO                   td                    0.102       7.975 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.975         _N1094           
 CLMA_98_16/RSCO                   td                    0.074       8.049 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.049         _N1093           
 CLMA_98_20/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   8.049         Logic Levels: 2  
                                                                                   Logic: 0.382ns(26.565%), Route: 1.056ns(73.435%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.299      15.879         ntclkbufg_2      
 CLMA_98_20/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.558      16.437                          
 clock uncertainty                                      -0.150      16.287                          

 Recovery time                                           0.000      16.287                          

 Data required time                                                 16.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.287                          
 Data arrival time                                                  -8.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.238                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.639
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.293       5.873         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.198       6.071 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.516       6.587         frame_read_write_m0/write_fifo_aclr
 CLMA_86_20/RSCO                   td                    0.092       6.679 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       6.679         _N54             
 CLMA_86_24/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   6.679         Logic Levels: 1  
                                                                                   Logic: 0.290ns(35.980%), Route: 0.516ns(64.020%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       6.639         ntclkbufg_2      
 CLMA_86_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.558       6.081                          
 clock uncertainty                                       0.000       6.081                          

 Removal time                                            0.000       6.081                          

 Data required time                                                  6.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.081                          
 Data arrival time                                                  -6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.598                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.644
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  -0.558

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.293       5.873         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.197       6.070 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.516       6.586         frame_read_write_m0/write_fifo_aclr
 CLMA_86_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RS

 Data arrival time                                                   6.586         Logic Levels: 0  
                                                                                   Logic: 0.197ns(27.630%), Route: 0.516ns(72.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.506       6.644         ntclkbufg_2      
 CLMA_86_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                        -0.558       6.086                          
 clock uncertainty                                       0.000       6.086                          

 Removal time                                           -0.186       5.900                          

 Data required time                                                  5.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.900                          
 Data arrival time                                                  -6.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.646
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  -0.728

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.293       5.873         ntclkbufg_2      
 CLMA_78_40/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_40/Q0                     tco                   0.198       6.071 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.457       6.528         frame_read_write_m0/write_fifo_aclr
 CLMA_78_20/RSCO                   td                    0.092       6.620 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.620         _N1090           
 CLMA_78_24/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.620         Logic Levels: 1  
                                                                                   Logic: 0.290ns(38.822%), Route: 0.457ns(61.178%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.508       6.646         ntclkbufg_2      
 CLMA_78_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.728       5.918                          
 clock uncertainty                                       0.000       5.918                          

 Removal time                                            0.000       5.918                          

 Data required time                                                  5.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.918                          
 Data arrival time                                                  -6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.480       9.315         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.094       9.409 r       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.409         _N92             
 CLMS_26_33/RSCO                   td                    0.078       9.487 r       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.487         _N91             
 CLMS_26_37/RSCO                   td                    0.078       9.565 r       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.565         _N90             
 CLMS_26_41/RSCO                   td                    0.078       9.643 r       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.643         _N89             
 CLMS_26_45/RSCO                   td                    0.078       9.721 r       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.721         _N88             
 CLMS_26_49/RSCO                   td                    0.078       9.799 r       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.799         _N87             
 CLMS_26_53/RSCO                   td                    0.078       9.877 r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.877         _N86             
 CLMS_26_57/RSCI                                                           r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.877         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.645%), Route: 2.480ns(76.355%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.254      15.834         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      16.292                          
 clock uncertainty                                      -0.150      16.142                          

 Recovery time                                           0.000      16.142                          

 Data required time                                                 16.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.142                          
 Data arrival time                                                  -9.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.480       9.315         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.094       9.409 r       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.409         _N92             
 CLMS_26_33/RSCO                   td                    0.078       9.487 r       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.487         _N91             
 CLMS_26_37/RSCO                   td                    0.078       9.565 r       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.565         _N90             
 CLMS_26_41/RSCO                   td                    0.078       9.643 r       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.643         _N89             
 CLMS_26_45/RSCO                   td                    0.078       9.721 r       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.721         _N88             
 CLMS_26_49/RSCO                   td                    0.078       9.799 r       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.799         _N87             
 CLMS_26_53/RSCO                   td                    0.078       9.877 r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.877         _N86             
 CLMS_26_57/RSCI                                                           r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.877         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.645%), Route: 2.480ns(76.355%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.254      15.834         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      16.292                          
 clock uncertainty                                      -0.150      16.142                          

 Recovery time                                           0.000      16.142                          

 Data required time                                                 16.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.142                          
 Data arrival time                                                  -9.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.834
  Launch Clock Delay      :  6.629
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.491       6.629         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.206       6.835 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     2.480       9.315         SYSRESETn        
 CLMS_26_29/RSCO                   td                    0.094       9.409 r       u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.409         _N92             
 CLMS_26_33/RSCO                   td                    0.078       9.487 r       u_aq_axi_master/reg_r_len[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.487         _N91             
 CLMS_26_37/RSCO                   td                    0.078       9.565 r       u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.565         _N90             
 CLMS_26_41/RSCO                   td                    0.078       9.643 r       u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.643         _N89             
 CLMS_26_45/RSCO                   td                    0.078       9.721 r       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.721         _N88             
 CLMS_26_49/RSCO                   td                    0.078       9.799 r       u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.799         _N87             
 CLMS_26_53/RSCO                   td                    0.078       9.877 r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.877         _N86             
 CLMS_26_57/RSCI                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.877         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.645%), Route: 2.480ns(76.355%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974      13.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.580         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.580 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.254      15.834         ntclkbufg_2      
 CLMS_26_57/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      16.292                          
 clock uncertainty                                      -0.150      16.142                          

 Recovery time                                           0.000      16.142                          

 Data required time                                                 16.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.142                          
 Data arrival time                                                  -9.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.639
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.538       7.609         SYSRESETn        
 CLMS_86_21/RSCO                   td                    0.092       7.701 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.701         _N81             
 CLMS_86_25/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.701         Logic Levels: 1  
                                                                                   Logic: 0.289ns(15.818%), Route: 1.538ns(84.182%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       6.639         ntclkbufg_2      
 CLMS_86_25/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.458       6.181                          
 clock uncertainty                                       0.150       6.331                          

 Removal time                                            0.000       6.331                          

 Data required time                                                  6.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.331                          
 Data arrival time                                                  -7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.639
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.538       7.609         SYSRESETn        
 CLMS_86_21/RSCO                   td                    0.092       7.701 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.701         _N81             
 CLMS_86_25/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.701         Logic Levels: 1  
                                                                                   Logic: 0.289ns(15.818%), Route: 1.538ns(84.182%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       6.639         ntclkbufg_2      
 CLMS_86_25/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.458       6.181                          
 clock uncertainty                                       0.150       6.331                          

 Removal time                                            0.000       6.331                          

 Data required time                                                  6.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.331                          
 Data arrival time                                                  -7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.578
  Launch Clock Delay      :  5.874
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.974       3.919         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.261 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.580         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.294       5.874         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_114_136/Q2                   tco                   0.197       6.071 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1697)     1.495       7.566         SYSRESETn        
 CLMA_46_56/RSCO                   td                    0.092       7.658 r       u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.658         _N104            
 CLMA_46_64/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.658         Logic Levels: 1  
                                                                                   Logic: 0.289ns(16.200%), Route: 1.495ns(83.800%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.138         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.138 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.440       6.578         ntclkbufg_2      
 CLMA_46_64/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       6.120                          
 clock uncertainty                                       0.150       6.270                          

 Removal time                                            0.000       6.270                          

 Data required time                                                  6.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.270                          
 Data arrival time                                                  -7.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[24]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  5.067
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.209       5.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.516         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.185       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.337       8.038         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_28/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[24]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.394ns(13.262%), Route: 2.577ns(86.738%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283    1004.412         rx_clki_clkbufg  
 CLMA_130_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.872                          
 clock uncertainty                                      -0.050    1004.822                          

 Recovery time                                          -0.212    1004.610                          

 Data required time                                               1004.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.610                          
 Data arrival time                                                  -8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  5.067
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.209       5.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.516         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.185       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.337       8.038         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_28/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.394ns(13.262%), Route: 2.577ns(86.738%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283    1004.412         rx_clki_clkbufg  
 CLMA_130_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.872                          
 clock uncertainty                                      -0.050    1004.822                          

 Recovery time                                          -0.212    1004.610                          

 Data required time                                               1004.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.610                          
 Data arrival time                                                  -8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  5.067
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.478       5.067         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.209       5.276 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.516         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.185       5.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      2.337       8.038         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_130_28/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.394ns(13.262%), Route: 2.577ns(86.738%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283    1004.412         rx_clki_clkbufg  
 CLMA_130_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.872                          
 clock uncertainty                                      -0.050    1004.822                          

 Recovery time                                          -0.212    1004.610                          

 Data required time                                               1004.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.610                          
 Data arrival time                                                  -8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.074
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.282       4.411         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.197       4.608 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.138       4.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.169       4.915 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      0.292       5.207         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_224/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   5.207         Logic Levels: 1  
                                                                                   Logic: 0.366ns(45.980%), Route: 0.430ns(54.020%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.485       5.074         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.618       4.456                          
 clock uncertainty                                       0.000       4.456                          

 Removal time                                           -0.186       4.270                          

 Data required time                                                  4.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.270                          
 Data arrival time                                                  -5.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.074
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.282       4.411         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_118_225/Q3                   tco                   0.197       4.608 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.138       4.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_118_225/Y1                   td                    0.169       4.915 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=162)      0.292       5.207         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_224/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.207         Logic Levels: 1  
                                                                                   Logic: 0.366ns(45.980%), Route: 0.430ns(54.020%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.485       5.074         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/prpd[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.618       4.456                          
 clock uncertainty                                       0.000       4.456                          

 Removal time                                           -0.186       4.270                          

 Data required time                                                  4.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.270                          
 Data arrival time                                                  -5.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.282       4.411         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_225/Q1                   tco                   0.197       4.608 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.425       5.033         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_233/Y2                   td                    0.124       5.157 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=65)       0.153       5.310         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_232/RSCO                 td                    0.092       5.402 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.402         _N493            
 CLMA_118_236/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/RS

 Data arrival time                                                   5.402         Logic Levels: 2  
                                                                                   Logic: 0.413ns(41.675%), Route: 0.578ns(58.325%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N44             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_118_236/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[6]/opit_0/CLK
 clock pessimism                                        -0.630       4.451                          
 clock uncertainty                                       0.000       4.451                          

 Removal time                                            0.000       4.451                          

 Data required time                                                  4.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.451                          
 Data arrival time                                                  -5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.474       6.612         ntclkbufg_3      
 CLMS_86_173/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/CLK

 CLMS_86_173/Q2                    tco                   0.209       6.821 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[4]/opit_0_inv/Q
                                   net (fanout=1)        0.471       7.292         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [4]
 CLMA_90_168/Y3                    td                    0.221       7.513 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.242       7.755         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N27804
 CLMA_90_168/Y1                    td                    0.135       7.890 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.750       8.640         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_78_164/Y3                    td                    0.135       8.775 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.368       9.143         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_78_172/Y0                    td                    0.139       9.282 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        2.567      11.849         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      11.930 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.930         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      13.959 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      14.049         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  14.049         Logic Levels: 6  
                                                                                   Logic: 2.949ns(39.653%), Route: 4.488ns(60.347%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.475       6.613         ntclkbufg_3      
 CLMA_90_168/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_90_168/Q3                    tco                   0.209       6.822 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.609       7.431         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_86_148/Y0                    td                    0.131       7.562 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.474       8.036         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.387 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.387         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_90_145/Y2                    td                    0.097       8.484 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop/Y
                                   net (fanout=11)       3.265      11.749         _N20             
 IOL_7_353/DO                      td                    0.081      11.830 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.830         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      13.859 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      13.957         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  13.957         Logic Levels: 4  
                                                                                   Logic: 2.898ns(39.461%), Route: 4.446ns(60.539%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.305       4.377         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.770 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.138         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.138 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4161)     1.471       6.609         ntclkbufg_3      
 CLMA_18_200/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_18_200/Q2                    tco                   0.209       6.818 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       7.179         p0_out[1]        
 CLMA_22_201/Y0                    td                    0.192       7.371 f       N14_1/gateop_perm/Z
                                   net (fanout=1)        2.792      10.163         nt_LED[1]        
 IOL_151_113/DO                    td                    0.081      10.244 f       LED_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      10.244         LED_obuf[1]/ntO  
 IOBS_152_113/PAD                  td                    1.952      12.196 f       LED_obuf[1]/opit_0/O
                                   net (fanout=1)        0.168      12.364         LED[1]           
 V10                                                                       f       LED[1] (port)    

 Data arrival time                                                  12.364         Logic Levels: 3  
                                                                                   Logic: 2.434ns(42.294%), Route: 3.321ns(57.706%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.672       9.972           0.300           High Pulse Width  CLMS_26_189/CLK         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.450       4.967           1.517           High Pulse Width  IOL_151_229/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{cmos_pclk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.404     499.957         0.553           Low Pulse Width   DRM_62_20/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.404     499.957         0.553           Low Pulse Width   DRM_62_40/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.475     500.028         0.553           High Pulse Width  DRM_62_20/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|cmos_PLL/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 54.971      55.524          0.553           High Pulse Width  DRM_62_0/CLKB[0]        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 54.974      55.527          0.553           High Pulse Width  DRM_34_40/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 55.008      55.561          0.553           Low Pulse Width   DRM_34_40/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.811       4.971           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.846       5.006           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.418       4.971           0.553           High Pulse Width  DRM_62_0/CLKA[0]        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.136       0.989           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.344       2.000           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.344       2.000           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.418     499.935         1.517           Low Pulse Width   IOL_151_158/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_169/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | F:/pro/pango_pro/FPGA_Pro/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | F:/pro/pango_pro/FPGA_Pro/pnr/report_timing/m1_soc_top_rtp.adf     
|            | F:/pro/pango_pro/FPGA_Pro/pnr/report_timing/m1_soc_top.rtr         
+----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 650,731,520 bytes
Total CPU  time to report_timing completion : 8.078 sec
Total real time to report_timing completion : 25.000 sec
