Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Nov  5 18:22:26 2017
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -warn_on_violation -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ts/ex/game_speed_inter_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/cm/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr1/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr3/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/rng/cr4/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs1/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/ex/nolabel_line50/st/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: ts/t2/fc1/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs10/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs11/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs13/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs15/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs16/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs17/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs18/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs20/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs21/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs22/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs23/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs24/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs25/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs5/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs6/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs62/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs63/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs64/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs65/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs66/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs68/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs69/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs70/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs71/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs72/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs73/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs74/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs75/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs76/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs77/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs78/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs8/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs80/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs81/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs82/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs84/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs85/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs9/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc1/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 972 register/latch pins with no clock driven by root clock pin: ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.450        0.000                      0                 7029        0.060        0.000                      0                 7029        4.500        0.000                       0                  3668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.450        0.000                      0                 7029        0.060        0.000                      0                 7029        4.500        0.000                       0                  3668  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 2.244ns (26.372%)  route 6.265ns (73.628%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.669     8.425    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X4Y137         LUT6 (Prop_lut6_I1_O)        0.124     8.549 r  ts/taskthreeb/dmg/U0/g75_b2/O
                         net (fo=1, routed)           0.000     8.549    ts/taskthreeb/dmg/U0/g75_b2_n_0
    SLICE_X4Y137         MUXF7 (Prop_muxf7_I1_O)      0.245     8.794 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_83/O
                         net (fo=1, routed)           0.819     9.613    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_83_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I3_O)        0.298     9.911 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.911    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_26_n_0
    SLICE_X3Y137         MUXF7 (Prop_muxf7_I1_O)      0.245    10.156 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.008    11.163    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_10_n_0
    SLICE_X13Y137        LUT6 (Prop_lut6_I5_O)        0.298    11.461 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.461    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_2_n_0
    SLICE_X13Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    11.678 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.769    13.447    ts/t2/spo[2]
    SLICE_X32Y123        LUT6 (Prop_lut6_I1_O)        0.299    13.746 r  ts/t2/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.746    ts/t2_n_449
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.594    14.935    ts/CLK_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.267    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)        0.029    15.196    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 1.974ns (24.609%)  route 6.047ns (75.391%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.717     5.238    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X34Y126        FDRE                                         r  ts/taskthreeb/bincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_fdre_C_Q)         0.518     5.756 r  ts/taskthreeb/bincounter_reg[5]/Q
                         net (fo=1146, routed)        2.985     8.742    ts/taskthreeb/dmg/U0/a[5]
    SLICE_X5Y143         LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  ts/taskthreeb/dmg/U0/g9_b0/O
                         net (fo=1, routed)           0.000     8.866    ts/taskthreeb/dmg/U0/g9_b0_n_0
    SLICE_X5Y143         MUXF7 (Prop_muxf7_I1_O)      0.245     9.111 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_79/O
                         net (fo=1, routed)           0.856     9.966    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_79_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I5_O)        0.298    10.264 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    10.264    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_38_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.245    10.509 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.509    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_13_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I0_O)      0.104    10.613 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.726    11.339    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I5_O)        0.316    11.655 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.481    13.136    ts/t2/spo[0]
    SLICE_X36Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.260 r  ts/t2/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.260    ts/t2_n_447
    SLICE_X36Y123        FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.593    14.934    ts/CLK_IBUF_BUFG
    SLICE_X36Y123        FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.196    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X36Y123        FDRE (Setup_fdre_C_D)        0.029    15.124    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.935ns (24.603%)  route 5.930ns (75.397%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.683     8.438    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X4Y144         LUT6 (Prop_lut6_I1_O)        0.124     8.562 r  ts/taskthreeb/dmg/U0/g38_b4/O
                         net (fo=1, routed)           0.000     8.562    ts/taskthreeb/dmg/U0/g38_b4_n_0
    SLICE_X4Y144         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_48/O
                         net (fo=1, routed)           0.828     9.602    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_48_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.299     9.901 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     9.901    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_24_n_0
    SLICE_X3Y145         MUXF7 (Prop_muxf7_I0_O)      0.238    10.139 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.139    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10_n_0
    SLICE_X3Y145         MUXF8 (Prop_muxf8_I0_O)      0.104    10.243 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.275    11.518    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3_n_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I3_O)        0.316    11.834 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           1.144    12.978    ts/t2/spo[4]
    SLICE_X32Y123        LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  ts/t2/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    13.102    ts/t2_n_451
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.594    14.935    ts/CLK_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.267    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)        0.031    15.198    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 2.244ns (28.789%)  route 5.551ns (71.211%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.520     8.275    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I1_O)        0.124     8.399 r  ts/taskthreeb/dmg/U0/g93_b3/O
                         net (fo=1, routed)           0.000     8.399    ts/taskthreeb/dmg/U0/g93_b3_n_0
    SLICE_X5Y135         MUXF7 (Prop_muxf7_I1_O)      0.217     8.616 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_67/O
                         net (fo=1, routed)           0.859     9.474    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_67_n_0
    SLICE_X5Y135         LUT6 (Prop_lut6_I1_O)        0.299     9.773 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.773    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_22_n_0
    SLICE_X5Y135         MUXF7 (Prop_muxf7_I1_O)      0.245    10.018 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.195    11.214    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_9_n_0
    SLICE_X20Y129        LUT6 (Prop_lut6_I3_O)        0.298    11.512 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.512    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X20Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    11.757 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.977    12.734    ts/t2/spo[3]
    SLICE_X32Y123        LUT6 (Prop_lut6_I1_O)        0.298    13.032 r  ts/t2/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    13.032    ts/t2_n_450
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.594    14.935    ts/CLK_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.267    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)        0.031    15.198    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.936ns (25.304%)  route 5.715ns (74.696%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        3.607     9.362    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X48Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.486 r  ts/taskthreeb/dmg/U0/g61_b10/O
                         net (fo=1, routed)           0.000     9.486    ts/taskthreeb/dmg/U0/g61_b10_n_0
    SLICE_X48Y131        MUXF7 (Prop_muxf7_I1_O)      0.245     9.731 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_47/O
                         net (fo=1, routed)           0.858    10.589    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_47_n_0
    SLICE_X47Y131        LUT6 (Prop_lut6_I1_O)        0.298    10.887 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    10.887    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_17_n_0
    SLICE_X47Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    11.104 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    11.104    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_7_n_0
    SLICE_X47Y131        MUXF8 (Prop_muxf8_I1_O)      0.094    11.198 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.779    11.977    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.316    12.293 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           0.471    12.764    ts/taskthreeb/mpthreeOut[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.888 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.888    ts/taskthreeb_n_10
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.592    14.933    ts/CLK_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.196    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.029    15.123    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.935ns (25.521%)  route 5.647ns (74.479%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        3.314     9.070    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X46Y130        LUT6 (Prop_lut6_I1_O)        0.124     9.194 r  ts/taskthreeb/dmg/U0/g35_b8/O
                         net (fo=1, routed)           0.000     9.194    ts/taskthreeb/dmg/U0/g35_b8_n_0
    SLICE_X46Y130        MUXF7 (Prop_muxf7_I1_O)      0.214     9.408 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_43/O
                         net (fo=1, routed)           0.956    10.364    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_43_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I3_O)        0.297    10.661 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.661    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_29_n_0
    SLICE_X43Y130        MUXF7 (Prop_muxf7_I0_O)      0.238    10.899 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.899    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_10_n_0
    SLICE_X43Y130        MUXF8 (Prop_muxf8_I0_O)      0.104    11.003 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.716    11.719    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.316    12.035 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0/O
                         net (fo=1, routed)           0.660    12.695    ts/taskthreeb/mpthreeOut[8]
    SLICE_X40Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.819 r  ts/taskthreeb/speaker_inter[8]_i_1/O
                         net (fo=1, routed)           0.000    12.819    ts/taskthreeb_n_8
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.592    14.933    ts/CLK_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[8]/C
                         clock pessimism              0.196    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.031    15.125    ts/speaker_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.942ns (26.882%)  route 5.282ns (73.118%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.995     8.751    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X48Y133        LUT6 (Prop_lut6_I0_O)        0.124     8.875 r  ts/taskthreeb/dmg/U0/g40_b6/O
                         net (fo=1, routed)           0.000     8.875    ts/taskthreeb/dmg/U0/g40_b6_n_0
    SLICE_X48Y133        MUXF7 (Prop_muxf7_I0_O)      0.212     9.087 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_58/O
                         net (fo=1, routed)           0.801     9.888    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_58_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I5_O)        0.299    10.187 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.187    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_22_n_0
    SLICE_X49Y134        MUXF7 (Prop_muxf7_I1_O)      0.245    10.432 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.432    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_10_n_0
    SLICE_X49Y134        MUXF8 (Prop_muxf8_I0_O)      0.104    10.536 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.722    11.258    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I3_O)        0.316    11.574 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.764    12.337    ts/t2/spo[6]
    SLICE_X40Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  ts/t2/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    12.461    ts/t2_n_453
    SLICE_X40Y122        FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.595    14.936    ts/CLK_IBUF_BUFG
    SLICE_X40Y122        FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.196    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X40Y122        FDRE (Setup_fdre_C_D)        0.029    15.126    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 1.974ns (27.637%)  route 5.169ns (72.363%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.069     7.824    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X18Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.948 r  ts/taskthreeb/dmg/U0/g79_b1/O
                         net (fo=1, routed)           0.000     7.948    ts/taskthreeb/dmg/U0/g79_b1_n_0
    SLICE_X18Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     8.193 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_45/O
                         net (fo=1, routed)           0.825     9.018    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_45_n_0
    SLICE_X15Y138        LUT6 (Prop_lut6_I0_O)        0.298     9.316 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.316    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_30_n_0
    SLICE_X15Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     9.561 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.561    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_9_n_0
    SLICE_X15Y138        MUXF8 (Prop_muxf8_I0_O)      0.104     9.665 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.229    10.893    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X22Y130        LUT6 (Prop_lut6_I1_O)        0.316    11.209 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           1.047    12.256    ts/t2/spo[1]
    SLICE_X36Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.380 r  ts/t2/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.380    ts/t2_n_448
    SLICE_X36Y122        FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.594    14.935    ts/CLK_IBUF_BUFG
    SLICE_X36Y122        FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.196    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X36Y122        FDRE (Setup_fdre_C_D)        0.029    15.125    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 1.899ns (26.827%)  route 5.180ns (73.173%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.837     8.592    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.716 r  ts/taskthreeb/dmg/U0/g81_b11/O
                         net (fo=1, routed)           0.000     8.716    ts/taskthreeb/dmg/U0/g81_b11_n_0
    SLICE_X38Y130        MUXF7 (Prop_muxf7_I1_O)      0.214     8.930 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_33/O
                         net (fo=1, routed)           0.623     9.554    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_33_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.297     9.851 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.851    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_12_n_0
    SLICE_X39Y130        MUXF7 (Prop_muxf7_I0_O)      0.212    10.063 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.063    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_5_n_0
    SLICE_X39Y130        MUXF8 (Prop_muxf8_I1_O)      0.094    10.157 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.994    11.150    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I0_O)        0.316    11.466 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.726    12.192    ts/taskthreeb/mpthreeOut[11]
    SLICE_X40Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.316 r  ts/taskthreeb/speaker_inter[11]_i_1/O
                         net (fo=1, routed)           0.000    12.316    ts/taskthreeb_n_11
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.592    14.933    ts/CLK_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.196    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.031    15.125    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.525ns (22.955%)  route 5.118ns (77.045%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.716     5.237    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        1.994     7.749    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     7.873 r  ts/taskthreeb/dmg/U0/g83_b9/O
                         net (fo=1, routed)           0.788     8.661    ts/taskthreeb/dmg/U0/g83_b9_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.785 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.785    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_12_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     8.997 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.920     9.918    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_5_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.299    10.217 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.658    10.875    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.999 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           0.758    11.757    ts/taskthreeb/mpthreeOut[9]
    SLICE_X40Y124        LUT5 (Prop_lut5_I0_O)        0.124    11.881 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    11.881    ts/taskthreeb_n_9
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        1.592    14.933    ts/CLK_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.196    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.032    15.126    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs49/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.562     1.445    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs49/fc/mtc/COUNT_reg[31]_0[4]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48/O[0]
                         net (fo=1, routed)           0.000     1.960    ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48_n_7
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.917     2.045    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs49/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ts/t2/gs69/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs69/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.567     1.450    ts/t2/gs69/fc/mtc/CLK_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs69/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.712    ts/t2/gs69/fc/mtc/COUNT_reg[7]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.872 r  ts/t2/gs69/fc/mtc/COUNT_reg[4]_i_1__66/CO[3]
                         net (fo=1, routed)           0.000     1.872    ts/t2/gs69/fc/mtc/COUNT_reg[4]_i_1__66_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  ts/t2/gs69/fc/mtc/COUNT_reg[8]_i_1__66/CO[3]
                         net (fo=1, routed)           0.001     1.911    ts/t2/gs69/fc/mtc/COUNT_reg[8]_i_1__66_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  ts/t2/gs69/fc/mtc/COUNT_reg[12]_i_1__66/O[0]
                         net (fo=1, routed)           0.000     1.965    ts/t2/gs69/fc/mtc/COUNT_reg[12]_i_1__66_n_7
    SLICE_X57Y100        FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs69/fc/mtc/CLK_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    ts/t2/gs69/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ts/t2/gs45/fc/mtc/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs45/fc/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.852%)  route 0.139ns (25.148%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.565     1.448    ts/t2/gs45/fc/mtc/CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs45/fc/mtc/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.138     1.750    ts/t2/gs45/fc/mtc/COUNT_reg[31]_0[8]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  ts/t2/gs45/fc/mtc/COUNT_reg[12]_i_1__44/CO[3]
                         net (fo=1, routed)           0.000     1.906    ts/t2/gs45/fc/mtc/COUNT_reg[12]_i_1__44_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.946 r  ts/t2/gs45/fc/mtc/COUNT_reg[16]_i_1__44/CO[3]
                         net (fo=1, routed)           0.001     1.947    ts/t2/gs45/fc/mtc/COUNT_reg[16]_i_1__44_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  ts/t2/gs45/fc/mtc/COUNT_reg[20]_i_1__44/O[0]
                         net (fo=1, routed)           0.000     2.000    ts/t2/gs45/fc/mtc/COUNT_reg[20]_i_1__44_n_7
    SLICE_X50Y100        FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs45/fc/mtc/CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ts/t2/gs45/fc/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs49/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.562     1.445    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs49/fc/mtc/COUNT_reg[31]_0[4]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48/O[2]
                         net (fo=1, routed)           0.000     1.971    ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48_n_5
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.917     2.045    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs49/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts/t2/gs57/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs57/fc/mtc/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.565     1.448    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs57/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.185     1.797    ts/t2/gs57/fc/mtc/COUNT_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.951 r  ts/t2/gs57/fc/mtc/COUNT_reg[0]_i_1__55/CO[3]
                         net (fo=1, routed)           0.001     1.952    ts/t2/gs57/fc/mtc/COUNT_reg[0]_i_1__55_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.005 r  ts/t2/gs57/fc/mtc/COUNT_reg[4]_i_1__55/O[0]
                         net (fo=1, routed)           0.000     2.005    ts/t2/gs57/fc/mtc/COUNT_reg[4]_i_1__55_n_7
    SLICE_X54Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[4]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ts/t2/gs57/fc/mtc/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ts/t2/gs69/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs69/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.567     1.450    ts/t2/gs69/fc/mtc/CLK_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs69/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.712    ts/t2/gs69/fc/mtc/COUNT_reg[7]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.872 r  ts/t2/gs69/fc/mtc/COUNT_reg[4]_i_1__66/CO[3]
                         net (fo=1, routed)           0.000     1.872    ts/t2/gs69/fc/mtc/COUNT_reg[4]_i_1__66_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  ts/t2/gs69/fc/mtc/COUNT_reg[8]_i_1__66/CO[3]
                         net (fo=1, routed)           0.001     1.911    ts/t2/gs69/fc/mtc/COUNT_reg[8]_i_1__66_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  ts/t2/gs69/fc/mtc/COUNT_reg[12]_i_1__66/O[2]
                         net (fo=1, routed)           0.000     1.976    ts/t2/gs69/fc/mtc/COUNT_reg[12]_i_1__66_n_5
    SLICE_X57Y100        FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs69/fc/mtc/CLK_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  ts/t2/gs69/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    ts/t2/gs69/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ts/t2/gs45/fc/mtc/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs45/fc/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.431%)  route 0.139ns (24.569%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.565     1.448    ts/t2/gs45/fc/mtc/CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs45/fc/mtc/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.138     1.750    ts/t2/gs45/fc/mtc/COUNT_reg[31]_0[8]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.906 r  ts/t2/gs45/fc/mtc/COUNT_reg[12]_i_1__44/CO[3]
                         net (fo=1, routed)           0.000     1.906    ts/t2/gs45/fc/mtc/COUNT_reg[12]_i_1__44_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.946 r  ts/t2/gs45/fc/mtc/COUNT_reg[16]_i_1__44/CO[3]
                         net (fo=1, routed)           0.001     1.947    ts/t2/gs45/fc/mtc/COUNT_reg[16]_i_1__44_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.013 r  ts/t2/gs45/fc/mtc/COUNT_reg[20]_i_1__44/O[2]
                         net (fo=1, routed)           0.000     2.013    ts/t2/gs45/fc/mtc/COUNT_reg[20]_i_1__44_n_5
    SLICE_X50Y100        FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs45/fc/mtc/CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ts/t2/gs45/fc/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ts/t2/gs45/fc/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ts/t2/gs57/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs57/fc/mtc/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.565     1.448    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs57/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.185     1.797    ts/t2/gs57/fc/mtc/COUNT_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.951 r  ts/t2/gs57/fc/mtc/COUNT_reg[0]_i_1__55/CO[3]
                         net (fo=1, routed)           0.001     1.952    ts/t2/gs57/fc/mtc/COUNT_reg[0]_i_1__55_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.018 r  ts/t2/gs57/fc/mtc/COUNT_reg[4]_i_1__55/O[2]
                         net (fo=1, routed)           0.000     2.018    ts/t2/gs57/fc/mtc/COUNT_reg[4]_i_1__55_n_5
    SLICE_X54Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.920     2.048    ts/t2/gs57/fc/mtc/CLK_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  ts/t2/gs57/fc/mtc/COUNT_reg[6]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ts/t2/gs57/fc/mtc/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs49/fc/mtc/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.562     1.445    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs49/fc/mtc/COUNT_reg[31]_0[4]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48/O[1]
                         net (fo=1, routed)           0.000     1.996    ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48_n_6
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.917     2.045    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[13]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs49/fc/mtc/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs49/fc/mtc/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.562     1.445    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs49/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs49/fc/mtc/COUNT_reg[31]_0[4]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs49/fc/mtc/COUNT_reg[4]_i_1__48_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs49/fc/mtc/COUNT_reg[8]_i_1__48_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48/O[3]
                         net (fo=1, routed)           0.000     1.996    ts/t2/gs49/fc/mtc/COUNT_reg[12]_i_1__48_n_4
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3667, routed)        0.917     2.045    ts/t2/gs49/fc/mtc/CLK_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  ts/t2/gs49/fc/mtc/COUNT_reg[15]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs49/fc/mtc/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y119  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y119  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y119  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y119  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ts/ex/nolabel_line50/st/gs4/fc/mtc/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y129  cc20k/mtc/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y129  cc20k/mtc/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    ts/ex/nolabel_line50/rng/cr3/mtc/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y99   ts/t2/gs23/fc/mtc/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y103  ts/t2/gs38/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y103  ts/t2/gs38/fc/mtc/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y103  ts/t2/gs38/fc/mtc/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104  ts/t2/gs38/fc/mtc/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104  ts/t2/gs38/fc/mtc/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104  ts/t2/gs38/fc/mtc/COUNT_reg[18]/C



