# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296-qa-rescue-tee.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296-qa-rescue-tee.dts"
/dts-v1/;
# 1 "./arch/arm64/boot/dts/include/dt-bindings/soc/rtd129x,memory.h" 1
# 13 "./arch/arm64/boot/dts/include/dt-bindings/soc/rtd129x,memory.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/soc/../../soc/realtek/memory.h" 1
# 13 "./arch/arm64/boot/dts/include/dt-bindings/soc/rtd129x,memory.h" 2
# 3 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296-qa-rescue-tee.dts" 2


/memreserve/ ((0x00000000)) (0x00100000);

/memreserve/ (0x0001F000) (0x00001000);

/memreserve/ (0x01ffe000) (0x00004000);

/memreserve/ (0x02200000) (0x00C00000);
/memreserve/ 0x03000000 0x00100000;
/memreserve/ 0x03100000 0x06000000;

/memreserve/ (0x10000000) (0x00014000);

/memreserve/ (0x1FC00000) (0x00001000);

/memreserve/ 0x22000000 0x17BB000;

/memreserve/ (0x10100000) (0x04100000);

/memreserve/ 0x32800000 0x00300000;

/memreserve/ 0x32b00000 0x12c00000;




# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 1
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 2 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 3 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 1
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/rtk,clock-rtd129x.h" 1
# 2 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset/rtk,reset.h" 1
# 3 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset/rtk,reset-rtd129x.h" 1
# 4 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/rtk,power-rtd129x.h" 1
# 5 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/thermal/thermal.h" 1
# 6 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-common.dtsi" 2

/{
 efuse@98017000 {
  compatible = "realtek,efuse";
  reg = <0x98017000 0x400>;
  read-only;
  status = "okay";

  #address-cells = <1>;
  #size-cells = <1>;
  nvmem-cells =
   <&efuse_uuid>,
   <&efuse_etn_phy>,
   <&efuse_etn_phy_rc>,
   <&efuse_etn_phy_r>,
   <&efuse_etn_phy_amp>,
   <&efuse_etn_phy_adc>,
   <&efuse_pwr_id>,
   <&efuse_package_id>,
   <&efuse_usb_cc_en>,
   <&efuse_usb_cc1_4_7_k_cal>,
   <&efuse_usb_cc1_12_k_cal>,
   <&efuse_usb_cc2_4_7_k_cal>,
   <&efuse_usb_cc2_12_k_cal>,
   <&efuse_top_iddq>,
   <&efuse_cpu_iddq>,
   <&efuse_usb_dp_dm>,
   <&efuse_cc_cal>,
   <&efuse_chip_id>,
   <&efuse_prog_rvd>;
  nvmem-cell-names =
   "uuid",
   "etn_phy",
   "etn_phy_rc",
   "etn_phy_r",
   "etn_phy_amp",
   "etn_phy_adc",
   "pwr_id",
   "package_id",
   "usb_cc_en",
   "usb_cc1_4_7_k_cal",
   "usb_cc1_12_k_cal",
   "usb_cc2_4_7_k_cal",
   "usb_cc2_12_k_cal",
   "top_iddq",
   "cpu_iddq",
   "usb_dp_dm",
   "cc_cal",
   "chip_id",
   "prog_rvd";
  efuse_uuid: uuid@1A4 {
   reg = <0x1A4 0xC>;
   bits = <0 96>;
  };
  efuse_etn_phy: etn_phy@1B9 {
   reg = <0x1B9 0x9>;
   bits = <2 64>;
  };
  efuse_etn_phy_rc: etn_phy_rc@1BF {
   reg = <0x1BF 0x2>;
   bits = <5 4>;
  };
  efuse_etn_phy_r: etn_phy_r@1BF {
   reg = <0x1BF 0x1>;
   bits = <1 4>;
  };
  efuse_etn_phy_amp: etn_phy_amp@1B9 {
   reg = <0x1B9 0x3>;
   bits = <2 16>;
  };
  efuse_etn_phy_adc: etn_phy_adc@1BB {
   reg = <0x1BB 0x3>;
   bits = <2 16>;
  };
  efuse_pwr_id: pwr_id@1CC {
   reg = <0x1CC 0x1>;
   bits = <6 2>;
  };
  efuse_package_id: package_id@1D8 {
   reg = <0x1D8 0x1>;
   bits = <0 2>;
  };
  efuse_usb_cc_en: usb_cc_en@1D8 {
   reg = <0x1D8 0x1>;
   bits = <2 1>;
  };
  efuse_usb_cc1_4_7_k_cal: usb_cc1_4_7_k_cal@1D8 {
   reg = <0x1D8 0x1>;
   bits = <3 4>;
  };
  efuse_usb_cc1_12_k_cal: usb_cc1_12_k_cal@1D8 {
   reg = <0x1D8 0x2>;
   bits = <7 4>;
  };
  efuse_usb_cc2_4_7_k_cal: usb_cc2_4_7_k_cal@1D9 {
   reg = <0x1D9 0x1>;
   bits = <3 4>;
  };
  efuse_usb_cc2_12_k_cal: usb_cc2_12_k_cal@1D9 {
   reg = <0x1D9 0x2>;
   bits = <7 4>;
  };
  efuse_top_iddq: top_iddq@1DA {
   reg = <0x1DA 0x2>;
   bits = <3 6>;
  };
  efuse_cpu_iddq: cpu_iddq@1DB {
   reg = <0x1DB 0x1>;
   bits = <1 6>;
  };
  efuse_usb_dp_dm: usb_dp_dm@1DC {
   reg = <0x1DC 0x1>;
   bits = <0 4>;
  };
  efuse_cc_cal: cc_cal@1DC {
   reg = <0x1DC 0x4>;
   bits = <4 24>;
  };
  efuse_chip_id: chip_id@200 {
   reg = <0x200 0x10>;
   bits = <0 128>;
  };
  efuse_prog_rvd: prog_rvd@3FC {
   reg = <0x3FC 0x4>;
   bits = <0 32>;
  };
 };

 sb2_lock0: sb2-lock@9801A000 {
  compatible = "realtek,sb2-sem";
  reg = <0x9801A000 0x4>;
 };


 osc27M: osc27M {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <27000000>;
  clock-output-names = "osc27M";
 };


 crt_mmio: mmio@98000000 {
  compatible = "realtek,mmio";
  reg = <0x98000000 0x600>;
  realtek,sb2-lock = <&sb2_lock0>;
 };

 iso_mmio: mmio@98007088 {
  compatible = "realtek,mmio";
  reg = <0x98007088 0x8>;
  realtek,sb2-lock = <&sb2_lock0>;
 };


 clk_en_1: clk-en@9800000c {
  compatible = "realtek,clock-gate-controller";
  reg = <0x9800000c 0x4>;
  #clock-cells = <1>;
  realtek,mmio = <&crt_mmio 0xc>;
  clock-output-names =
   "clk_en_misc",
   "clk_en_pcie0",
   "clk_en_sata_0",
   "clk_en_gspi",
   "clk_en_usb",
   "",
   "clk_en_iso_misc",
   "clk_en_sata_alive_0",
   "clk_en_hdmi",
   "clk_en_etn",
   "",
   "",
   "",
   "",
   "",
   "",
   "clk_en_lvds",
   "clk_en_se",
   "",
   "clk_en_cp",
   "clk_en_md",
   "clk_en_tp",
   "",
   "clk_en_nf",
   "clk_en_emmc",
   "clk_en_cr",
   "clk_en_sdio_ip",
   "clk_en_mipi",
   "clk_en_emmc_ip",
   "",
   "clk_en_sdio",
   "clk_en_sd_ip";
  ignore-unused-clocks =
   "clk_en_misc",
   "clk_en_iso_misc",
   "clk_en_cp",
   "clk_en_md",
   "clk_en_tp",
   "clk_en_hdmi";
  ignore-pm-clocks =
   "clk_en_hdmi";
 };

 clk_en_2: clk-en@98000010 {
  compatible = "realtek,clock-gate-controller";
  reg = <0x98000010 0x4>;
  #clock-cells = <1>;
  realtek,mmio = <&crt_mmio 0x10>;
  clock-output-names =
   "clk_en_nat",
   "clk_en_misc_i2c_5",
   "",
   "clk_en_jpeg",
   "",
   "clk_en_pcie1",
   "clk_en_misc_sc",
   "clk_en_cbus_tx",
   "",
   "",
   "clk_en_misc_rtc",
   "",
   "",
   "clk_en_misc_i2c_4",
   "clk_en_misc_i2c_3",
   "clk_en_misc_i2c_2",
   "clk_en_misc_i2c_1",
   "",
   "",
   "",
   "",
   "",
   "",
   "",
   "clk_en_hdmirx",
   "clk_en_sata_1",
   "clk_en_sata_alive_1",
   "clk_en_ur2",
   "clk_en_ur1",
   "clk_en_fan",
   "clk_en_dcphy_0",
   "clk_en_dcphy_1";
  ignore-unused-clocks =
   "clk_en_dcphy_0",
   "clk_en_dcphy_1";
 };

 clk_en_3: clk-en@98000450 {
  compatible = "realtek,clock-gate-controller";
  status = "disabled";
  reg = <0x98000450 0x4>;
  #clock-cells = <1>;
  clock-output-names =
   "",
   "",
   "clk_en_lsadc";
 };

 iclk_en: clk-en@9800708c {
  compatible = "realtek,clock-gate-controller";
  reg = <0x9800708c 0x4>;
  #clock-cells = <1>;
  realtek,mmio = <&iso_mmio 0x4>;
  clock-output-names =
   "",
   "",
   "clk_en_misc_cec0",
   "clk_en_cbusrx_sys",
   "clk_en_cbustx_sys",
   "clk_en_cbus_sys",
   "clk_en_cbus_osc",
   "clk_en_misc_ir",
   "clk_en_misc_ur0",
   "clk_en_i2c0",
   "clk_en_i2c1",
   "clk_en_etn_250m",
   "clk_en_etn_sys";
 };

 cc: clock-controller@98000000 {
  compatible = "realtek,clock-controller";
  reg = <0x98000000 0x600>;
  #clock-cells = <1>;
  realtek,mmio = <&crt_mmio 0x0>;
 };


 rst1: soft-reset@98000000 {
  compatible = "realtek,reset-controller";
  reg = <0x98000000 0x4>;
  realtek,mmio = <&crt_mmio 0x0>;
  #reset-cells = <1>;
  pm-ignore-bits = <0x00001000>;
 };

 srst1: shadow-soft-reset@98000000 {
  compatible = "realtek,reset-controller";
  reg = <0x98000000 0x4>;
  realtek,mmio = <&crt_mmio 0x0>;
  #reset-cells = <1>;
  pm-ignore-bits = <0x00001000>;
 };

 rst2: soft-reset@98000004 {
  compatible = "realtek,reset-controller";
  reg = <0x98000004 0x4>;
  realtek,mmio = <&crt_mmio 0x4>;
  #reset-cells = <1>;
 };

 rst3: soft-reset@98000008 {
  compatible = "realtek,reset-controller";
  reg = <0x98000008 0x4>;
  realtek,mmio = <&crt_mmio 0x8>;
  #reset-cells = <1>;
 };

 rst4: soft-reset@98000050 {
  compatible = "realtek,reset-controller";
  reg = <0x98000050 0x4>;
  realtek,mmio = <&crt_mmio 0x50>;
  #reset-cells = <1>;
 };

 irst: soft-reset@98007088 {
  compatible = "realtek,reset-controller";
  reg = <0x98007088 0x4>;
  realtek,mmio = <&iso_mmio 0x0>;
  #reset-cells = <1>;
 };

 asr1: async-soft-reset@98000000 {
  compatible = "realtek,reset-controller";
  reg = <0x98000000 0x4>;
  realtek,mmio = <&crt_mmio 0x0>;
  #reset-cells = <1>;
  async-group = <0>;
 };

 asr2: async-soft-reset@98000004 {
  compatible = "realtek,reset-controller";
  reg = <0x98000004 0x4>;
  realtek,mmio = <&crt_mmio 0x4>;
  #reset-cells = <1>;
  async-group = <0>;
 };

 pd0: power-controller@98000000 {
  reg = <0x98000000 0x1000>;
  compatible = "realtek,rtd129x-crt-power", "simple-bus";
  resets = <&srst1 13>, <&srst1 14>, <&srst1 15>,
   <&srst1 1>;
  reset-names = "ve1", "ve2", "ve3", "nat";
  #power-domain-cells = <1>;
 };
};
# 4 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
/include/ "rtd-1295-pinctrl.dtsi"
/include/ "rtd-1295-irda.dtsi"
/include/ "rtd-1296-usb.dtsi"
/include/ "rtd-1296-sata.dtsi"
/include/ "rtd-1295-hdmirxEDID.dtsi"
/include/ "rtd-129x-dcsys-debug.dtsi"

/{
 compatible = "realtek,rtd1296";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x9801AA44>;
   next-level-cache = <&a53_l2>;
   clocks = <&cc 0>;
   cpu-supply = <&cpu_supp>;
   operating-points-v2 = <&cpu_opps>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x1>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x9801AA44>;
   next-level-cache = <&a53_l2>;
   clocks = <&cc 0>;
   cpu-supply = <&cpu_supp>;
   operating-points-v2 = <&cpu_opps>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x02>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x9801AA44>;
   next-level-cache = <&a53_l2>;
   clocks = <&cc 0>;
   cpu-supply = <&cpu_supp>;
   operating-points-v2 = <&cpu_opps>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x03>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x9801AA44>;
   next-level-cache = <&a53_l2>;
   clocks = <&cc 0>;
   cpu-supply = <&cpu_supp>;
   operating-points-v2 = <&cpu_opps>;
   #cooling-cells = <2>;
  };

  a53_l2: l2-cache {
   compatible = "cache";
  };
 };

 soc@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x98000000 0x70000>;
  compatible = "simple-bus";
  device_type = "soc";
  ranges;


 };



 arch_timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 0xf08>,
   <1 14 0xf08>,
   <1 11 0xf08>,
   <1 10 0xf08>;
  clock-frequency = <27000000>;
 };

 gic: interrupt-controller@FF010000 {
  compatible = "arm,cortex-a15-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0xFF011000 0x1000>,
   <0xFF012000 0x1000>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 48 4>;
  interrupt-affinity = <&A53_0>,
   <&A53_1>,
   <&A53_2>,
   <&A53_3>;
 };

 pinctrl: pinctrl@9801A000 {
  compatible = "realtek,rtk129x-pinctrl";
  reg = <0x9801A000 0x97c>,
   <0x9804d000 0x010>,
   <0x98012000 0x640>,
   <0x98007000 0x340>;
  #gpio-range-cells = <3>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdcard_pins_low>,
   <&sdcard_pins_high>,
   <&uart0_pins>,
   <&uart1_pins>,
   <&uart2_pins_0>,
   <&pcie1_clk_pins>,
   <&pcie2_clk_pins>,
   <&rgmii0_pins>,
   <&spdif_pins>,
   <&pwm0_0_pins>,
   <&etn_led_pins>;
  status = "okay";
 };

 mux_intc: intc@9801B000 {
  compatible = "Realtek,rtk-irq-mux";
  Realtek,mux-nr = <2>;
  #interrupt-cells = <2>;
  interrupt-controller;
  reg = <0x9801B000 0x100>,
   <0x98007000 0x100>;
  interrupts = <0 40 4>, <0 41 4>;
  intr-status = <0xc>, <0x0>;
  intr-en = <0x80>, <0x40>;
  status = "okay";
 };

 rtk_misc_gpio: rtk_misc_gpio@9801b100 {
  compatible = "realtek,rtk-misc-gpio-irq-mux";
  gpio-controller;
  #gpio-cells = <3>;
  Realtek,gpio_base = <0>;
  Realtek,gpio_numbers = <101>;
  interrupt-parent = <&mux_intc>;
  #interrupt-cells = <1>;
  interrupt-controller;
  interrupts = <0 19>, <0 20>;
  reg = <0x9801b000 0x100>,
   <0x9801b100 0x100>;
  gpio-ranges = <&pinctrl 0 0 101>;
  status = "okay";
 };

 rtk_iso_gpio: rtk_iso_gpio@98007100 {
  compatible = "realtek,rtk-iso-gpio-irq-mux";
  gpio-controller;
  #gpio-cells = <3>;
  Realtek,gpio_base = <101>;
  Realtek,gpio_numbers = <35>;
  interrupt-parent = <&mux_intc>;
  #interrupt-cells = <1>;
  interrupt-controller;
  interrupts = <1 19>, <1 20>;
  reg = <0x98007000 0x100>,
   <0x98007100 0x100>;
  gpio-ranges = <&pinctrl 0 101 35>;
  status = "okay";
 };

 rbus@98000000 {
  compatible = "realtek,uio";
  reg = <0x98000000 0x200000>;
  status = "okay";
 };

 md@9800b000 {
  compatible = "realtek,md";
  reg = <0x9800b000 0x1000>;
  interrupts = <0 38 4>;
  clocks = <&clk_en_1 20>;
  resets = <&rst1 26>;
  status = "okay";
 };

 se@9800c000 {
  compatible = "realtek,se";
  reg = <0x9800c000 0x1000>;
  interrupts = <0 20 4>;
  clocks = <&clk_en_1 17>;
  resets = <&rst1 22>;
  power-domains = <&pd0 5>;
  status = "okay";
 };

 refclk@9801b540 {
  compatible = "realtek,uio";
  reg = <0x9801b000 0x1000>;
  status = "okay";
 };

 hdmitx@9800D000 {
  compatible = "realtek,rtd129x-hdmitx";
  reg = <0x9800d000 0x560>,
   <0x98007200 0x4>;
  gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>;
  clocks = <&clk_en_1 8>;
  clock-names = "clk_en_hdmi";
  resets = <&rst1 12>;
  reset-names = "rstn_hdmi";
  status = "okay";

  scdc_rr {
   enable-scdc-rr = <0>;
   interrupt-parent = <&mux_intc>;
   #interrupt-cells = <1>;
   interrupt-controller;
   interrupts = <1 31>;
  };
 };

 hdcptx@9800D000 {
  compatible = "realtek,rtk129x-hdcptx";
  reg = <0x9800d000 0x400>;
  interrupts = <0 31 4>;
  status = "okay";
 };

 hdmirx@98034000 {
  compatible = "Realtek,rtk-mipi-top";
  reg = <0x98037000 0xE0>,
   <0x98034000 0xF54>,
   <0x98035F00 0x2C>,
   <0x98037700 0x98>,
   <0x98004000 0xF0>,
   <0x98004100 0x104>;
  interrupts = <0 23 4>;
  gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
  power-saving = <0>;
  clocks = <&clk_en_2 24>,
   <&clk_en_1 27>,
   <&clk_en_2 7>,
   <&iclk_en 6>,
   <&iclk_en 5>,
   <&iclk_en 4>,
   <&iclk_en 3>,
   <&clk_en_1 21>,
   <&clk_en_1 19>;
  clock-names = "hdmirx",
   "mipi",
   "cbus_tx",
   "cbus_osc",
   "cbus_sys",
   "cbustx_sys",
   "cbusrx_sys",
   "tp",
   "cp";
  resets = <&rst4 5>,
   <&rst4 12>,
   <&rst1 30>,
   <&rst2 30>,
   <&irst 13>,
   <&irst 5>,
   <&irst 6>,
   <&rst1 27>,
   <&rst1 25>;
  reset-names = "hdmirx",
   "hdmirx_wrap",
   "mipi",
   "cbus_tx",
   "cbus",
   "cbustx",
   "cbusrx",
   "tp",
   "cp";
  power-domains = <&pd0 7>;
  status = "okay";
 };

 uart0: serial0@98007800 {
  compatible = "snps,dw-apb-uart";
  interrupt-parent = <&mux_intc>;
  reg = <0x98007800 0x400>,
   <0x98007000 0x100>;
  interrupts-st-mask = <0x4>;
  interrupts = <1 2>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&iclk_en 8>;
  clock-frequency = <27000000>;
  status = "okay";
 };

 uart1: serial1@9801B200 {
  compatible = "snps,dw-apb-uart";
  interrupt-parent = <&mux_intc>;
  reg = <0x9801B200 0x100>,
   <0x9801B00c 0x100>;
  interrupts-st-mask = <0x8>;
  interrupts = <0 3>, <0 5>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&clk_en_2 28>;
  resets = <&rst2 28>;

  clock-frequency = <0>;
  status = "okay";
 };

 uart2: serial2@9801B400 {
  compatible = "snps,dw-apb-uart";
  interrupt-parent = <&mux_intc>;
  reg = <0x9801B400 0x100>,
   <0x9801B00c 0x100>;
  interrupts-st-mask = <0x100>;
  interrupts = <0 8>, <0 13>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&clk_en_2 27>;
  resets = <&rst2 27>;

  clock-frequency = <0>;
  status = "disabled";
 };

 nic: gmac@98016000 {
  compatible = "Realtek,r8168";
  reg = <0x98016000 0x1000>,
   <0x98007000 0x1000>;
  interrupts = <0 22 4>;
  rtl-config = <1>;
  mac-version = <42>;
  rtl-features = <2>;
  output-mode = <0>;
  rgmii-voltage = <1>;
  rgmii-tx-delay = <0>;
  rgmii-rx-delay = <0>;
  ext-phy-id = <1>;
  clocks = <&iclk_en 11>,
   <&iclk_en 12>;
  clock-names = "etn_250m",
   "etn_sys";
  resets = <&irst 9>,
   <&irst 10>;
  reset-names = "gmac",
   "gphy";
  status = "okay";
 };

 hwnat: gmac@98060000 {
  compatible = "Realtek,rtd1295-hwnat";
  reg = <0x98060000 0x170000>,
   <0x98000000 0x20000>,
   <0x9803FF00 0x100>;
  interrupts = <0 24 4>;
  offload_enable = <0>;
  rgmii_voltage = <1>;
  rgmii0_tx_delay = <0>;
  rgmii0_rx_delay = <4>;
  rgmii1_tx_delay = <0>;
  rgmii1_rx_delay = <4>;
  rgmii_enable = <1>;
  mac0_enable = <1>;
  mac0_mode = <0>;
  mac5_conn_to = <0>;
  mac0_phy_id = <2>;
  mac4_phy_id = <4>;
  mac5_phy_id = <1>;

  led_mode = <1>;
  gpio_link_led_enable = <0>;
  gpios = <&rtk_iso_gpio 27 1 0>;

  led-gpios = <&rtk_iso_gpio 27 1 0>;
  gpio_link_led_pattern = <0 1 1 1>;

  local-mac-address = [00 01 73 00 00 01];

  clocks = <&cc 9>,
   <&clk_en_1 2>,
   <&clk_en_1 7>,
   <&clk_en_2 25>,
   <&clk_en_2 26>,
   <&cc 10>,
   <&clk_en_2 0>,
   <&iclk_en 11>,
   <&iclk_en 12>;
  clock-names = "pll_ddsa",
   "sata_0",
   "sata_alive_0",
   "sata_1",
   "sata_alive_1",
   "pll_ddsb",
   "nat",
   "etn_250m",
   "etn_sys";
  resets = <&rst1 5>,
   <&rst1 7>,
   <&rst1 10>,
   <&rst1 11>,
   <&rst2 31>,
   <&rst1 1>,
   <&irst 9>,
   <&irst 10>;
  reset-names = "sata_0",
   "sata_phy_0",
   "sata_phy_pow_0",
   "sata_func_exist_0",
   "rstn_sds_phy",
   "nat",
   "gmac",
   "gphy";
  power-domains = <&pd0 4>;
  status = "disabled";
 };

 timer0@9801B000 {
  compatible = "realtek,rtk-timer0";
  reg = <0x9801B000 0x600>,
   <0xFF018000 0x10>;
  interrupts = <0 17 4>;
  clock-frequency = <27000000>;
  status = "okay";
 };

 timer1@9801B000 {
  compatible = "realtek,rtk-timer1";
  reg = <0x9801B000 0x600>,
   <0xFF018000 0x10>;
  interrupts = <0 18 4>;
  clock-frequency = <27000000>;
  status = "okay";
 };

 pcie@9804E000 {
  compatible = "realtek,rtk-pcie-slot1";
  reg = <0x9804E000 0x00001000
   0x9804F000 0x00001000
   0x9801C600 0x00000100
   0x9801A000 0x00000300
   0x98012000 0x00001000>;
  interrupt-names = "rtk-pcie1-intr";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 61 4>;
  bus-range = <0x00 0xff>;
  linux,pci-domain = <0>;
  device_type = "pci";
  gpios = <&rtk_iso_gpio 29 1 0 >;
  #size-cells = <2>;
  #address-cells = <3>;
  num-lanes = <1>;
  ranges = <0x02000000 0x00000000 0xC0000000 0xC0000000 0x00000000 0x01000000
   0x01000000 0x00000000 0x00030000 0x00030000 0x00000000 0x00010000>;
  resets = <&rst2 8>,
   <&rst2 13>,
   <&rst2 14>,
   <&rst2 15>,
   <&rst2 6>,
   <&rst2 7>,
   <&rst4 13>;
  reset-names = "rstn",
   "core",
   "power",
   "nonstitch",
   "stitch",
   "phy",
   "phy_mdio";
  clocks = <&clk_en_1 1>;
  status = "okay";
  phys_a = <0x31810801>,
   <0xB2001101>,
   <0x00100001>;
  phys_b = <0x00000003>,
   <0x00900001>,
   <0x40080401>,
   <0x5AC10801>,
   <0x32b40f01>,
   <0x72001101>;
 };

 pcie2@9803B000 {
  compatible = "realtek,rtk-pcie-slot2";
  reg = <0x9803B000 0x00001000
   0x9803C000 0x00001000
   0x9801C600 0x00000100
   0x9801A000 0x00000300
   0x98012000 0x00001000>;
  interrupt-names = "rtk-pcie2-intr";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 62 4>;
  bus-range = <0x00 0xff>;
  linux,pci-domain = <1>;
  device_type = "pci";
  gpios = <&rtk_iso_gpio 30 1 0>;
  #size-cells = <2>;
  #address-cells = <3>;
  num-lanes = <1>;
  ranges = <0x02000000 0x00000000 0xC1000000 0xC1000000 0x00000000 0x01000000
   0x01000000 0x00000000 0x00040000 0x00040000 0x00000000 0x00010000>;
  speed-mode = <0>;
  resets = <&rst2 17>,
   <&rst2 20>,
   <&rst2 21>,
   <&rst2 22>,
   <&rst2 19>,
   <&rst2 16>,
   <&rst4 14>;
  reset-names = "rstn",
   "core",
   "power",
   "nonstitch",
   "stitch",
   "phy",
   "phy_mdio";
  clocks = <&clk_en_2 5>;
  status = "okay";
  phys = <0x00000003>,
   <0x27E90301>,
   <0x52F50401>,
   <0xead70501>,
   <0x000c0601>,
   <0xa6530a01>,
   <0xC4662001>,
   <0x8EA01B01>,
   <0x8EA05B01>,
   <0xa84a0101>,
   <0xb8032b01>,
   <0x27e94301>,
   <0x52f54401>,
   <0xead74501>,
   <0x000c4601>,
   <0xa6534a01>,
   <0xd4776001>,
   <0xa84a4101>,
   <0xa8036b01>,
   <0x01225a01>,
   <0x521C0901>,
   <0x501C0901>,
   <0x521C0901>,
   <0x08282401>,
   <0x08286401>;
 };

 sdio@98010A00 {
  compatible = "Realtek,rtk1295-sdio";
  gpios = <&rtk_iso_gpio 23 1 1>;
  reg = <0x98010c00 0x200>,
   <0x98000000 0x200000>;
  interrupts = <0 45 4>;
  clocks = <&clk_en_1 30>,
   <&clk_en_1 26>;
  clock-names = "sdio",
   "sdio_ip";
  resets = <&rst2 12>;
  status = "okay";
 };

 sdmmc@98010400 {
  compatible = "Realtek,rtk1295-sdmmc";
  gpios = <&rtk_misc_gpio 99 1 0>;
  reg = <0x98000000 0x400>,
   <0x98010400 0x200>,
   <0x9801A000 0x400>,
   <0x98012000 0xa00>,
   <0x98010A00 0x40>;
  interrupts = <0 44 4>;
  resets = <&rst2 10>;
  clocks = <&clk_en_1 25>,
   <&clk_en_1 31>;
  clock-names = "cr",
   "sd_ip";
  status = "okay";
 };

 emmc@98012000 {
  compatible = "Realtek,rtk1295-emmc";
  reg = <0x98012000 0xa00>,
   <0x98000000 0x600>,
   <0x9801A000 0x80>,
   <0x9801B000 0x150>;
  interrupts = <0 42 4>;
  speed-step = <2>;
  clocks = <&clk_en_1 24>,
   <&clk_en_1 28>,
   <&clk_en_1 25>;
  clock-names = "emmc",
   "emmc_ip",
   "cr";
  resets = <&rst2 11>;
  reset-names = "emmc";
  status = "okay";
  pddrive_nf_s0 = <1 0x77 0x77 0x77 0x33>;
  pddrive_nf_s2 = <1 0xbb 0xbb 0xbb 0x33>;
  phase_tuning = <0 0>;
 };

 pu_pll@98000000 {
  compatible = "Realtek,rtk1295-pu_pll";
  reg = <0x98000000 0x200>;
 };

 jpeg@9803e000 {
  compatible = "Realtek,rtk1295-jpeg";
  reg = <0x9803e000 0x1000>,
   <0x98000000 0x200>,
   <0x98007000 0x30>;
  interrupts = <0 52 4>;
  clocks = <&clk_en_2 3>;
  clock-names = "jpeg";
  resets = <&rst2 1>;
  status = "okay";
 };

 ve1@98040000 {
  compatible = "Realtek,rtk1295-ve1";
  reg = <0x98040000 0x8000>,
   <0x98000000 0x200>,
   <0x98007000 0x30>;
  interrupts = <0 53 4>, <0 54 4>;
  clocks = <&cc 15>,
   <&cc 16>;
  clock-names = "clk_ve1",
   "clk_ve2";
  resets = <&rst1 13>,
   <&rst1 14>;
  reset-names = "ve1",
   "ve2";
  status = "okay";
 };

 ve3@98048000 {
  compatible = "Realtek,rtk1295-ve3";
  reg = <0x98048000 0x4000>,
   <0x98000000 0x200>,
   <0x98007000 0x30>;
  interrupts = <0 55 4>;
  clocks = <&cc 17>;
  resets = <&rst1 15>;
  status = "okay";
 };

 scpu_wrapper@9801d000 {
  compatible = "Realtek,rtk-scpu_wrapper";
  reg = <0x9801d000 0x500>;
  interrupts = <0 46 4>;
  status = "okay";
 };

 sb2_lock_avlog: sb2-lock@9801A63C {
  reg = <0x9801A63C 0x4>;
  compatible = "realtek,sb2-sem", "realtek,sb2-sem-avlog";
 };

 sb2@9801a000 {
  compatible = "Realtek,rtk-sb2";
  reg = <0x9801a000 0x900>;
  interrupts = <0 36 4>;
  status = "okay";
 };

 rpc@9801a104 {
  compatible = "Realtek,rtk-rpc";
  reg = <0x9801a104 0xc>,
   <0x01ffe000 0x4000>,
   <0x0001f000 0x1000>,
   <0x9801a020 0x4>;
  interrupts = <0 33 4>;
  status = "okay";
 };

 irda@98007400 {
  compatible = "Realtek,rtk-irda";
  interrupt-parent = <&mux_intc>;
  reg = <0x98007000 0x400>,
   <0x98007400 0x100>;
  interrupts = <1 5>;
  pinctrl-names = "default";
  pinctrl-0 = <&ir_rx_pins>,
       <&ir_tx_pins>;
  resets = <&irst 1>;
  clocks = <&iclk_en 7>;
  status = "okay";
 };

 rtc@9801B600 {
  compatible = "realtek,rtk-rtc";
  reg = <0x9801B600 0x100>,
   <0x98007000 0x100>;
  rtc-base-year = <2014>;
  clocks = <&clk_en_2 10>;
  status = "okay";
 };

 watchdog@0x98007680 {
  compatible = "realtek,rtk-watchdog";
  reg = <0x98007680 0x100>;
  rst-oe = <0>;
  timeout-sec = <20>;
  status = "okay";
 };

 rtk-rstctrl@0x98007000 {
  compatible = "Realtek,rtk-rstctrl";
  reg = <0x98007600 0x100>;
  rst-reg-offset = <0x40>;
 };

 i2c_0: i2c@0x98007D00 {
  compatible = "realtek,rtk-i2c";
  reg = <0x98007D00 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <1 8>;
  i2c-num = <0>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&iclk_en 9>;
  resets = <&irst 11>;
 };

 i2c_1: i2c@0x98007C00 {
  compatible = "realtek,rtk-i2c";
  reg = <0x98007C00 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <1 11>;
  i2c-num = <1>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_1>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&iclk_en 10>;
  resets = <&irst 12>;
 };

 i2c_2: i2c@0x9801B700 {
  compatible = "realtek,rtk-i2c";
  reg = <0x9801B700 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <0 26>;
  i2c-num = <2>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_2>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_2 15>;
  resets = <&rst2 25>;
 };

 i2c_3: i2c@0x9801B900 {
  compatible = "realtek,rtk-i2c";
  reg = <0x9801B900 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <0 23>;
  i2c-num = <3>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_3>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_2 14>;
  resets = <&rst2 24>;
 };

 i2c_4: i2c@0x9801BA00 {
  compatible = "realtek,rtk-i2c";
  reg = <0x9801BA00 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <0 15>;
  i2c-num = <4>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_2 13>;
  resets = <&rst2 23>;
 };

 i2c_5: i2c@0x9801BB00 {
  compatible = "realtek,rtk-i2c";
  reg = <0x9801BB00 0x400>;
  interrupt-parent = <&mux_intc>;
  interrupts = <0 14>;
  i2c-num = <5>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_5>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_2 1>;
  resets = <&rst2 18>;

  rts5400@6A {
   compatible = "rtk-rts5400";
   status = "disabled";
   reg = <0x6A>;
   realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>;
  };
 };

 spi_0: spi@9801BD00 {
  compatible = "Realtek,rtk129x-spi";
  reg = <0x9801BD00 50>;
  pinctrl-names = "default";
  pinctrl-0 = <&gspi_pins>;
  spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
  clocks = <&clk_en_1 3>;
  resets = <&rst1 3>;
  status = "okay";
 };

 pwm: pwm@980070D0 {
  compatible = "Realtek,rtd1295-pwm";
  #pwm-cells = <2>;
  reg = <0x980070D0 0xC>;
  status = "okay";
  pwm_0 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <5>;
  };
  pwm_1 {
   enable = <1>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
  pwm_2 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
  pwm_3 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
 };

 rtk-lsadc@0x98012800 {
  compatible = "Realtek,rtk-lsadc";
  interrupt-parent = <&mux_intc>;
  interrupts = <0 21>, <0 22>;
  reg = <0x9801B00C 0x4>,
   <0x98012800 0x200>,
   <0x9800034C 0x4>;
  status = "disabled";
  clk_gating_en = <1>,
      <1>;
  vdd_mux_sel = <0>;
  vdd_mux1 = <0>;
  vdd_mux2 = <0>;
  vdd_mux_en = <1>;

  rtk-lsadc0-pad0 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <32>;
  };

  rtk-lsadc0-pad1 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <1>;
   voltage_threshold = <16>;
  };

  rtk-lsadc1-pad0 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <32>;
   detect_range_ctrl = <0>;
  };

  rtk-lsadc1-pad1 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <16>;
   detect_range_ctrl = <1>;
  };
 };

 cec0@98037800 {
  compatible = "Realtek,rtk-cec0";
  reg = <0x98037800 0xe0>,
   <0x98007000 0x100>,
   <0x98037500 0x100>;
  interrupts = <0 26 4>;
  module-enable = <1>;
  clocks = <&cc 5>,
   <&iclk_en 6>,
   <&iclk_en 5>,
   <&iclk_en 4>,
   <&iclk_en 3>;
  clock-names = "sys",
   "cbus_osc",
   "cbus_sys",
   "cbustx_sys",
   "cbusrx_sys";
  resets = <&irst 13>,
   <&irst 5>,
   <&irst 6>;
  reset-names = "cbus",
   "cbustx",
   "cbusrx";
  status = "okay";
 };

 rfkill: rfkilligpio {
  compatible = "realtek,rfkill";
  gpios = <&rtk_iso_gpio 24 1 0>;
  status = "disabled";
 };

 rtk-gpio-regulator {
  compatible = "rtkgpio-regulator";
  gpios = <&rtk_iso_gpio 16 1 0>, <&rtk_iso_gpio 17 1 1>;

  status = "okay";
  vdd: rtkgpio_regulator {
   regulator-min-microvolt = <850000>;
   regulator-max-microvolt = <1050000>;
  };
 };

 power-management@0 {
  compatible = "Realtek,power-management";

  reg = <0x98000000 0x1800>,
   <0x98006000 0x1000>,
   <0x98007000 0x1000>,
   <0x98018000 0x2000>,
   <0x9801A000 0x1000>,
   <0x9801B000 0x1000>;
  suspend-mode = <0>;
  pwms = <&pwm 0 37878>;
  status = "okay";
 };

 dptx@9803D000 {
  compatible = "Realtek,rtk-dptx";
  reg = <0x9803D000 0x1000>, <0x98000000 0x1000>, <0x98009400 0x600>, <0x98005000 0x1000>;
  interrupts = <0 29 4>;
  clocks = <&clk_en_1 14>,
   <&clk_en_1 15>,
   <&clk_en_1 16>;
  clock-names = "clk_en_tve",
   "clk_en_vo",
   "clk_en_lvds";
  resets = <&rst4 15>,
   <&rst1 19>,
   <&rst1 20>,
   <&rst1 21>;
  reset-names = "dp",
   "tve",
   "vo",
   "lvds";
  status = "okay";
  dp_hpd {
   gpios = <&rtk_iso_gpio 7 0 0>;
   interrupt-parent = <&rtk_iso_gpio>;
   interrupts = <7>;
  };
 };

 mcp@0 {
  compatible = "Realtek,rtk-mcp";
  reg = <0x98015000 0x1000>,
   <0x98014000 0x1000>;
  status = "okay";
 };

 rtk_boot {
  compatible = "Realtek,rtk_boot";
  resume-entry-addr = <0x00021000>;
  status = "okay";
 };

 cpu_tm: thermal-sensor@9801D150 {
  compatible = "realtek,rtd129x-thermal-sensor";
  reg = <0x9801D150 0x1C>;
  #thermal-sensor-cells = <0>;

  userspace-trip = <&cpu_userspace 30000>;
  status = "okay";
 };

 cr_tm: thermal-sensor@980124B4 {
  compatible = "realtek,rtd129x-thermal-sensor";
  reg = <0x980124B4 0x1C>;
  #thermal-sensor-cells = <0>;
  status = "okay";
 };

 gpu: gpu@98050000 {
  compatible = "arm,mali-midgard";
  reg = <0x98050000 0xffff>;
  interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
  interrupt-names = "JOB", "MMU", "GPU";
  clocks = <&cc 12>;
  clock-names = "clk_mali";
  resets = <&rst1 18>;
  mali-supply = <&gpu_supp>;
  #cooling-cells = <2>;
  status = "okay";
  power-model {
   compatible = "arm,mali-simple-power-model";
   static-coefficient = <2427750>;
   dynamic-coefficient = <4687>;
   ts = <20000 2000 (-20) 2>;
   thermal-zone = "cpu-thermal";
  };
 };

 audio-in-device {
  compatible = "realtek,audio-in";
  status = "disabled";
 };

 audio-out-devices {
  compatible = "realtek,audio-out";
  status = "okay";
  dac {
   compatible = "dac";
   status = "okay";
  };
  spdif {
   compatible = "spdif";
   status = "okay";
  };
  i2s {
   compatible = "i2s";
   status = "okay";
  };
  hdmi {
   compatible = "hdmi";
   status = "okay";
  };
  global {
   compatible = "global";
   status = "okay";
  };
 };

 busfreq {
  compatible = "realtek,rtd129x-busfreq";
  enable = <1>;
  polling-ms = <1000>;
  clocks = <&cc 7>;
  status = "okay";

  clk-0 {
   clocks = <&cc 5>;
   rate = <128 256>;
  };
  clk-1 {
   clocks = <&cc 7>;
   rate = <200 459>;
  };
 };

 dvfs: dvfs {
 };

 thermal-zones {
  cpu_thermal: cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&cpu_tm>;

   trips {
    fan_alert0: fan-alert0 {
     temperature = <85000>;
     hysteresis = <3000>;
     type = "passive";
    };
    fan_alert1: fan-alert1 {
     temperature = <95000>;
     hysteresis = <3000>;
     type = "passive";
    };
    cpu_alert0: cpu-alert0 {
     temperature = <105000>;
     hysteresis = <3000>;
     type = "passive";
    };
    cpu_alert1: cpu-alert1 {
     temperature = <115000>;
     hysteresis = <3000>;
     type = "passive";
    };
    cpu_crit: cpu-crit {
     temperature = <130000>;
     hysteresis = <2000>;
     type = "critical";
    };
    gpu_alert0: gpu-alert0 {
     temperature = <95000>;
     hysteresis = <4000>;
     type = "passive";
    };
    gpu_alert1: gpu-alert1 {
     temperature = <100000>;
     hysteresis = <4000>;
     type = "passive";
    };
    cpu_userspace: cpu-userspace {
     temperature = <150000>;
     hysteresis = <0>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device = <&A53_0 1 6>;
    };
    map1 {
     trip = <&cpu_alert1>;
     cooling-device = <&A53_0 7 10>;
    };
    map2 {
     trip = <&gpu_alert0>;
     cooling-device = <&gpu 2 2>;
    };
    map3 {
     trip = <&gpu_alert1>;
     cooling-device = <&gpu 5 5>;
    };
    map4 {
     trip = <&cpu_userspace>;
     cooling-device = <&A53_0 9 9>;
    };
   };
  };

  cr-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&cr_tm>;
  };
 };
};

# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-g2227-regulator.dtsi" 1
# 1 "./arch/arm64/boot/dts/include/dt-bindings/regulator/gmt,g22xx.h" 1
# 2 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-g2227-regulator.dtsi" 2

&i2c_0 {
 g2227: g2227@12 {
  compatible = "gmt,g2227";
  reg = <0x12>;
  status = "okay";
  powerkey {
   compatible = "gmt,g22xx-powerkey";
   status = "disabled";
  };
  poweroff {
   compatible = "gmt,g22xx-poweroff";
   system-power-controller;
   status = "disabled";
  };
  regulators {
   compatible = "gmt,g2227-regulator";
   status = "okay";
  };
 };
};
&g2227 {
 regulators {
  vd33_supp: dc1 {
   regulator-name = "vd33";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(1)>;
  };

  cpu_supp: dc2 {
   regulator-name = "cpudvs";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  gpu_supp: dc3 {
   regulator-name = "gpudvs";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-ramp-delay = <625>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  ddr_supp: dc4 {
   regulator-name = "ddr";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <1500000>;
   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-state-coldboot {
    regulator-off-in-suspend;
   };

  };
  iso_supp: dc5 {
   regulator-name = "iso";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
  };
  top_supp: dc6 {
   regulator-name = "top";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  vd18_supp: ldo2 {
   regulator-name = "ldo2";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <1900000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <((0))>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  l2_supp: ldo3 {
   regulator-name = "ldo3";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1200000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <((0))>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
 };
};
# 1176 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-gpu-dvfs.dtsi" 1



&gpu {
 operating-points =

  <620000 1100000>,
  <600000 1100000>,
  <580000 1075000>,
  <560000 1075000>,
  <540000 1050000>,
  <520000 1025000>,
  <500000 1000000>,
  <460000 1000000>,
  <440000 1000000>,
  <400000 1000000>,
  <380000 975000>;
};
# 1177 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
# 1 "arch/arm64/boot/dts/realtek/rtd129x/rtd-129x-cpu-dvfs.dtsi" 1
&dvfs {
 cpu_opps: opp-table-0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300mhz {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <800000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-400mhz {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <800000>;
   clock-latency-ns = <150000>;
   status = "disabled";
  };
  opp-500mhz {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <800000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-600mhz {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <825000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-700mhz {
   opp-hz = /bits/ 64 <700000000>;
   opp-microvolt = <850000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-800mhz {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <875000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-900mhz {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <900000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-1000mhz {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <925000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-1100mhz {
   opp-hz = /bits/ 64 <1100000000>;
   opp-microvolt = <962500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-1200mhz {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1012500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-1300mhz {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1062500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp-1400mhz {
   opp-hz = /bits/ 64 <1400000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <150000>;
   opp-suspend;
   status = "okay";
  };
 };
};
# 1177 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296.dtsi" 2
# 31 "arch/arm64/boot/dts/realtek/rtd129x/rtd-1296-qa-rescue-tee.dts" 2

/ {
 model= "Realtek_RTD1296";
 compatible = "Realtek,rtd-1296";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  linux,initrd-start = <(0x02200000)>;
  linux,initrd-end = <((0x02200000) + (0x00C00000))>;
  bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin loglevel=4";
 };

 memory@0 {
  device_type = "memory";
  reg = <0 0x40000000>;
 };
 firmware {
                optee {
                        compatible = "linaro,optee-tz";
                        method = "smc";
                };
        };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  rbus@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "rbus";
   reg = <(0x98000000) (0x00200000)>;
   rtk_rbus_barrier_flag;
  };

  common@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "common";
   reg = <(0x0001F000) (0x00001000)>;
  };

  ringbuf@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "ringbuf";
   reg = <(0x01ffe000) (0x00004000)>;
  };
 };

 timer {
  clock-frequency = <27000000>;
 };

 timer0 {
  clock-frequency = <27000000>;
 };

 timer1 {
  clock-frequency = <27000000>;
 };

 serial0 {
  clock-frequency = <27000000>;
 };

 rtk,ion {
  compatible = "Realtek,rtk-ion";
  #address-cells = <1>;
  #size-cells = <0>;
  rtk,ion-heap@0 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <0>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@1 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <1>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@4 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <4>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@8 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <8>;
   rtk,memory-reserve = <
    0x03000000
    0x00100000
    ((((1U << 1) | (1U << 2) | (1U << 7) | (1U << 3))))>;
  };

  rtk,ion-heap@7 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <7>;
   rtk,memory-reserve = <
    0x03100000
    0x06000000
    ((((1U << 1) | (1U << 2) | (1U << 7) | (1U << 3))))>;
  };
 };

 fb@0 {
  compatible = "Realtek,rtk-fb";
  reg = <0x22000000 0xA8C000>;
  buffer-cnt = <3>;
  resolution = <1920 1080>;
  fps = <60>;
 };

 test_vo@98005000 {
  compatible = "Realtek,rtk1295-test_vo";
  reg = <0x98005000 0x1000>,
   <0x9800D000 0x1000>,
   <0x98000000 0x1000>;

  interrupts = <0 34 4>;
 };

 rtk_misc_gpio: rtk_misc_gpio@9801b100 {
  gpios = <&rtk_misc_gpio 8 0 0>,
   <&rtk_misc_gpio 100 1 1>;
 };

 rtk_iso_gpio: rtk_iso_gpio@98007100 {
  gpios =<&rtk_iso_gpio 21 1 0>;
 };





  emmc@98012000 {
  compatible = "Realtek,rtk1295-emmc";
  pddrive_nf_s0 = <0x77 0x77 0x77 0x77 0x77>;
  pddrive_nf_s2 = <0xbb 0xbb 0xbb 0xbb 0xbb>;
 };

 rtk_avcpu {
  compatible = "Realtek,rtk-avcpu";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  crt@0 {
   reg = <0x98000000 0x200000>;
  };

  rpc@0 {
   reg = <(0x0001F000) (0x00001000)>;
  };
 };
};
