 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:50:51 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              73.00
  Critical Path Length:         19.28
  Critical Path Slack:          90.52
  Critical Path Clk Period:    110.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                691
  Buf/Inv Cell Count:              35
  Buf Cell Count:                  17
  Inv Cell Count:                  18
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       496
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1449.637371
  Noncombinational Area:  1290.543274
  Buf/Inv Area:             57.436546
  Total Buffer Area:            34.56
  Total Inverter Area:          22.87
  Macro/Black Box Area:      0.000000
  Net Area:                814.134111
  -----------------------------------
  Cell Area:              2740.180645
  Design Area:            3554.314756


  Design Rules
  -----------------------------------
  Total Number of Nets:           961
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  0.27
  Mapping Optimization:                1.40
  -----------------------------------------
  Overall Compile Time:                9.21
  Overall Compile Wall Clock Time:    10.13

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
