#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:23:45 2023
# Process ID: 766
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1
# Command line: vivado -log bd_1361_clock_throttling_aclk_kernel_00_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_clock_throttling_aclk_kernel_00_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/bd_1361_clock_throttling_aclk_kernel_00_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_1361_clock_throttling_aclk_kernel_00_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.848 ; gain = 89.953 ; free physical = 94863 ; free virtual = 118579
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_throttling_aclk_kernel_00_0
Command: synth_design -top bd_1361_clock_throttling_aclk_kernel_00_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1889
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.699 ; gain = 354.789 ; free physical = 92150 ; free virtual = 115936
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4639.617; parent = 3430.672; children = 1208.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_1361_clock_throttling_aclk_kernel_00_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/synth/bd_1361_clock_throttling_aclk_kernel_00_0.vhd:74]
	Parameter CLK_SLOW_DIV bound to: 1 - type: integer 
	Parameter SYNTH_SIZE bound to: 8 - type: integer 
	Parameter IS_VERSAL bound to: 0 - type: bool 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-3491] module 'shell_utils_clock_throttling' declared at '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:56' bound to instance 'U0' of component 'shell_utils_clock_throttling' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/synth/bd_1361_clock_throttling_aclk_kernel_00_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'shell_utils_clock_throttling' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:82]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'UP_CDC' of component 'xpm_cdc_single' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:159]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'LA_CDC' of component 'xpm_cdc_single' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:173]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174' bound to instance 'RST_CDC' of component 'xpm_cdc_async_rst' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:193]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174' bound to instance 'LCK_CDC' of component 'xpm_cdc_async_rst' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:205]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174' bound to instance 'SRT_CDC' of component 'xpm_cdc_async_rst' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:217]
INFO: [Synth 8-113] binding component instance 'ICCLK' to cell 'BUFG' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:235]
	Parameter CE_TYPE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-113] binding component instance 'ECCLK' to cell 'BUFGCE' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'FCLK' to cell 'BUFGCE' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:292]
WARNING: [Synth 8-614] signal 'Rst_Int' is read in the process but is not in the sensitivity list [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'shell_utils_clock_throttling' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'bd_1361_clock_throttling_aclk_kernel_00_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/synth/bd_1361_clock_throttling_aclk_kernel_00_0.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element Mbufg_Clrb_SR_reg was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:383]
WARNING: [Synth 8-3848] Net Clk_Out_Div in module/entity shell_utils_clock_throttling does not have driver. [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f1e8/hdl/shell_utils_clock_throttling_v2_0_vh_rfs.vhd:77]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk_Out_Div in module shell_utils_clock_throttling is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3500.645 ; gain = 428.734 ; free physical = 91813 ; free virtual = 115509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4770.070; parent = 3500.641; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3518.453 ; gain = 446.543 ; free physical = 91753 ; free virtual = 115450
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.883; parent = 3518.453; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3518.453 ; gain = 446.543 ; free physical = 91737 ; free virtual = 115434
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.883; parent = 3518.453; children = 1269.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3524.391 ; gain = 0.000 ; free physical = 91548 ; free virtual = 115245
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/bd_1361_clock_throttling_aclk_kernel_00_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/bd_1361_clock_throttling_aclk_kernel_00_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/bd_1361_clock_throttling_aclk_kernel_00_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_66/bd_1361_clock_throttling_aclk_kernel_00_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_1361_clock_throttling_aclk_kernel_00_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_1361_clock_throttling_aclk_kernel_00_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 5 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3638.957 ; gain = 0.000 ; free physical = 89580 ; free virtual = 113277
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3638.957 ; gain = 0.000 ; free physical = 89409 ; free virtual = 113106
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3638.957 ; gain = 567.047 ; free physical = 90795 ; free virtual = 114491
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.387; parent = 3638.957; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3638.957 ; gain = 567.047 ; free physical = 90779 ; free virtual = 114475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.387; parent = 3638.957; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/dont_touch.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for U0/LCK_CDC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/RST_CDC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/SRT_CDC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/LA_CDC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/UP_CDC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3638.957 ; gain = 567.047 ; free physical = 90761 ; free virtual = 114456
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.387; parent = 3638.957; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3638.961 ; gain = 567.051 ; free physical = 90643 ; free virtual = 114340
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.387; parent = 3638.957; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk_Out_Div in module shell_utils_clock_throttling is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3638.961 ; gain = 567.051 ; free physical = 90179 ; free virtual = 113904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2519.847; parent = 2374.204; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.387; parent = 3638.957; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/LCK_CDC/src_arst' to pin 'Locked'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/RST_CDC/src_arst' to pin 'Rst_In'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3887.379 ; gain = 815.469 ; free physical = 86326 ; free virtual = 110035
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.327; parent = 2805.488; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5156.809; parent = 3887.379; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3896.391 ; gain = 824.480 ; free physical = 86335 ; free virtual = 110043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.682; parent = 2805.843; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5165.824; parent = 3896.395; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3906.414 ; gain = 834.504 ; free physical = 86359 ; free virtual = 110067
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5175.848; parent = 3906.418; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85145 ; free virtual = 108854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85142 ; free virtual = 108851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85135 ; free virtual = 108844
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85128 ; free virtual = 108838
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85120 ; free virtual = 108830
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85113 ; free virtual = 108823
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |BUFGCE |     2|
|4     |CARRY8 |     1|
|5     |LUT1   |     4|
|6     |LUT2   |     2|
|7     |LUT3   |     8|
|8     |LUT4   |     1|
|9     |FDCE   |    12|
|10    |FDRE   |    25|
|11    |FDSE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.355 ; gain = 840.445 ; free physical = 85105 ; free virtual = 108815
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.906; parent = 2806.068; children = 145.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.785; parent = 3912.355; children = 1269.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3912.355 ; gain = 719.941 ; free physical = 85131 ; free virtual = 108842
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3912.359 ; gain = 840.445 ; free physical = 85129 ; free virtual = 108840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3912.359 ; gain = 0.000 ; free physical = 85132 ; free virtual = 108843
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3998.895 ; gain = 0.000 ; free physical = 84789 ; free virtual = 108506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Synth Design complete, checksum: f97ae385
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 3998.895 ; gain = 2045.480 ; free physical = 84969 ; free virtual = 108687
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/bd_1361_clock_throttling_aclk_kernel_00_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_clock_throttling_aclk_kernel_00_0, cache-ID = 24ce33b6320c53d3
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_aclk_kernel_00_0_synth_1/bd_1361_clock_throttling_aclk_kernel_00_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_clock_throttling_aclk_kernel_00_0_utilization_synth.rpt -pb bd_1361_clock_throttling_aclk_kernel_00_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:25:09 2023...
