Verilator Tree Dump (format 0x3900) from <e1200> to <e1217>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7200 <e227> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff9d0 <e366> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff8d0 <e431> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7200]
    1:2: VAR 0xaaaaab60e930 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab5f9940 <e869> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0xaaaaab5f9c90 <e456> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9ad0 <e871> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0xaaaaab5f9ad0 <e871> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0xaaaaab5f9fe0 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3: TRACEDECL 0xaaaaab5fa330 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3: TRACEDECL 0xaaaaab5fa680 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D
    1:2:3: TRACEDECL 0xaaaaab5fa9d0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q
    1:2:3: TRACEDECL 0xaaaaab5fad20 <e488> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_PosEdge_4Bit clock
    1:2:3: TRACEDECL 0xaaaaab5fb070 <e495> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_PosEdge_4Bit reset
    1:2:3: TRACEDECL 0xaaaaab609a40 <e502> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  LogicLeftShiftRegister_PosEdge_4Bit D
    1:2:3: TRACEDECL 0xaaaaab609d90 <e509> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  LogicLeftShiftRegister_PosEdge_4Bit Q
    1:2: CFUNC 0xaaaaab60dda0 <e873> {c7af}  _sequent__TOP__1
    1:2:3: ASSIGN 0xaaaaab6013f0 <e981> {c10ap} @dt=0xaaaaab607e40@(G/wu32/4)
    1:2:3:1: COND 0xaaaaab61f450 <e1074> {c10ar} @dt=0xaaaaab607e40@(G/wu32/4)
    1:2:3:1:1: CCAST 0xaaaaab6206d0 <e1103> {c9an} @dt=0xaaaaab603660@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0xaaaaab61f510 <e1098> {c9an} @dt=0xaaaaab603660@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab61f630 <e1068> {c10ar} @dt=0xaaaaab607e40@(G/wu32/4)  32'h0
    1:2:3:1:3: AND 0xaaaaab61f770 <e1053> {c10ar} @dt=0xaaaaab607e40@(G/wu32/4)
    1:2:3:1:3:1: CONST 0xaaaaab61f830 <e1043> {c10ar} @dt=0xaaaaab603cf0@(G/w32)  32'hf
    1:2:3:1:3:2: SHIFTL 0xaaaaab61f970 <e1044> {c12at} @dt=0xaaaaab607e40@(G/wu32/4)
    1:2:3:1:3:2:1: CCAST 0xaaaaab620790 <e1112> {c12ar} @dt=0xaaaaab607e40@(G/wu32/4) sz32
    1:2:3:1:3:2:1:1: VARREF 0xaaaaab61fa30 <e1107> {c12ar} @dt=0xaaaaab607e40@(G/wu32/4)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:3:2:2: CONST 0xaaaaab61fb50 <e221> {c12aw} @dt=0xaaaaab5f2750@(G/sw32)  32'sh1
    1:2:3:2: VARREF 0xaaaaab601af0 <e928> {c10an} @dt=0xaaaaab607e40@(G/wu32/4)  Q [LV] => VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab60ca40 <e875> {c1ai}  _eval
    1:2:3: IF 0xaaaaab60f630 <e674> {c7am}
    1:2:3:1: AND 0xaaaaab60f570 <e946> {c7ao} @dt=0xaaaaab603660@(G/wu32/1)
    1:2:3:1:1: CCAST 0xaaaaab620930 <e1121> {c7ao} @dt=0xaaaaab603660@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0xaaaaab60f270 <e1116> {c7ao} @dt=0xaaaaab603660@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: NOT 0xaaaaab60f4b0 <e945> {c7ao} @dt=0xaaaaab603660@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0xaaaaab620ad0 <e1130> {c7ao} @dt=0xaaaaab603660@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0xaaaaab60f390 <e1125> {c7ao} @dt=0xaaaaab603660@(G/wu32/1)  __Vclklast__TOP__clock [RV] <- VAR 0xaaaaab60e930 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:3:2: CCALL 0xaaaaab60df30 <e636> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab60dda0 <e873> {c7af}  _sequent__TOP__1
    1:2:4: ASSIGN 0xaaaaab60f1b0 <e949> {c2al} @dt=0xaaaaab603660@(G/wu32/1)
    1:2:4:1: VARREF 0xaaaaab60f090 <e947> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0xaaaaab60ef70 <e948> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab60e930 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab60cc00 <e877> {c1ai}  _eval_initial [SLOW]
    1:2:3: ASSIGN 0xaaaaab60eeb0 <e952> {c2al} @dt=0xaaaaab603660@(G/wu32/1)
    1:2:3:1: VARREF 0xaaaaab60ec70 <e950> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0xaaaaab60ed90 <e951> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab60e930 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab60e610 <e879> {c1ai}  _eval_settle [SLOW]
    1:2: CFUNC 0xaaaaab60e7a0 <e881> {c1ai}  _final [SLOW]
    1:2: CFUNC 0xaaaaab602c70 <e883> {c1ai}  _change_request
    1:2:3: CRETURN 0xaaaaab6030a0 <e694> {c1ai}
    1:2:3:1: CCALL 0xaaaaab602f90 <e695> {c1ai} _change_request_1 => CFUNC 0xaaaaab602e00 <e885> {c1ai}  _change_request_1
    1:2: CFUNC 0xaaaaab602e00 <e885> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0xaaaaab603160 <e696> {c1ai}
    1:2: CFUNC 0xaaaaab604330 <e887> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0xaaaaab604830 <e733> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0xaaaaab604920 <e739> {c1ai} @dt=0xaaaaab6049f0@(G/w64)
    1:2:3: TEXT 0xaaaaab604ad0 <e741> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab605af0 <e764> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0xaaaaab605be0 <e767> {c1ai} @dt=0xaaaaab6049f0@(G/w64)
    1:2:3: TEXT 0xaaaaab605cb0 <e769> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab607230 <e827> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0xaaaaab607320 <e830> {c1ai} @dt=0xaaaaab6049f0@(G/w64)
    1:2:3: TEXT 0xaaaaab6073f0 <e832> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0xaaaaab6044c0 <e889> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0xaaaaab60aff0 <e727> {c1ai}
    1:2:2:1: TEXT 0xaaaaab604650 <e728> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VLogicLeftShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab608da0 <e731> {c1ai}
    1:2:2:1: TEXT 0xaaaaab604740 <e730> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0xaaaaab604d50 <e744> {c1ai} traceFullSub0 => CFUNC 0xaaaaab604bc0 <e891> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0xaaaaab604bc0 <e891> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0xaaaaab604e60 <e746> {c2al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5f9fe0 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab604f30 <e953> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab605050 <e749> {c3al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa330 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab605120 <e954> {c3al} @dt=0xaaaaab603660@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab605240 <e752> {c4ar} @dt=0xaaaaab5ecb20@(G/w4) -> TRACEDECL 0xaaaaab5fa680 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D
    1:2:3:2: VARREF 0xaaaaab605310 <e955> {c4ar} @dt=0xaaaaab607e40@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab605430 <e755> {c5aw} @dt=0xaaaaab5ecb20@(G/w4) -> TRACEDECL 0xaaaaab5fa9d0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q
    1:2:3:2: VARREF 0xaaaaab605500 <e956> {c5aw} @dt=0xaaaaab607e40@(G/wu32/4)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab605620 <e893> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0xaaaaab60c430 <e757> {c1ai}
    1:2:2:1: TEXT 0xaaaaab6057b0 <e758> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VLogicLeftShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab605940 <e761> {c1ai}
    1:2:2:1: TEXT 0xaaaaab605a00 <e760> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0xaaaaab605da0 <e772> {c1ai}
    1:2:2:1: TEXT 0xaaaaab605e60 <e771> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0xaaaaab6060e0 <e775> {c1ai} traceChgSub0 => CFUNC 0xaaaaab605f50 <e895> {c1ai}  traceChgSub0
    1:2: CFUNC 0xaaaaab605f50 <e895> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0xaaaaab6064e0 <e910> {c2al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5f9fe0 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab6065b0 <e957> {c2al} @dt=0xaaaaab603660@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6066d0 <e788> {c3al} @dt=0xaaaaab5f5070@(G/w1) -> TRACEDECL 0xaaaaab5fa330 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab6067a0 <e958> {c3al} @dt=0xaaaaab603660@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6068c0 <e791> {c4ar} @dt=0xaaaaab5ecb20@(G/w4) -> TRACEDECL 0xaaaaab5fa680 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D
    1:2:3:2: VARREF 0xaaaaab606990 <e959> {c4ar} @dt=0xaaaaab607e40@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab606ab0 <e794> {c5aw} @dt=0xaaaaab5ecb20@(G/w4) -> TRACEDECL 0xaaaaab5fa9d0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q
    1:2:3:2: VARREF 0xaaaaab606b80 <e960> {c5aw} @dt=0xaaaaab607e40@(G/wu32/4)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab606ca0 <e897> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0xaaaaab606e30 <e821> {c1ai}
    1:2:2:1: TEXT 0xaaaaab606ef0 <e822> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VLogicLeftShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab607080 <e825> {c1ai}
    1:2:2:1: TEXT 0xaaaaab607140 <e824> {c1ai} "VLogicLeftShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0xaaaaab6085d0 <e860> {c1ai} @dt=0xaaaaab603ff0@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0xaaaaab6074e0 <e833> {c1ai}
    1:2:3:1: TEXT 0xaaaaab6075a0 <e834> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0xaaaaab607cb0 <e970> {c1ai} @dt=0xaaaaab608970@(G/nwu32/1)
    1:2:3:1: CONST 0xaaaaab607a90 <e964> {c1ai} @dt=0xaaaaab608970@(G/nwu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0xaaaaab6077b0 <e969> {c1ai} @dt=0xaaaaab608970@(G/nwu32/1)
    1:2:3:2:1: VARREF 0xaaaaab607690 <e844> {c1ai} @dt=0xaaaaab603ff0@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0xaaaaab6085d0 <e860> {c1ai} @dt=0xaaaaab603ff0@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0xaaaaab607870 <e845> {c1ai} @dt=0xaaaaab603cf0@(G/w32)  32'h0
    1:2: CFUNC 0xaaaaab620dc0 <e1132> {c1ai}  _eval_debug_assertions
    1:2:3: IF 0xaaaaab621470 <e1146> {c2al}
    1:2:3:1: AND 0xaaaaab6211b0 <e1147> {c2al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:3:1:1: VARREF 0xaaaaab620f50 <e1141> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab621070 <e1142> {c2al} @dt=0xaaaaab622e20@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0xaaaaab6212c0 <e1144> {c2al}
    1:2:3:2:1: TEXT 0xaaaaab621380 <e1145> {c2al} "Verilated::overWidthError("clock");"
    1:2:3: IF 0xaaaaab621b20 <e1164> {c3al}
    1:2:3:1: AND 0xaaaaab621880 <e1163> {c3al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:3:1:1: VARREF 0xaaaaab621540 <e1157> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab621660 <e1158> {c3al} @dt=0xaaaaab622e20@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0xaaaaab621970 <e1160> {c3al}
    1:2:3:2:1: TEXT 0xaaaaab621a30 <e1161> {c3al} "Verilated::overWidthError("reset");"
    1:2:3: IF 0xaaaaab6221d0 <e1181> {c4ar}
    1:2:3:1: AND 0xaaaaab621f30 <e1180> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)
    1:2:3:1:1: VARREF 0xaaaaab621bf0 <e1174> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab621d10 <e1175> {c4ar} @dt=0xaaaaab622e20@(G/w8)  8'hf0
    1:2:3:2: CSTMT 0xaaaaab622020 <e1177> {c4ar}
    1:2:3:2:1: TEXT 0xaaaaab6220e0 <e1178> {c4ar} "Verilated::overWidthError("D");"
    1:2: CFUNC 0xaaaaab6222d0 <e1183> {c1ai}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0xaaaaab6225b0 <e1186> {c2al}
    1:2:3:1: VARREF 0xaaaaab622490 <e1185> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [LV] => VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab622790 <e1190> {c3al}
    1:2:3:1: VARREF 0xaaaaab622670 <e1188> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [LV] => VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab622970 <e1194> {c4ar}
    1:2:3:1: VARREF 0xaaaaab622850 <e1192> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [LV] => VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0xaaaaab622b50 <e1198> {c5aw}
    1:2:3:1: VARREF 0xaaaaab622a30 <e1196> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [LV] => VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CUSE 0xaaaaab622c10 <e1200#> {c1ai}  VerilatedVcd [INT_FWD]
    2: CFILE 0xaaaaab623050 <e1201#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit__Syms.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab6233f0 <e1203#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit__Syms.h [SLOW]
    2: CFILE 0xaaaaab624800 <e1205#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit.h
    2: CFILE 0xaaaaab624a50 <e1207#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit.cpp [SRC]
    2: CFILE 0xaaaaab624e90 <e1209#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit__Trace__Slow.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab6237b0 <e1211#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit__Trace.cpp [SRC]
    2: CFILE 0xaaaaab623a30 <e1213#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit___024root.h
    2: CFILE 0xaaaaab623dd0 <e1215#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit___024root__Slow.cpp [SRC] [SLOW]
    2: CFILE 0xaaaaab624150 <e1217#> {a0aa}  obj_dir/VLogicLeftShiftRegister_PosEdge_4Bit___024root.cpp [SRC]
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab603ad0 <e699> {c1ai} u1=0xb @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} u1=0x2 @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab622e20 <e1138> {c2al} u1=0xa @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab603660 <e919> {c9an} u1=0x4 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab608970 <e963> {c1ai} u1=0x9 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab607e40 <e923> {c10ar} u1=0x3 @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab603cf0 <e704> {c1ai} u1=0x5 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} u1=0x6 @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab6049f0 <e737> {c1ai} u1=0x7 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} u1=0x2 @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} u1=0x6 @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab603ad0 <e699> {c1ai} u1=0xb @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab603cf0 <e704> {c1ai} u1=0x5 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0xaaaaab603ff0 <e717> {c1ai} u1=0x8 @dt=this@(nw1)u[0:0] refdt=0xaaaaab603ad0(G/nw1) [0:0]
    3:1:2: RANGE 0xaaaaab60bc90 <e715> {c1ai}
    3:1:2:2: CONST 0xaaaaab603bb0 <e706> {c1ai} @dt=0xaaaaab603cf0@(G/w32)  32'h0
    3:1:2:3: CONST 0xaaaaab603dd0 <e713> {c1ai} @dt=0xaaaaab603cf0@(G/w32)  32'h0
    3:1: BASICDTYPE 0xaaaaab6049f0 <e737> {c1ai} u1=0x7 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab603660 <e919> {c9an} u1=0x4 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab607e40 <e923> {c10ar} u1=0x3 @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab608970 <e963> {c1ai} u1=0x9 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab622e20 <e1138> {c2al} u1=0xa @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e432> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
