

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Thu Jul  6 01:41:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.942 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |     4096|     4096|         5|          2|          1|  2047|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    168|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|     277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     277|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U24  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_106_p2     |         +|   0|  0|  12|          12|           1|
    |and_ln24_1_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_191_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_95_p2     |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln24_1_fu_161_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln24_2_fu_173_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln24_3_fu_179_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln24_fu_155_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln24_1_fu_185_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_167_p2      |        or|   0|  0|   2|           1|           1|
    |num_3_fu_202_p3        |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 168|         156|          90|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   12|         24|
    |ap_sig_allocacmp_num_1_load_1     |   9|          2|   64|        128|
    |i_fu_48                           |   9|          2|   12|         24|
    |num_1_fu_44                       |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  95|         21|  158|        317|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  12|   0|   12|          0|
    |icmp_ln23_reg_232                 |   1|   0|    1|          0|
    |num_1_fu_44                       |  64|   0|   64|          0|
    |num_1_load_1_reg_248              |  64|   0|   64|          0|
    |num_2_reg_241                     |  64|   0|   64|          0|
    |num_2_reg_241_pp0_iter1_reg       |  64|   0|   64|          0|
    |tmp_4_reg_255                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 277|   0|  277|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|num               |   in|   64|     ap_none|                                num|        scalar|
|data_address0     |  out|   11|   ap_memory|                               data|         array|
|data_ce0          |  out|    1|   ap_memory|                               data|         array|
|data_q0           |   in|   64|   ap_memory|                               data|         array|
|num_1_out         |  out|   64|      ap_vld|                          num_1_out|       pointer|
|num_1_out_ap_vld  |  out|    1|      ap_vld|                          num_1_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

