

================================================================
== Vitis HLS Report for 'v_csc'
================================================================
* Date:           Fri Nov 15 11:03:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.748 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+------+------------+----------+
    |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |     max    |    min    |    max    |  min |     max    |   Type   |
    +---------+------------+-----------+-----------+------+------------+----------+
    |     4679|  1073938438|  24.958 us|  5.728 sec|  4679|  1073938427|  dataflow|
    +---------+------------+-----------+-----------+------+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |                            |                         |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |          Module         |   min   |     max    |    min    |    max    |  min |     max    |   Type  |
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |Block_entry3_proc_U0        |Block_entry3_proc        |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |     4678|     8313846|  24.952 us|  44.346 ms|  4678|     8313846|       no|
        |v_vcresampler_core_1_U0     |v_vcresampler_core_1     |        1|  1073872892|   5.334 ns|  5.728 sec|     1|  1073872892|       no|
        |v_hcresampler_core_2_U0     |v_hcresampler_core_2     |        1|  1073938426|   5.334 ns|  5.728 sec|     1|  1073938426|       no|
        |v_csc_core_U0               |v_csc_core               |        1|    16801786|   5.334 ns|  89.621 ms|     1|    16801786|       no|
        |v_hcresampler_core_U0       |v_hcresampler_core       |        1|  1073938426|   5.334 ns|  5.728 sec|     1|  1073938426|       no|
        |v_vcresampler_core_U0       |v_vcresampler_core       |        1|  1073872892|   5.334 ns|  5.728 sec|     1|  1073872892|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |     4419|     8305203|  23.571 us|  44.300 ms|  4419|     8305203|       no|
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     168|    -|
|FIFO             |        -|     -|    5742|    3851|    -|
|Instance         |       14|     9|    3075|    6144|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     360|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       14|     9|    8857|   10523|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|  175|   490|    0|
    |Block_entry3_proc_U0        |Block_entry3_proc        |        0|   0|  490|   443|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        0|   0|  744|  1024|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|  125|   357|    0|
    |v_csc_core_U0               |v_csc_core               |        0|   9|  326|  1285|    0|
    |v_hcresampler_core_U0       |v_hcresampler_core       |        0|   0|  461|   817|    0|
    |v_hcresampler_core_2_U0     |v_hcresampler_core_2     |        0|   0|  301|   727|    0|
    |v_vcresampler_core_U0       |v_vcresampler_core       |        6|   0|  176|   471|    0|
    |v_vcresampler_core_1_U0     |v_vcresampler_core_1     |        8|   0|  277|   530|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                       |                         |       14|   9| 3075|  6144|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                  | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_BOffset_2_channel_U               |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_BOffset_channel_U                 |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_ClampMin_2_channel_U              |        0|  99|   0|    -|     5|    8|       40|
    |HwReg_ClampMin_channel_U                |        0|  99|   0|    -|     5|    8|       40|
    |HwReg_ClipMax_2_channel_U               |        0|  99|   0|    -|     5|    8|       40|
    |HwReg_ClipMax_channel_U                 |        0|  99|   0|    -|     5|    8|       40|
    |HwReg_ColEnd_channel_U                  |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_ColStart_channel_U                |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_GOffset_2_channel_U               |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_GOffset_channel_U                 |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_InVideoFormat_channel_U           |        0|  99|   0|    -|     2|    8|       16|
    |HwReg_K11_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K11_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K12_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K12_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K13_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K13_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K21_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K21_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K22_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K22_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K23_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K23_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K31_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K31_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K32_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K32_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K33_2_channel_U                   |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_K33_channel_U                     |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_OutVideoFormat_channel_U          |        0|  99|   0|    -|     8|    8|       64|
    |HwReg_ROffset_2_channel_U               |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_ROffset_channel_U                 |        0|  99|   0|    -|     5|   10|       50|
    |HwReg_RowEnd_channel_U                  |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_RowStart_channel_U                |        0|  99|   0|    -|     5|   16|       80|
    |HwReg_height_c25_U                      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c26_U                      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c27_U                      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c28_U                      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c29_U                      |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c30_channel_U              |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_height_c_U                        |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c19_U                       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c20_U                       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c21_U                       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c22_U                       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c23_U                       |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c24_channel_U               |        0|  99|   0|    -|     2|   12|       24|
    |HwReg_width_c_U                         |        0|  99|   0|    -|     2|   12|       24|
    |bPassThru_420_In_loc_channel_U          |        0|  99|   0|    -|     3|    1|        3|
    |bPassThru_420_Out_loc_channel_U         |        0|  99|   0|    -|     7|    1|        7|
    |bPassThru_422_or_420_In_loc_channel_U   |        0|  99|   0|    -|     4|    1|        4|
    |bPassThru_422_or_420_Out_loc_channel_U  |        0|  99|   0|    -|     6|    1|        6|
    |stream_csc_U                            |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_U                             |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_hresampled_U                  |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_vresampled_U                  |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_hresampled_U                 |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_vresampled_U                 |        0|  99|   0|    -|    16|   24|      384|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                   |        0|5742|   0|    0|   314|  776|     4960|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |Block_entry3_proc_U0_ap_continue                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_2_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_channel                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_2_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_2_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_channel                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_2_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_channel                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_InVideoFormat_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_OutVideoFormat_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_2_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_channel                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_height_c30_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_width_c24_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_420_In_loc_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_420_Out_loc_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_In_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_Out_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |v_csc_core_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_2_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_channel                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_2_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_2_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_channel                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_2_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_channel                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_InVideoFormat_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_OutVideoFormat_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_2_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_channel                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_height_c30_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_width_c24_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_420_In_loc_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_420_Out_loc_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0| 168|          84|          84|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_BOffset_channel                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_channel                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_channel                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_channel                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_height_c30_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_width_c24_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_420_In_loc_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           | 360|         80|   40|         80|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_BOffset_channel                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_channel                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_channel                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_channel                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_height_c30_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_width_c24_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_420_In_loc_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 40|   0|   40|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|                  v_csc|  return value|
|s_axis_video_TDATA   |   in|   24|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    3|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    3|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%HwReg_height_c29 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 17 'alloca' 'HwReg_height_c29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%HwReg_height_c28 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 18 'alloca' 'HwReg_height_c28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%HwReg_height_c27 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 19 'alloca' 'HwReg_height_c27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_height_c26 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 20 'alloca' 'HwReg_height_c26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%HwReg_height_c25 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 21 'alloca' 'HwReg_height_c25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%HwReg_height_c = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 22 'alloca' 'HwReg_height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_width_c23 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 23 'alloca' 'HwReg_width_c23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%HwReg_width_c22 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 24 'alloca' 'HwReg_width_c22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%HwReg_width_c21 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 25 'alloca' 'HwReg_width_c21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%HwReg_width_c20 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 26 'alloca' 'HwReg_width_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%HwReg_width_c19 = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 27 'alloca' 'HwReg_width_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%HwReg_width_c = alloca i64 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 28 'alloca' 'HwReg_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stream_in = alloca i64 1"   --->   Operation 29 'alloca' 'stream_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stream_in_vresampled = alloca i64 1"   --->   Operation 30 'alloca' 'stream_in_vresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stream_out_vresampled = alloca i64 1"   --->   Operation 31 'alloca' 'stream_out_vresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stream_in_hresampled = alloca i64 1"   --->   Operation 32 'alloca' 'stream_in_hresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stream_out_hresampled = alloca i64 1"   --->   Operation 33 'alloca' 'stream_out_hresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stream_csc = alloca i64 1"   --->   Operation 34 'alloca' 'stream_csc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 35 [1/1] (1.05ns)   --->   "%call_ret = call i488 @Block_entry3_proc, i8 %InVideoFormat, i8 %OutVideoFormat, i16 %width, i16 %height, i16 %ColStart, i16 %ColEnd, i16 %RowStart, i16 %RowEnd, i16 %K11, i16 %K12, i16 %K13, i16 %K21, i16 %K22, i16 %K23, i16 %K31, i16 %K32, i16 %K33, i10 %ROffset, i10 %GOffset, i10 %BOffset, i8 %ClampMin, i8 %ClipMax, i16 %K11_2, i16 %K12_2, i16 %K13_2, i16 %K21_2, i16 %K22_2, i16 %K23_2, i16 %K31_2, i16 %K32_2, i16 %K33_2, i10 %ROffset_2, i10 %GOffset_2, i10 %BOffset_2, i8 %ClampMin_2, i8 %ClipMax_2"   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%HwReg_InVideoFormat_channel = extractvalue i488 %call_ret"   --->   Operation 36 'extractvalue' 'HwReg_InVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%HwReg_OutVideoFormat_channel = extractvalue i488 %call_ret"   --->   Operation 37 'extractvalue' 'HwReg_OutVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 8> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_ColStart_channel = extractvalue i488 %call_ret"   --->   Operation 38 'extractvalue' 'HwReg_ColStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_ColEnd_channel = extractvalue i488 %call_ret"   --->   Operation 39 'extractvalue' 'HwReg_ColEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_RowStart_channel = extractvalue i488 %call_ret"   --->   Operation 40 'extractvalue' 'HwReg_RowStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_RowEnd_channel = extractvalue i488 %call_ret"   --->   Operation 41 'extractvalue' 'HwReg_RowEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_K11_channel = extractvalue i488 %call_ret"   --->   Operation 42 'extractvalue' 'HwReg_K11_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_K12_channel = extractvalue i488 %call_ret"   --->   Operation 43 'extractvalue' 'HwReg_K12_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_K13_channel = extractvalue i488 %call_ret"   --->   Operation 44 'extractvalue' 'HwReg_K13_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_K21_channel = extractvalue i488 %call_ret"   --->   Operation 45 'extractvalue' 'HwReg_K21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_K22_channel = extractvalue i488 %call_ret"   --->   Operation 46 'extractvalue' 'HwReg_K22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_K23_channel = extractvalue i488 %call_ret"   --->   Operation 47 'extractvalue' 'HwReg_K23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_K31_channel = extractvalue i488 %call_ret"   --->   Operation 48 'extractvalue' 'HwReg_K31_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_K32_channel = extractvalue i488 %call_ret"   --->   Operation 49 'extractvalue' 'HwReg_K32_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_K33_channel = extractvalue i488 %call_ret"   --->   Operation 50 'extractvalue' 'HwReg_K33_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_ROffset_channel = extractvalue i488 %call_ret"   --->   Operation 51 'extractvalue' 'HwReg_ROffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_GOffset_channel = extractvalue i488 %call_ret"   --->   Operation 52 'extractvalue' 'HwReg_GOffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%HwReg_BOffset_channel = extractvalue i488 %call_ret"   --->   Operation 53 'extractvalue' 'HwReg_BOffset_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_channel = extractvalue i488 %call_ret"   --->   Operation 54 'extractvalue' 'HwReg_ClampMin_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_channel = extractvalue i488 %call_ret"   --->   Operation 55 'extractvalue' 'HwReg_ClipMax_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%HwReg_K11_2_channel = extractvalue i488 %call_ret"   --->   Operation 56 'extractvalue' 'HwReg_K11_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%HwReg_K12_2_channel = extractvalue i488 %call_ret"   --->   Operation 57 'extractvalue' 'HwReg_K12_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%HwReg_K13_2_channel = extractvalue i488 %call_ret"   --->   Operation 58 'extractvalue' 'HwReg_K13_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%HwReg_K21_2_channel = extractvalue i488 %call_ret"   --->   Operation 59 'extractvalue' 'HwReg_K21_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%HwReg_K22_2_channel = extractvalue i488 %call_ret"   --->   Operation 60 'extractvalue' 'HwReg_K22_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HwReg_K23_2_channel = extractvalue i488 %call_ret"   --->   Operation 61 'extractvalue' 'HwReg_K23_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_K31_2_channel = extractvalue i488 %call_ret"   --->   Operation 62 'extractvalue' 'HwReg_K31_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_K32_2_channel = extractvalue i488 %call_ret"   --->   Operation 63 'extractvalue' 'HwReg_K32_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HwReg_K33_2_channel = extractvalue i488 %call_ret"   --->   Operation 64 'extractvalue' 'HwReg_K33_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HwReg_ROffset_2_channel = extractvalue i488 %call_ret"   --->   Operation 65 'extractvalue' 'HwReg_ROffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HwReg_GOffset_2_channel = extractvalue i488 %call_ret"   --->   Operation 66 'extractvalue' 'HwReg_GOffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HwReg_BOffset_2_channel = extractvalue i488 %call_ret"   --->   Operation 67 'extractvalue' 'HwReg_BOffset_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 5> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_2_channel = extractvalue i488 %call_ret"   --->   Operation 68 'extractvalue' 'HwReg_ClampMin_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_2_channel = extractvalue i488 %call_ret"   --->   Operation 69 'extractvalue' 'HwReg_ClipMax_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bPassThru_420_In_loc_channel = extractvalue i488 %call_ret"   --->   Operation 70 'extractvalue' 'bPassThru_420_In_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bPassThru_420_Out_loc_channel = extractvalue i488 %call_ret"   --->   Operation 71 'extractvalue' 'bPassThru_420_Out_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 7> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bPassThru_422_or_420_In_loc_channel = extractvalue i488 %call_ret"   --->   Operation 72 'extractvalue' 'bPassThru_422_or_420_In_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bPassThru_422_or_420_Out_loc_channel = extractvalue i488 %call_ret"   --->   Operation 73 'extractvalue' 'bPassThru_422_or_420_Out_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 6> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HwReg_width_c24_channel = extractvalue i488 %call_ret"   --->   Operation 74 'extractvalue' 'HwReg_width_c24_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HwReg_height_c30_channel = extractvalue i488 %call_ret"   --->   Operation 75 'extractvalue' 'HwReg_height_c30_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 76 [2/2] (3.67ns)   --->   "%call_ln401 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i12 %HwReg_height_c30_channel, i12 %HwReg_width_c24_channel, i8 %HwReg_InVideoFormat_channel, i12 %HwReg_width_c23, i12 %HwReg_height_c29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:401]   --->   Operation 76 'call' 'call_ln401' <Predicate = true> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln401 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i12 %HwReg_height_c30_channel, i12 %HwReg_width_c24_channel, i8 %HwReg_InVideoFormat_channel, i12 %HwReg_width_c23, i12 %HwReg_height_c29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:401]   --->   Operation 77 'call' 'call_ln401' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.64>
ST_4 : Operation 78 [2/2] (2.64ns)   --->   "%call_ln406 = call void @v_vcresampler_core.1, i24 %stream_in, i12 %HwReg_height_c29, i12 %HwReg_width_c23, i1 %bPassThru_420_In_loc_channel, i24 %stream_in_vresampled, i12 %HwReg_width_c22, i12 %HwReg_height_c28" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 78 'call' 'call_ln406' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln406 = call void @v_vcresampler_core.1, i24 %stream_in, i12 %HwReg_height_c29, i12 %HwReg_width_c23, i1 %bPassThru_420_In_loc_channel, i24 %stream_in_vresampled, i12 %HwReg_width_c22, i12 %HwReg_height_c28" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:406]   --->   Operation 79 'call' 'call_ln406' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.46>
ST_6 : Operation 80 [2/2] (3.46ns)   --->   "%call_ln415 = call void @v_hcresampler_core.2, i24 %stream_in_vresampled, i12 %HwReg_height_c28, i12 %HwReg_width_c22, i1 %bPassThru_422_or_420_In_loc_channel, i24 %stream_in_hresampled, i12 %HwReg_width_c21, i12 %HwReg_height_c27" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 80 'call' 'call_ln415' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln415 = call void @v_hcresampler_core.2, i24 %stream_in_vresampled, i12 %HwReg_height_c28, i12 %HwReg_width_c22, i1 %bPassThru_422_or_420_In_loc_channel, i24 %stream_in_hresampled, i12 %HwReg_width_c21, i12 %HwReg_height_c27" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 81 'call' 'call_ln415' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 82 [2/2] (1.83ns)   --->   "%call_ln423 = call void @v_csc_core, i24 %stream_in_hresampled, i12 %HwReg_height_c27, i12 %HwReg_width_c21, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i10 %HwReg_ROffset_channel, i10 %HwReg_GOffset_channel, i10 %HwReg_BOffset_channel, i8 %HwReg_ClampMin_channel, i8 %HwReg_ClipMax_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i10 %HwReg_ROffset_2_channel, i10 %HwReg_GOffset_2_channel, i10 %HwReg_BOffset_2_channel, i8 %HwReg_ClampMin_2_channel, i8 %HwReg_ClipMax_2_channel, i24 %stream_csc, i12 %HwReg_width_c20, i12 %HwReg_height_c26" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:423]   --->   Operation 82 'call' 'call_ln423' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln423 = call void @v_csc_core, i24 %stream_in_hresampled, i12 %HwReg_height_c27, i12 %HwReg_width_c21, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i10 %HwReg_ROffset_channel, i10 %HwReg_GOffset_channel, i10 %HwReg_BOffset_channel, i8 %HwReg_ClampMin_channel, i8 %HwReg_ClipMax_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i10 %HwReg_ROffset_2_channel, i10 %HwReg_GOffset_2_channel, i10 %HwReg_BOffset_2_channel, i8 %HwReg_ClampMin_2_channel, i8 %HwReg_ClipMax_2_channel, i24 %stream_csc, i12 %HwReg_width_c20, i12 %HwReg_height_c26" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:423]   --->   Operation 83 'call' 'call_ln423' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.46>
ST_10 : Operation 84 [2/2] (3.46ns)   --->   "%call_ln438 = call void @v_hcresampler_core, i24 %stream_csc, i12 %HwReg_height_c26, i12 %HwReg_width_c20, i1 %bPassThru_422_or_420_Out_loc_channel, i24 %stream_out_hresampled, i12 %HwReg_width_c19, i12 %HwReg_height_c25" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 84 'call' 'call_ln438' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln438 = call void @v_hcresampler_core, i24 %stream_csc, i12 %HwReg_height_c26, i12 %HwReg_width_c20, i1 %bPassThru_422_or_420_Out_loc_channel, i24 %stream_out_hresampled, i12 %HwReg_width_c19, i12 %HwReg_height_c25" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 85 'call' 'call_ln438' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.93>
ST_12 : Operation 86 [2/2] (2.93ns)   --->   "%call_ln447 = call void @v_vcresampler_core, i24 %stream_out_hresampled, i12 %HwReg_height_c25, i12 %HwReg_width_c19, i1 %bPassThru_420_Out_loc_channel, i24 %stream_out_vresampled, i12 %HwReg_width_c, i12 %HwReg_height_c" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 86 'call' 'call_ln447' <Predicate = true> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln447 = call void @v_vcresampler_core, i24 %stream_out_hresampled, i12 %HwReg_height_c25, i12 %HwReg_width_c19, i1 %bPassThru_420_Out_loc_channel, i24 %stream_out_vresampled, i12 %HwReg_width_c, i12 %HwReg_height_c" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:447]   --->   Operation 87 'call' 'call_ln447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.83>
ST_14 : Operation 88 [2/2] (1.83ns)   --->   "%call_ln455 = call void @MultiPixStream2AXIvideo, i24 %stream_out_vresampled, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_c, i12 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:455]   --->   Operation 88 'call' 'call_ln455' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln455 = call void @MultiPixStream2AXIvideo, i24 %stream_out_vresampled, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_c, i12 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:455]   --->   Operation 89 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c29_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c29, i12 %HwReg_height_c29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 90 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 91 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c28_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c28, i12 %HwReg_height_c28" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 92 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 93 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c27_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c27, i12 %HwReg_height_c27" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 94 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 95 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c26_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c26, i12 %HwReg_height_c26" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 96 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 97 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c25_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c25, i12 %HwReg_height_c25" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 98 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 99 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_height_c, i12 %HwReg_height_c" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 100 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 101 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c23_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c23, i12 %HwReg_width_c23" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 102 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 103 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c22_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c22, i12 %HwReg_width_c22" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 104 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 105 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c21_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c21, i12 %HwReg_width_c21" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 106 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 107 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c20, i12 %HwReg_width_c20" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 108 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 109 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c19_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c19, i12 %HwReg_width_c19" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 110 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 111 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i12 %HwReg_width_c, i12 %HwReg_width_c" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 112 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 113 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln393 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_36" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 114 'specdataflowpipeline' 'specdataflowpipeline_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%spectopmodule_ln175 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175]   --->   Operation 115 'spectopmodule' 'spectopmodule_ln175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_34, i32 1, i32 1, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %s_axis_video_V_data_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_keep_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_strb_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %InVideoFormat"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_39, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OutVideoFormat"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_41, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_42, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_43, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColStart"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_16, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColEnd"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_44, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowStart"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_45, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowEnd"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_47, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_49, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_50, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_51, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_52, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_53, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_54, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_55, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_56, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ROffset"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %GOffset"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_0, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %BOffset"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_1, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClampMin"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_2, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClipMax"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_3, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11_2"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_4, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12_2"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_5, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13_2"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_6, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21_2"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_7, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22_2"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_8, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23_2"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_9, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31_2"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_10, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32_2"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_11, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33_2"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_12, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ROffset_2"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_13, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %GOffset_2"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_14, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %BOffset_2"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_15, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClampMin_2"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_46, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClipMax_2"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax_2, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_17, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax_2, void @empty_40, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_34, i32 1, i32 1, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %m_axis_video_V_data_V"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_keep_V"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_strb_V"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_37, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_38, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in, i24 %stream_in"   --->   Operation 241 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_vresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in_vresampled, i24 %stream_in_vresampled"   --->   Operation 243 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_out_vresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_out_vresampled, i24 %stream_out_vresampled"   --->   Operation 245 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_hresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in_hresampled, i24 %stream_in_hresampled"   --->   Operation 247 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_out_hresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_out_hresampled, i24 %stream_out_hresampled"   --->   Operation 249 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_csc_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_csc, i24 %stream_csc"   --->   Operation 251 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%specstablecontent_ln241 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %InVideoFormat, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:241]   --->   Operation 253 'specstablecontent' 'specstablecontent_ln241' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%specstablecontent_ln243 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %OutVideoFormat, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:243]   --->   Operation 254 'specstablecontent' 'specstablecontent_ln243' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%specstablecontent_ln245 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:245]   --->   Operation 255 'specstablecontent' 'specstablecontent_ln245' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%specstablecontent_ln247 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:247]   --->   Operation 256 'specstablecontent' 'specstablecontent_ln247' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%specstablecontent_ln250 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColStart, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:250]   --->   Operation 257 'specstablecontent' 'specstablecontent_ln250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%specstablecontent_ln252 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColEnd, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:252]   --->   Operation 258 'specstablecontent' 'specstablecontent_ln252' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%specstablecontent_ln254 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowStart, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:254]   --->   Operation 259 'specstablecontent' 'specstablecontent_ln254' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%specstablecontent_ln256 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowEnd, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:256]   --->   Operation 260 'specstablecontent' 'specstablecontent_ln256' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%specstablecontent_ln259 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:259]   --->   Operation 261 'specstablecontent' 'specstablecontent_ln259' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%specstablecontent_ln261 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:261]   --->   Operation 262 'specstablecontent' 'specstablecontent_ln261' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%specstablecontent_ln263 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:263]   --->   Operation 263 'specstablecontent' 'specstablecontent_ln263' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%specstablecontent_ln265 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:265]   --->   Operation 264 'specstablecontent' 'specstablecontent_ln265' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%specstablecontent_ln267 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:267]   --->   Operation 265 'specstablecontent' 'specstablecontent_ln267' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%specstablecontent_ln269 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:269]   --->   Operation 266 'specstablecontent' 'specstablecontent_ln269' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%specstablecontent_ln271 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:271]   --->   Operation 267 'specstablecontent' 'specstablecontent_ln271' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%specstablecontent_ln273 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:273]   --->   Operation 268 'specstablecontent' 'specstablecontent_ln273' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%specstablecontent_ln275 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:275]   --->   Operation 269 'specstablecontent' 'specstablecontent_ln275' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%specstablecontent_ln277 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:277]   --->   Operation 270 'specstablecontent' 'specstablecontent_ln277' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%specstablecontent_ln279 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:279]   --->   Operation 271 'specstablecontent' 'specstablecontent_ln279' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%specstablecontent_ln281 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:281]   --->   Operation 272 'specstablecontent' 'specstablecontent_ln281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%specstablecontent_ln283 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:283]   --->   Operation 273 'specstablecontent' 'specstablecontent_ln283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%specstablecontent_ln285 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:285]   --->   Operation 274 'specstablecontent' 'specstablecontent_ln285' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%specstablecontent_ln288 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:288]   --->   Operation 275 'specstablecontent' 'specstablecontent_ln288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%specstablecontent_ln290 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:290]   --->   Operation 276 'specstablecontent' 'specstablecontent_ln290' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%specstablecontent_ln292 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:292]   --->   Operation 277 'specstablecontent' 'specstablecontent_ln292' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%specstablecontent_ln294 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:294]   --->   Operation 278 'specstablecontent' 'specstablecontent_ln294' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%specstablecontent_ln296 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:296]   --->   Operation 279 'specstablecontent' 'specstablecontent_ln296' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%specstablecontent_ln298 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:298]   --->   Operation 280 'specstablecontent' 'specstablecontent_ln298' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%specstablecontent_ln300 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:300]   --->   Operation 281 'specstablecontent' 'specstablecontent_ln300' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%specstablecontent_ln302 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:302]   --->   Operation 282 'specstablecontent' 'specstablecontent_ln302' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%specstablecontent_ln304 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:304]   --->   Operation 283 'specstablecontent' 'specstablecontent_ln304' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%specstablecontent_ln306 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:306]   --->   Operation 284 'specstablecontent' 'specstablecontent_ln306' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%specstablecontent_ln308 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:308]   --->   Operation 285 'specstablecontent' 'specstablecontent_ln308' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%specstablecontent_ln310 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:310]   --->   Operation 286 'specstablecontent' 'specstablecontent_ln310' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%specstablecontent_ln312 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:312]   --->   Operation 287 'specstablecontent' 'specstablecontent_ln312' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%specstablecontent_ln314 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax_2, void " [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:314]   --->   Operation 288 'specstablecontent' 'specstablecontent_ln314' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln458 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_19" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:458]   --->   Operation 289 'specaxissidechannel' 'specaxissidechannel_ln458' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln458 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_20" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:458]   --->   Operation 290 'specaxissidechannel' 'specaxissidechannel_ln458' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%ret_ln458 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:458]   --->   Operation 291 'ret' 'ret_ln458' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HwReg_height_c29                     (alloca              ) [ 00111111111111111]
HwReg_height_c28                     (alloca              ) [ 00111111111111111]
HwReg_height_c27                     (alloca              ) [ 00111111111111111]
HwReg_height_c26                     (alloca              ) [ 00111111111111111]
HwReg_height_c25                     (alloca              ) [ 00111111111111111]
HwReg_height_c                       (alloca              ) [ 00111111111111111]
HwReg_width_c23                      (alloca              ) [ 00111111111111111]
HwReg_width_c22                      (alloca              ) [ 00111111111111111]
HwReg_width_c21                      (alloca              ) [ 00111111111111111]
HwReg_width_c20                      (alloca              ) [ 00111111111111111]
HwReg_width_c19                      (alloca              ) [ 00111111111111111]
HwReg_width_c                        (alloca              ) [ 00111111111111111]
stream_in                            (alloca              ) [ 00111111111111111]
stream_in_vresampled                 (alloca              ) [ 00111111111111111]
stream_out_vresampled                (alloca              ) [ 00111111111111111]
stream_in_hresampled                 (alloca              ) [ 00111111111111111]
stream_out_hresampled                (alloca              ) [ 00111111111111111]
stream_csc                           (alloca              ) [ 00111111111111111]
call_ret                             (call                ) [ 00000000000000000]
HwReg_InVideoFormat_channel          (extractvalue        ) [ 00110000000000000]
HwReg_OutVideoFormat_channel         (extractvalue        ) [ 00111111111111110]
HwReg_ColStart_channel               (extractvalue        ) [ 00111111110000000]
HwReg_ColEnd_channel                 (extractvalue        ) [ 00111111110000000]
HwReg_RowStart_channel               (extractvalue        ) [ 00111111110000000]
HwReg_RowEnd_channel                 (extractvalue        ) [ 00111111110000000]
HwReg_K11_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K12_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K13_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K21_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K22_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K23_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K31_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K32_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_K33_channel                    (extractvalue        ) [ 00111111110000000]
HwReg_ROffset_channel                (extractvalue        ) [ 00111111110000000]
HwReg_GOffset_channel                (extractvalue        ) [ 00111111110000000]
HwReg_BOffset_channel                (extractvalue        ) [ 00111111110000000]
HwReg_ClampMin_channel               (extractvalue        ) [ 00111111110000000]
HwReg_ClipMax_channel                (extractvalue        ) [ 00111111110000000]
HwReg_K11_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K12_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K13_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K21_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K22_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K23_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K31_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K32_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_K33_2_channel                  (extractvalue        ) [ 00111111110000000]
HwReg_ROffset_2_channel              (extractvalue        ) [ 00111111110000000]
HwReg_GOffset_2_channel              (extractvalue        ) [ 00111111110000000]
HwReg_BOffset_2_channel              (extractvalue        ) [ 00111111110000000]
HwReg_ClampMin_2_channel             (extractvalue        ) [ 00111111110000000]
HwReg_ClipMax_2_channel              (extractvalue        ) [ 00111111110000000]
bPassThru_420_In_loc_channel         (extractvalue        ) [ 00111100000000000]
bPassThru_420_Out_loc_channel        (extractvalue        ) [ 00111111111111000]
bPassThru_422_or_420_In_loc_channel  (extractvalue        ) [ 00111111000000000]
bPassThru_422_or_420_Out_loc_channel (extractvalue        ) [ 00111111111100000]
HwReg_width_c24_channel              (extractvalue        ) [ 00110000000000000]
HwReg_height_c30_channel             (extractvalue        ) [ 00110000000000000]
call_ln401                           (call                ) [ 00000000000000000]
call_ln406                           (call                ) [ 00000000000000000]
call_ln415                           (call                ) [ 00000000000000000]
call_ln423                           (call                ) [ 00000000000000000]
call_ln438                           (call                ) [ 00000000000000000]
call_ln447                           (call                ) [ 00000000000000000]
call_ln455                           (call                ) [ 00000000000000000]
empty                                (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_79                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_80                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_81                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_82                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_83                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_84                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_85                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_86                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_87                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_88                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
empty_89                             (specchannel         ) [ 00000000000000000]
specinterface_ln393                  (specinterface       ) [ 00000000000000000]
specdataflowpipeline_ln393           (specdataflowpipeline) [ 00000000000000000]
spectopmodule_ln175                  (spectopmodule       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_90                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_91                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_92                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_93                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_94                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
empty_95                             (specchannel         ) [ 00000000000000000]
specinterface_ln0                    (specinterface       ) [ 00000000000000000]
specstablecontent_ln241              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln243              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln245              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln247              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln250              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln252              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln254              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln256              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln259              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln261              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln263              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln265              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln267              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln269              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln271              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln273              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln275              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln277              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln279              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln281              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln283              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln285              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln288              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln290              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln292              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln294              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln296              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln298              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln300              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln302              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln304              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln306              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln308              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln310              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln312              (specstablecontent   ) [ 00000000000000000]
specstablecontent_ln314              (specstablecontent   ) [ 00000000000000000]
specaxissidechannel_ln458            (specaxissidechannel ) [ 00000000000000000]
specaxissidechannel_ln458            (specaxissidechannel ) [ 00000000000000000]
ret_ln458                            (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="InVideoFormat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OutVideoFormat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ColStart">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ColEnd">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="RowStart">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="RowEnd">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="K13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="K21">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="K22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="K23">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="K31">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K32">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K33">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ROffset">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="GOffset">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="BOffset">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ClampMin">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ClipMax">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K11_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="K12_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="K13_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="K21_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="K22_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="K23_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="K31_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="K32_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="K33_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ROffset_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="GOffset_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="BOffset_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ClampMin_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ClipMax_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry3_proc"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vcresampler_core.1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_csc_core"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vcresampler_core"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c29_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c28_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c27_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c26_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c25_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c23_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c22_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c21_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c20_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c19_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_vresampled_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled_str"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="276" class="1004" name="HwReg_height_c29_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c29/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="HwReg_height_c28_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c28/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="HwReg_height_c27_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c27/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="HwReg_height_c26_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c26/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="HwReg_height_c25_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c25/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="HwReg_height_c_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="HwReg_width_c23_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c23/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="HwReg_width_c22_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c22/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="HwReg_width_c21_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c21/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="HwReg_width_c20_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c20/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="HwReg_width_c19_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c19/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="HwReg_width_c_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="stream_in_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="stream_in_vresampled_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in_vresampled/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="stream_out_vresampled_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_out_vresampled/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="stream_in_hresampled_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in_hresampled/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="stream_out_hresampled_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="24" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_out_hresampled/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="stream_csc_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_csc/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="call_ret_Block_entry3_proc_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="488" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="0" index="3" bw="16" slack="0"/>
<pin id="353" dir="0" index="4" bw="16" slack="0"/>
<pin id="354" dir="0" index="5" bw="16" slack="0"/>
<pin id="355" dir="0" index="6" bw="16" slack="0"/>
<pin id="356" dir="0" index="7" bw="16" slack="0"/>
<pin id="357" dir="0" index="8" bw="16" slack="0"/>
<pin id="358" dir="0" index="9" bw="16" slack="0"/>
<pin id="359" dir="0" index="10" bw="16" slack="0"/>
<pin id="360" dir="0" index="11" bw="16" slack="0"/>
<pin id="361" dir="0" index="12" bw="16" slack="0"/>
<pin id="362" dir="0" index="13" bw="16" slack="0"/>
<pin id="363" dir="0" index="14" bw="16" slack="0"/>
<pin id="364" dir="0" index="15" bw="16" slack="0"/>
<pin id="365" dir="0" index="16" bw="16" slack="0"/>
<pin id="366" dir="0" index="17" bw="16" slack="0"/>
<pin id="367" dir="0" index="18" bw="10" slack="0"/>
<pin id="368" dir="0" index="19" bw="10" slack="0"/>
<pin id="369" dir="0" index="20" bw="10" slack="0"/>
<pin id="370" dir="0" index="21" bw="8" slack="0"/>
<pin id="371" dir="0" index="22" bw="8" slack="0"/>
<pin id="372" dir="0" index="23" bw="16" slack="0"/>
<pin id="373" dir="0" index="24" bw="16" slack="0"/>
<pin id="374" dir="0" index="25" bw="16" slack="0"/>
<pin id="375" dir="0" index="26" bw="16" slack="0"/>
<pin id="376" dir="0" index="27" bw="16" slack="0"/>
<pin id="377" dir="0" index="28" bw="16" slack="0"/>
<pin id="378" dir="0" index="29" bw="16" slack="0"/>
<pin id="379" dir="0" index="30" bw="16" slack="0"/>
<pin id="380" dir="0" index="31" bw="16" slack="0"/>
<pin id="381" dir="0" index="32" bw="10" slack="0"/>
<pin id="382" dir="0" index="33" bw="10" slack="0"/>
<pin id="383" dir="0" index="34" bw="10" slack="0"/>
<pin id="384" dir="0" index="35" bw="8" slack="0"/>
<pin id="385" dir="0" index="36" bw="8" slack="0"/>
<pin id="386" dir="1" index="37" bw="488" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_AXIvideo2MultiPixStream_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="24" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="3" slack="0"/>
<pin id="429" dir="0" index="4" bw="1" slack="0"/>
<pin id="430" dir="0" index="5" bw="1" slack="0"/>
<pin id="431" dir="0" index="6" bw="1" slack="0"/>
<pin id="432" dir="0" index="7" bw="1" slack="0"/>
<pin id="433" dir="0" index="8" bw="24" slack="1"/>
<pin id="434" dir="0" index="9" bw="12" slack="1"/>
<pin id="435" dir="0" index="10" bw="12" slack="1"/>
<pin id="436" dir="0" index="11" bw="8" slack="1"/>
<pin id="437" dir="0" index="12" bw="12" slack="1"/>
<pin id="438" dir="0" index="13" bw="12" slack="1"/>
<pin id="439" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln401/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_v_vcresampler_core_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="24" slack="3"/>
<pin id="451" dir="0" index="2" bw="12" slack="3"/>
<pin id="452" dir="0" index="3" bw="12" slack="3"/>
<pin id="453" dir="0" index="4" bw="1" slack="3"/>
<pin id="454" dir="0" index="5" bw="24" slack="3"/>
<pin id="455" dir="0" index="6" bw="12" slack="3"/>
<pin id="456" dir="0" index="7" bw="12" slack="3"/>
<pin id="457" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln406/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_v_hcresampler_core_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="24" slack="5"/>
<pin id="462" dir="0" index="2" bw="12" slack="5"/>
<pin id="463" dir="0" index="3" bw="12" slack="5"/>
<pin id="464" dir="0" index="4" bw="1" slack="5"/>
<pin id="465" dir="0" index="5" bw="24" slack="5"/>
<pin id="466" dir="0" index="6" bw="12" slack="5"/>
<pin id="467" dir="0" index="7" bw="12" slack="5"/>
<pin id="468" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln415/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_v_csc_core_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="24" slack="7"/>
<pin id="473" dir="0" index="2" bw="12" slack="7"/>
<pin id="474" dir="0" index="3" bw="12" slack="7"/>
<pin id="475" dir="0" index="4" bw="16" slack="7"/>
<pin id="476" dir="0" index="5" bw="16" slack="7"/>
<pin id="477" dir="0" index="6" bw="16" slack="7"/>
<pin id="478" dir="0" index="7" bw="16" slack="7"/>
<pin id="479" dir="0" index="8" bw="16" slack="7"/>
<pin id="480" dir="0" index="9" bw="16" slack="7"/>
<pin id="481" dir="0" index="10" bw="16" slack="7"/>
<pin id="482" dir="0" index="11" bw="16" slack="7"/>
<pin id="483" dir="0" index="12" bw="16" slack="7"/>
<pin id="484" dir="0" index="13" bw="16" slack="7"/>
<pin id="485" dir="0" index="14" bw="16" slack="7"/>
<pin id="486" dir="0" index="15" bw="16" slack="7"/>
<pin id="487" dir="0" index="16" bw="16" slack="7"/>
<pin id="488" dir="0" index="17" bw="10" slack="7"/>
<pin id="489" dir="0" index="18" bw="10" slack="7"/>
<pin id="490" dir="0" index="19" bw="10" slack="7"/>
<pin id="491" dir="0" index="20" bw="8" slack="7"/>
<pin id="492" dir="0" index="21" bw="8" slack="7"/>
<pin id="493" dir="0" index="22" bw="16" slack="7"/>
<pin id="494" dir="0" index="23" bw="16" slack="7"/>
<pin id="495" dir="0" index="24" bw="16" slack="7"/>
<pin id="496" dir="0" index="25" bw="16" slack="7"/>
<pin id="497" dir="0" index="26" bw="16" slack="7"/>
<pin id="498" dir="0" index="27" bw="16" slack="7"/>
<pin id="499" dir="0" index="28" bw="16" slack="7"/>
<pin id="500" dir="0" index="29" bw="16" slack="7"/>
<pin id="501" dir="0" index="30" bw="16" slack="7"/>
<pin id="502" dir="0" index="31" bw="10" slack="7"/>
<pin id="503" dir="0" index="32" bw="10" slack="7"/>
<pin id="504" dir="0" index="33" bw="10" slack="7"/>
<pin id="505" dir="0" index="34" bw="8" slack="7"/>
<pin id="506" dir="0" index="35" bw="8" slack="7"/>
<pin id="507" dir="0" index="36" bw="24" slack="7"/>
<pin id="508" dir="0" index="37" bw="12" slack="7"/>
<pin id="509" dir="0" index="38" bw="12" slack="7"/>
<pin id="510" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln423/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_v_hcresampler_core_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="0" slack="0"/>
<pin id="514" dir="0" index="1" bw="24" slack="9"/>
<pin id="515" dir="0" index="2" bw="12" slack="9"/>
<pin id="516" dir="0" index="3" bw="12" slack="9"/>
<pin id="517" dir="0" index="4" bw="1" slack="9"/>
<pin id="518" dir="0" index="5" bw="24" slack="9"/>
<pin id="519" dir="0" index="6" bw="12" slack="9"/>
<pin id="520" dir="0" index="7" bw="12" slack="9"/>
<pin id="521" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln438/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_v_vcresampler_core_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="24" slack="11"/>
<pin id="526" dir="0" index="2" bw="12" slack="11"/>
<pin id="527" dir="0" index="3" bw="12" slack="11"/>
<pin id="528" dir="0" index="4" bw="1" slack="11"/>
<pin id="529" dir="0" index="5" bw="24" slack="11"/>
<pin id="530" dir="0" index="6" bw="12" slack="11"/>
<pin id="531" dir="0" index="7" bw="12" slack="11"/>
<pin id="532" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln447/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_MultiPixStream2AXIvideo_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="24" slack="13"/>
<pin id="537" dir="0" index="2" bw="24" slack="0"/>
<pin id="538" dir="0" index="3" bw="3" slack="0"/>
<pin id="539" dir="0" index="4" bw="3" slack="0"/>
<pin id="540" dir="0" index="5" bw="1" slack="0"/>
<pin id="541" dir="0" index="6" bw="1" slack="0"/>
<pin id="542" dir="0" index="7" bw="1" slack="0"/>
<pin id="543" dir="0" index="8" bw="1" slack="0"/>
<pin id="544" dir="0" index="9" bw="12" slack="13"/>
<pin id="545" dir="0" index="10" bw="12" slack="13"/>
<pin id="546" dir="0" index="11" bw="8" slack="13"/>
<pin id="547" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln455/14 "/>
</bind>
</comp>

<comp id="556" class="1004" name="HwReg_InVideoFormat_channel_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="488" slack="0"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_InVideoFormat_channel/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="HwReg_OutVideoFormat_channel_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="488" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_OutVideoFormat_channel/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="HwReg_ColStart_channel_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="488" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColStart_channel/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="HwReg_ColEnd_channel_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="488" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColEnd_channel/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="HwReg_RowStart_channel_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="488" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowStart_channel/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="HwReg_RowEnd_channel_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="488" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowEnd_channel/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="HwReg_K11_channel_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="488" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_channel/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="HwReg_K12_channel_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="488" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_channel/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="HwReg_K13_channel_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="488" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_channel/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="HwReg_K21_channel_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="488" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_channel/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="HwReg_K22_channel_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="488" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_channel/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="HwReg_K23_channel_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="488" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_channel/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="HwReg_K31_channel_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="488" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_channel/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="HwReg_K32_channel_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="488" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_channel/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="HwReg_K33_channel_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="488" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_channel/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="HwReg_ROffset_channel_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="488" slack="0"/>
<pin id="618" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_channel/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="HwReg_GOffset_channel_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="488" slack="0"/>
<pin id="622" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_channel/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="HwReg_BOffset_channel_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="488" slack="0"/>
<pin id="626" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_channel/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="HwReg_ClampMin_channel_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="488" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_channel/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="HwReg_ClipMax_channel_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="488" slack="0"/>
<pin id="634" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_channel/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="HwReg_K11_2_channel_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="488" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_2_channel/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="HwReg_K12_2_channel_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="488" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_2_channel/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="HwReg_K13_2_channel_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="488" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_2_channel/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="HwReg_K21_2_channel_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="488" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_2_channel/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="HwReg_K22_2_channel_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="488" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_2_channel/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="HwReg_K23_2_channel_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="488" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_2_channel/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="HwReg_K31_2_channel_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="488" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_2_channel/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="HwReg_K32_2_channel_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="488" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_2_channel/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="HwReg_K33_2_channel_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="488" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_2_channel/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="HwReg_ROffset_2_channel_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="488" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_2_channel/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="HwReg_GOffset_2_channel_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="488" slack="0"/>
<pin id="678" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_2_channel/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="HwReg_BOffset_2_channel_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="488" slack="0"/>
<pin id="682" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_2_channel/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="HwReg_ClampMin_2_channel_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="488" slack="0"/>
<pin id="686" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_2_channel/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="HwReg_ClipMax_2_channel_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="488" slack="0"/>
<pin id="690" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_2_channel/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="bPassThru_420_In_loc_channel_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="488" slack="0"/>
<pin id="694" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_420_In_loc_channel/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="bPassThru_420_Out_loc_channel_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="488" slack="0"/>
<pin id="698" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_420_Out_loc_channel/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bPassThru_422_or_420_In_loc_channel_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="488" slack="0"/>
<pin id="702" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_422_or_420_In_loc_channel/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="bPassThru_422_or_420_Out_loc_channel_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="488" slack="0"/>
<pin id="706" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_422_or_420_Out_loc_channel/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="HwReg_width_c24_channel_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="488" slack="0"/>
<pin id="710" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_width_c24_channel/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="HwReg_height_c30_channel_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="488" slack="0"/>
<pin id="714" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_height_c30_channel/1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="HwReg_height_c29_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="1"/>
<pin id="718" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c29 "/>
</bind>
</comp>

<comp id="722" class="1005" name="HwReg_height_c28_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="3"/>
<pin id="724" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_height_c28 "/>
</bind>
</comp>

<comp id="728" class="1005" name="HwReg_height_c27_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="5"/>
<pin id="730" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_height_c27 "/>
</bind>
</comp>

<comp id="734" class="1005" name="HwReg_height_c26_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="12" slack="7"/>
<pin id="736" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_height_c26 "/>
</bind>
</comp>

<comp id="740" class="1005" name="HwReg_height_c25_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="9"/>
<pin id="742" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="HwReg_height_c25 "/>
</bind>
</comp>

<comp id="746" class="1005" name="HwReg_height_c_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="11"/>
<pin id="748" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="HwReg_height_c "/>
</bind>
</comp>

<comp id="752" class="1005" name="HwReg_width_c23_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="12" slack="1"/>
<pin id="754" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c23 "/>
</bind>
</comp>

<comp id="758" class="1005" name="HwReg_width_c22_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="3"/>
<pin id="760" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_width_c22 "/>
</bind>
</comp>

<comp id="764" class="1005" name="HwReg_width_c21_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="5"/>
<pin id="766" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_width_c21 "/>
</bind>
</comp>

<comp id="770" class="1005" name="HwReg_width_c20_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="12" slack="7"/>
<pin id="772" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_width_c20 "/>
</bind>
</comp>

<comp id="776" class="1005" name="HwReg_width_c19_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="9"/>
<pin id="778" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="HwReg_width_c19 "/>
</bind>
</comp>

<comp id="782" class="1005" name="HwReg_width_c_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="11"/>
<pin id="784" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="HwReg_width_c "/>
</bind>
</comp>

<comp id="788" class="1005" name="stream_in_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="24" slack="1"/>
<pin id="790" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="stream_in "/>
</bind>
</comp>

<comp id="794" class="1005" name="stream_in_vresampled_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="24" slack="3"/>
<pin id="796" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="stream_in_vresampled "/>
</bind>
</comp>

<comp id="800" class="1005" name="stream_out_vresampled_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="11"/>
<pin id="802" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="stream_out_vresampled "/>
</bind>
</comp>

<comp id="806" class="1005" name="stream_in_hresampled_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="24" slack="5"/>
<pin id="808" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="stream_in_hresampled "/>
</bind>
</comp>

<comp id="812" class="1005" name="stream_out_hresampled_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="24" slack="9"/>
<pin id="814" dir="1" index="1" bw="24" slack="9"/>
</pin_list>
<bind>
<opset="stream_out_hresampled "/>
</bind>
</comp>

<comp id="818" class="1005" name="stream_csc_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="24" slack="7"/>
<pin id="820" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="stream_csc "/>
</bind>
</comp>

<comp id="824" class="1005" name="HwReg_InVideoFormat_channel_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_InVideoFormat_channel "/>
</bind>
</comp>

<comp id="829" class="1005" name="HwReg_OutVideoFormat_channel_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="13"/>
<pin id="831" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="HwReg_OutVideoFormat_channel "/>
</bind>
</comp>

<comp id="834" class="1005" name="HwReg_ColStart_channel_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="7"/>
<pin id="836" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ColStart_channel "/>
</bind>
</comp>

<comp id="839" class="1005" name="HwReg_ColEnd_channel_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="7"/>
<pin id="841" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ColEnd_channel "/>
</bind>
</comp>

<comp id="844" class="1005" name="HwReg_RowStart_channel_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="7"/>
<pin id="846" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_RowStart_channel "/>
</bind>
</comp>

<comp id="849" class="1005" name="HwReg_RowEnd_channel_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="7"/>
<pin id="851" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_RowEnd_channel "/>
</bind>
</comp>

<comp id="854" class="1005" name="HwReg_K11_channel_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="7"/>
<pin id="856" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K11_channel "/>
</bind>
</comp>

<comp id="859" class="1005" name="HwReg_K12_channel_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="7"/>
<pin id="861" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K12_channel "/>
</bind>
</comp>

<comp id="864" class="1005" name="HwReg_K13_channel_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="7"/>
<pin id="866" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K13_channel "/>
</bind>
</comp>

<comp id="869" class="1005" name="HwReg_K21_channel_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="7"/>
<pin id="871" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K21_channel "/>
</bind>
</comp>

<comp id="874" class="1005" name="HwReg_K22_channel_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="7"/>
<pin id="876" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K22_channel "/>
</bind>
</comp>

<comp id="879" class="1005" name="HwReg_K23_channel_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="7"/>
<pin id="881" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K23_channel "/>
</bind>
</comp>

<comp id="884" class="1005" name="HwReg_K31_channel_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="7"/>
<pin id="886" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K31_channel "/>
</bind>
</comp>

<comp id="889" class="1005" name="HwReg_K32_channel_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="7"/>
<pin id="891" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K32_channel "/>
</bind>
</comp>

<comp id="894" class="1005" name="HwReg_K33_channel_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="7"/>
<pin id="896" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K33_channel "/>
</bind>
</comp>

<comp id="899" class="1005" name="HwReg_ROffset_channel_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="7"/>
<pin id="901" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_channel "/>
</bind>
</comp>

<comp id="904" class="1005" name="HwReg_GOffset_channel_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="10" slack="7"/>
<pin id="906" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_channel "/>
</bind>
</comp>

<comp id="909" class="1005" name="HwReg_BOffset_channel_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="7"/>
<pin id="911" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_channel "/>
</bind>
</comp>

<comp id="914" class="1005" name="HwReg_ClampMin_channel_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="7"/>
<pin id="916" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_channel "/>
</bind>
</comp>

<comp id="919" class="1005" name="HwReg_ClipMax_channel_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="7"/>
<pin id="921" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_channel "/>
</bind>
</comp>

<comp id="924" class="1005" name="HwReg_K11_2_channel_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="7"/>
<pin id="926" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K11_2_channel "/>
</bind>
</comp>

<comp id="929" class="1005" name="HwReg_K12_2_channel_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="7"/>
<pin id="931" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K12_2_channel "/>
</bind>
</comp>

<comp id="934" class="1005" name="HwReg_K13_2_channel_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="7"/>
<pin id="936" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K13_2_channel "/>
</bind>
</comp>

<comp id="939" class="1005" name="HwReg_K21_2_channel_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="7"/>
<pin id="941" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K21_2_channel "/>
</bind>
</comp>

<comp id="944" class="1005" name="HwReg_K22_2_channel_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="7"/>
<pin id="946" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K22_2_channel "/>
</bind>
</comp>

<comp id="949" class="1005" name="HwReg_K23_2_channel_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="7"/>
<pin id="951" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K23_2_channel "/>
</bind>
</comp>

<comp id="954" class="1005" name="HwReg_K31_2_channel_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="7"/>
<pin id="956" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K31_2_channel "/>
</bind>
</comp>

<comp id="959" class="1005" name="HwReg_K32_2_channel_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="7"/>
<pin id="961" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K32_2_channel "/>
</bind>
</comp>

<comp id="964" class="1005" name="HwReg_K33_2_channel_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="7"/>
<pin id="966" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_K33_2_channel "/>
</bind>
</comp>

<comp id="969" class="1005" name="HwReg_ROffset_2_channel_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="7"/>
<pin id="971" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_2_channel "/>
</bind>
</comp>

<comp id="974" class="1005" name="HwReg_GOffset_2_channel_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="7"/>
<pin id="976" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_2_channel "/>
</bind>
</comp>

<comp id="979" class="1005" name="HwReg_BOffset_2_channel_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="7"/>
<pin id="981" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_2_channel "/>
</bind>
</comp>

<comp id="984" class="1005" name="HwReg_ClampMin_2_channel_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="7"/>
<pin id="986" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_2_channel "/>
</bind>
</comp>

<comp id="989" class="1005" name="HwReg_ClipMax_2_channel_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="7"/>
<pin id="991" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_2_channel "/>
</bind>
</comp>

<comp id="994" class="1005" name="bPassThru_420_In_loc_channel_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="3"/>
<pin id="996" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bPassThru_420_In_loc_channel "/>
</bind>
</comp>

<comp id="999" class="1005" name="bPassThru_420_Out_loc_channel_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="11"/>
<pin id="1001" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="bPassThru_420_Out_loc_channel "/>
</bind>
</comp>

<comp id="1004" class="1005" name="bPassThru_422_or_420_In_loc_channel_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="5"/>
<pin id="1006" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="bPassThru_422_or_420_In_loc_channel "/>
</bind>
</comp>

<comp id="1009" class="1005" name="bPassThru_422_or_420_Out_loc_channel_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="9"/>
<pin id="1011" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="bPassThru_422_or_420_Out_loc_channel "/>
</bind>
</comp>

<comp id="1014" class="1005" name="HwReg_width_c24_channel_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="12" slack="1"/>
<pin id="1016" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c24_channel "/>
</bind>
</comp>

<comp id="1019" class="1005" name="HwReg_height_c30_channel_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="1"/>
<pin id="1021" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c30_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="279"><net_src comp="100" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="100" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="100" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="100" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="100" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="100" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="100" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="100" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="100" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="100" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="100" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="100" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="100" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="100" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="100" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="100" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="387"><net_src comp="102" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="348" pin=5"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="348" pin=6"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="348" pin=7"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="348" pin=8"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="348" pin=9"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="348" pin=10"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="348" pin=11"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="348" pin=12"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="348" pin=13"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="348" pin=14"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="348" pin=15"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="348" pin=16"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="348" pin=17"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="348" pin=18"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="348" pin=19"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="348" pin=20"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="348" pin=21"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="348" pin=22"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="348" pin=23"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="348" pin=24"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="348" pin=25"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="348" pin=26"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="348" pin=27"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="348" pin=28"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="348" pin=29"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="348" pin=30"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="348" pin=31"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="348" pin=32"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="348" pin=33"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="348" pin=34"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="348" pin=35"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="348" pin=36"/></net>

<net id="440"><net_src comp="104" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="441"><net_src comp="0" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="442"><net_src comp="2" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="443"><net_src comp="4" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="444"><net_src comp="6" pin="0"/><net_sink comp="424" pin=4"/></net>

<net id="445"><net_src comp="8" pin="0"/><net_sink comp="424" pin=5"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="424" pin=6"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="424" pin=7"/></net>

<net id="458"><net_src comp="106" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="469"><net_src comp="108" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="511"><net_src comp="110" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="522"><net_src comp="112" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="533"><net_src comp="114" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="548"><net_src comp="116" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="86" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="550"><net_src comp="88" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="551"><net_src comp="90" pin="0"/><net_sink comp="534" pin=4"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="534" pin=5"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="534" pin=6"/></net>

<net id="554"><net_src comp="96" pin="0"/><net_sink comp="534" pin=7"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="534" pin=8"/></net>

<net id="559"><net_src comp="348" pin="37"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="348" pin="37"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="348" pin="37"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="348" pin="37"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="348" pin="37"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="348" pin="37"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="348" pin="37"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="348" pin="37"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="348" pin="37"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="348" pin="37"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="348" pin="37"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="348" pin="37"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="348" pin="37"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="348" pin="37"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="348" pin="37"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="348" pin="37"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="348" pin="37"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="348" pin="37"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="348" pin="37"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="348" pin="37"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="348" pin="37"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="348" pin="37"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="348" pin="37"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="348" pin="37"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="348" pin="37"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="348" pin="37"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="348" pin="37"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="348" pin="37"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="348" pin="37"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="348" pin="37"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="348" pin="37"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="348" pin="37"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="348" pin="37"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="348" pin="37"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="348" pin="37"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="348" pin="37"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="348" pin="37"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="348" pin="37"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="348" pin="37"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="348" pin="37"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="276" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="424" pin=13"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="725"><net_src comp="280" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="448" pin=7"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="731"><net_src comp="284" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="459" pin=7"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="737"><net_src comp="288" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="470" pin=38"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="743"><net_src comp="292" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="512" pin=7"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="749"><net_src comp="296" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="523" pin=7"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="534" pin=9"/></net>

<net id="755"><net_src comp="300" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="424" pin=12"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="448" pin=3"/></net>

<net id="761"><net_src comp="304" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="448" pin=6"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="459" pin=3"/></net>

<net id="767"><net_src comp="308" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="459" pin=6"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="470" pin=3"/></net>

<net id="773"><net_src comp="312" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="470" pin=37"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="512" pin=3"/></net>

<net id="779"><net_src comp="316" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="512" pin=6"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="523" pin=3"/></net>

<net id="785"><net_src comp="320" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="523" pin=6"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="534" pin=10"/></net>

<net id="791"><net_src comp="324" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="424" pin=8"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="797"><net_src comp="328" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="448" pin=5"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="803"><net_src comp="332" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="523" pin=5"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="809"><net_src comp="336" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="459" pin=5"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="815"><net_src comp="340" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="512" pin=5"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="821"><net_src comp="344" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="470" pin=36"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="827"><net_src comp="556" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="424" pin=11"/></net>

<net id="832"><net_src comp="560" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="534" pin=11"/></net>

<net id="837"><net_src comp="564" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="470" pin=4"/></net>

<net id="842"><net_src comp="568" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="470" pin=5"/></net>

<net id="847"><net_src comp="572" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="470" pin=6"/></net>

<net id="852"><net_src comp="576" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="470" pin=7"/></net>

<net id="857"><net_src comp="580" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="470" pin=8"/></net>

<net id="862"><net_src comp="584" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="470" pin=9"/></net>

<net id="867"><net_src comp="588" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="470" pin=10"/></net>

<net id="872"><net_src comp="592" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="470" pin=11"/></net>

<net id="877"><net_src comp="596" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="470" pin=12"/></net>

<net id="882"><net_src comp="600" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="470" pin=13"/></net>

<net id="887"><net_src comp="604" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="470" pin=14"/></net>

<net id="892"><net_src comp="608" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="470" pin=15"/></net>

<net id="897"><net_src comp="612" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="470" pin=16"/></net>

<net id="902"><net_src comp="616" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="470" pin=17"/></net>

<net id="907"><net_src comp="620" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="470" pin=18"/></net>

<net id="912"><net_src comp="624" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="470" pin=19"/></net>

<net id="917"><net_src comp="628" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="470" pin=20"/></net>

<net id="922"><net_src comp="632" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="470" pin=21"/></net>

<net id="927"><net_src comp="636" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="470" pin=22"/></net>

<net id="932"><net_src comp="640" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="470" pin=23"/></net>

<net id="937"><net_src comp="644" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="470" pin=24"/></net>

<net id="942"><net_src comp="648" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="470" pin=25"/></net>

<net id="947"><net_src comp="652" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="470" pin=26"/></net>

<net id="952"><net_src comp="656" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="470" pin=27"/></net>

<net id="957"><net_src comp="660" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="470" pin=28"/></net>

<net id="962"><net_src comp="664" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="470" pin=29"/></net>

<net id="967"><net_src comp="668" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="470" pin=30"/></net>

<net id="972"><net_src comp="672" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="470" pin=31"/></net>

<net id="977"><net_src comp="676" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="470" pin=32"/></net>

<net id="982"><net_src comp="680" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="470" pin=33"/></net>

<net id="987"><net_src comp="684" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="470" pin=34"/></net>

<net id="992"><net_src comp="688" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="470" pin=35"/></net>

<net id="997"><net_src comp="692" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="1002"><net_src comp="696" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="523" pin=4"/></net>

<net id="1007"><net_src comp="700" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="459" pin=4"/></net>

<net id="1012"><net_src comp="704" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="1017"><net_src comp="708" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="424" pin=10"/></net>

<net id="1022"><net_src comp="712" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="424" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {14 15 }
	Port: m_axis_video_V_keep_V | {14 15 }
	Port: m_axis_video_V_strb_V | {14 15 }
	Port: m_axis_video_V_user_V | {14 15 }
	Port: m_axis_video_V_last_V | {14 15 }
	Port: m_axis_video_V_id_V | {14 15 }
	Port: m_axis_video_V_dest_V | {14 15 }
 - Input state : 
	Port: v_csc : s_axis_video_V_data_V | {2 3 }
	Port: v_csc : s_axis_video_V_keep_V | {2 3 }
	Port: v_csc : s_axis_video_V_strb_V | {2 3 }
	Port: v_csc : s_axis_video_V_user_V | {2 3 }
	Port: v_csc : s_axis_video_V_last_V | {2 3 }
	Port: v_csc : s_axis_video_V_id_V | {2 3 }
	Port: v_csc : s_axis_video_V_dest_V | {2 3 }
	Port: v_csc : InVideoFormat | {1 }
	Port: v_csc : OutVideoFormat | {1 }
	Port: v_csc : width | {1 }
	Port: v_csc : height | {1 }
	Port: v_csc : ColStart | {1 }
	Port: v_csc : ColEnd | {1 }
	Port: v_csc : RowStart | {1 }
	Port: v_csc : RowEnd | {1 }
	Port: v_csc : K11 | {1 }
	Port: v_csc : K12 | {1 }
	Port: v_csc : K13 | {1 }
	Port: v_csc : K21 | {1 }
	Port: v_csc : K22 | {1 }
	Port: v_csc : K23 | {1 }
	Port: v_csc : K31 | {1 }
	Port: v_csc : K32 | {1 }
	Port: v_csc : K33 | {1 }
	Port: v_csc : ROffset | {1 }
	Port: v_csc : GOffset | {1 }
	Port: v_csc : BOffset | {1 }
	Port: v_csc : ClampMin | {1 }
	Port: v_csc : ClipMax | {1 }
	Port: v_csc : K11_2 | {1 }
	Port: v_csc : K12_2 | {1 }
	Port: v_csc : K13_2 | {1 }
	Port: v_csc : K21_2 | {1 }
	Port: v_csc : K22_2 | {1 }
	Port: v_csc : K23_2 | {1 }
	Port: v_csc : K31_2 | {1 }
	Port: v_csc : K32_2 | {1 }
	Port: v_csc : K33_2 | {1 }
	Port: v_csc : ROffset_2 | {1 }
	Port: v_csc : GOffset_2 | {1 }
	Port: v_csc : BOffset_2 | {1 }
	Port: v_csc : ClampMin_2 | {1 }
	Port: v_csc : ClipMax_2 | {1 }
  - Chain level:
	State 1
		HwReg_InVideoFormat_channel : 1
		HwReg_OutVideoFormat_channel : 1
		HwReg_ColStart_channel : 1
		HwReg_ColEnd_channel : 1
		HwReg_RowStart_channel : 1
		HwReg_RowEnd_channel : 1
		HwReg_K11_channel : 1
		HwReg_K12_channel : 1
		HwReg_K13_channel : 1
		HwReg_K21_channel : 1
		HwReg_K22_channel : 1
		HwReg_K23_channel : 1
		HwReg_K31_channel : 1
		HwReg_K32_channel : 1
		HwReg_K33_channel : 1
		HwReg_ROffset_channel : 1
		HwReg_GOffset_channel : 1
		HwReg_BOffset_channel : 1
		HwReg_ClampMin_channel : 1
		HwReg_ClipMax_channel : 1
		HwReg_K11_2_channel : 1
		HwReg_K12_2_channel : 1
		HwReg_K13_2_channel : 1
		HwReg_K21_2_channel : 1
		HwReg_K22_2_channel : 1
		HwReg_K23_2_channel : 1
		HwReg_K31_2_channel : 1
		HwReg_K32_2_channel : 1
		HwReg_K33_2_channel : 1
		HwReg_ROffset_2_channel : 1
		HwReg_GOffset_2_channel : 1
		HwReg_BOffset_2_channel : 1
		HwReg_ClampMin_2_channel : 1
		HwReg_ClipMax_2_channel : 1
		bPassThru_420_In_loc_channel : 1
		bPassThru_420_Out_loc_channel : 1
		bPassThru_422_or_420_In_loc_channel : 1
		bPassThru_422_or_420_Out_loc_channel : 1
		HwReg_width_c24_channel : 1
		HwReg_height_c30_channel : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      call_ret_Block_entry3_proc_fu_348      |    0    |    0    |    0    |    0    |    72   |    0    |
|          |      grp_AXIvideo2MultiPixStream_fu_424     |    0    |    0    |  0.903  |   184   |   135   |    0    |
|          |       grp_v_vcresampler_core_1_fu_448       |    8    |    0    |  3.843  |   222   |   343   |    0    |
|   call   |       grp_v_hcresampler_core_2_fu_459       |    0    |    0    |  0.427  |   294   |   403   |    0    |
|          |            grp_v_csc_core_fu_470            |    0    |    9    |  3.563  |   1226  |   1114  |    0    |
|          |        grp_v_hcresampler_core_fu_512        |    0    |    0    |  0.427  |   391   |   446   |    0    |
|          |        grp_v_vcresampler_core_fu_523        |    6    |    0    |  2.989  |   183   |   299   |    0    |
|          |      grp_MultiPixStream2AXIvideo_fu_534     |    0    |    0    |  0.476  |   162   |   123   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      HwReg_InVideoFormat_channel_fu_556     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     HwReg_OutVideoFormat_channel_fu_560     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_ColStart_channel_fu_564        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         HwReg_ColEnd_channel_fu_568         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_RowStart_channel_fu_572        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         HwReg_RowEnd_channel_fu_576         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K11_channel_fu_580          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K12_channel_fu_584          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K13_channel_fu_588          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K21_channel_fu_592          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K22_channel_fu_596          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K23_channel_fu_600          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K31_channel_fu_604          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K32_channel_fu_608          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           HwReg_K33_channel_fu_612          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         HwReg_ROffset_channel_fu_616        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         HwReg_GOffset_channel_fu_620        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         HwReg_BOffset_channel_fu_624        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_ClampMin_channel_fu_628        |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|         HwReg_ClipMax_channel_fu_632        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K11_2_channel_fu_636         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K12_2_channel_fu_640         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K13_2_channel_fu_644         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K21_2_channel_fu_648         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K22_2_channel_fu_652         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K23_2_channel_fu_656         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K31_2_channel_fu_660         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K32_2_channel_fu_664         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          HwReg_K33_2_channel_fu_668         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_ROffset_2_channel_fu_672       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_GOffset_2_channel_fu_676       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_BOffset_2_channel_fu_680       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       HwReg_ClampMin_2_channel_fu_684       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_ClipMax_2_channel_fu_688       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     bPassThru_420_In_loc_channel_fu_692     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     bPassThru_420_Out_loc_channel_fu_696    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  bPassThru_422_or_420_In_loc_channel_fu_700 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | bPassThru_422_or_420_Out_loc_channel_fu_704 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        HwReg_width_c24_channel_fu_708       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       HwReg_height_c30_channel_fu_712       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                             |    14   |    9    |  12.628 |   2662  |   2935  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|       HwReg_BOffset_2_channel_reg_979       |   10   |
|        HwReg_BOffset_channel_reg_909        |   10   |
|       HwReg_ClampMin_2_channel_reg_984      |    8   |
|        HwReg_ClampMin_channel_reg_914       |    8   |
|       HwReg_ClipMax_2_channel_reg_989       |    8   |
|        HwReg_ClipMax_channel_reg_919        |    8   |
|         HwReg_ColEnd_channel_reg_839        |   16   |
|        HwReg_ColStart_channel_reg_834       |   16   |
|       HwReg_GOffset_2_channel_reg_974       |   10   |
|        HwReg_GOffset_channel_reg_904        |   10   |
|     HwReg_InVideoFormat_channel_reg_824     |    8   |
|         HwReg_K11_2_channel_reg_924         |   16   |
|          HwReg_K11_channel_reg_854          |   16   |
|         HwReg_K12_2_channel_reg_929         |   16   |
|          HwReg_K12_channel_reg_859          |   16   |
|         HwReg_K13_2_channel_reg_934         |   16   |
|          HwReg_K13_channel_reg_864          |   16   |
|         HwReg_K21_2_channel_reg_939         |   16   |
|          HwReg_K21_channel_reg_869          |   16   |
|         HwReg_K22_2_channel_reg_944         |   16   |
|          HwReg_K22_channel_reg_874          |   16   |
|         HwReg_K23_2_channel_reg_949         |   16   |
|          HwReg_K23_channel_reg_879          |   16   |
|         HwReg_K31_2_channel_reg_954         |   16   |
|          HwReg_K31_channel_reg_884          |   16   |
|         HwReg_K32_2_channel_reg_959         |   16   |
|          HwReg_K32_channel_reg_889          |   16   |
|         HwReg_K33_2_channel_reg_964         |   16   |
|          HwReg_K33_channel_reg_894          |   16   |
|     HwReg_OutVideoFormat_channel_reg_829    |    8   |
|       HwReg_ROffset_2_channel_reg_969       |   10   |
|        HwReg_ROffset_channel_reg_899        |   10   |
|         HwReg_RowEnd_channel_reg_849        |   16   |
|        HwReg_RowStart_channel_reg_844       |   16   |
|           HwReg_height_c25_reg_740          |   12   |
|           HwReg_height_c26_reg_734          |   12   |
|           HwReg_height_c27_reg_728          |   12   |
|           HwReg_height_c28_reg_722          |   12   |
|           HwReg_height_c29_reg_716          |   12   |
|      HwReg_height_c30_channel_reg_1019      |   12   |
|            HwReg_height_c_reg_746           |   12   |
|           HwReg_width_c19_reg_776           |   12   |
|           HwReg_width_c20_reg_770           |   12   |
|           HwReg_width_c21_reg_764           |   12   |
|           HwReg_width_c22_reg_758           |   12   |
|           HwReg_width_c23_reg_752           |   12   |
|       HwReg_width_c24_channel_reg_1014      |   12   |
|            HwReg_width_c_reg_782            |   12   |
|     bPassThru_420_In_loc_channel_reg_994    |    1   |
|    bPassThru_420_Out_loc_channel_reg_999    |    1   |
| bPassThru_422_or_420_In_loc_channel_reg_1004|    1   |
|bPassThru_422_or_420_Out_loc_channel_reg_1009|    1   |
|              stream_csc_reg_818             |   24   |
|         stream_in_hresampled_reg_806        |   24   |
|              stream_in_reg_788              |   24   |
|         stream_in_vresampled_reg_794        |   24   |
|        stream_out_hresampled_reg_812        |   24   |
|        stream_out_vresampled_reg_800        |   24   |
+---------------------------------------------+--------+
|                    Total                    |   776  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   14   |    9   |   12   |  2662  |  2935  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   776  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   14   |    9   |   12   |  3438  |  2935  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
