package freertos

import _ "unsafe"

const GDMA_MEM_TRANS_EN_CH0_V = 0x1
const GDMA_MEM_TRANS_EN_CH0_S = 4
const GDMA_IN_DATA_BURST_EN_CH0_V = 0x1
const GDMA_IN_DATA_BURST_EN_CH0_S = 3
const GDMA_INDSCR_BURST_EN_CH0_V = 0x1
const GDMA_INDSCR_BURST_EN_CH0_S = 2
const GDMA_IN_LOOP_TEST_CH0_V = 0x1
const GDMA_IN_LOOP_TEST_CH0_S = 1
const GDMA_IN_RST_CH0_V = 0x1
const GDMA_IN_RST_CH0_S = 0
const GDMA_IN_EXT_MEM_BK_SIZE_CH0 = 0x00000003
const GDMA_IN_EXT_MEM_BK_SIZE_CH0_V = 0x3
const GDMA_IN_EXT_MEM_BK_SIZE_CH0_S = 13
const GDMA_IN_CHECK_OWNER_CH0_V = 0x1
const GDMA_IN_CHECK_OWNER_CH0_S = 12
const GDMA_DMA_INFIFO_FULL_THRS_CH0 = 0x00000FFF
const GDMA_DMA_INFIFO_FULL_THRS_CH0_V = 0xFFF
const GDMA_DMA_INFIFO_FULL_THRS_CH0_S = 0
const GDMA_INFIFO_UDF_L3_CH0_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L3_CH0_INT_RAW_S = 9
const GDMA_INFIFO_OVF_L3_CH0_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L3_CH0_INT_RAW_S = 8
const GDMA_INFIFO_UDF_L1_CH0_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L1_CH0_INT_RAW_S = 7
const GDMA_INFIFO_OVF_L1_CH0_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L1_CH0_INT_RAW_S = 6
const GDMA_INFIFO_FULL_WM_CH0_INT_RAW_V = 0x1
const GDMA_INFIFO_FULL_WM_CH0_INT_RAW_S = 5
const GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_RAW_V = 0x1
const GDMA_IN_DSCR_ERR_CH0_INT_RAW_S = 3
const GDMA_IN_ERR_EOF_CH0_INT_RAW_V = 0x1
const GDMA_IN_ERR_EOF_CH0_INT_RAW_S = 2
const GDMA_IN_SUC_EOF_CH0_INT_RAW_V = 0x1
const GDMA_IN_SUC_EOF_CH0_INT_RAW_S = 1
const GDMA_IN_DONE_CH0_INT_RAW_V = 0x1
const GDMA_IN_DONE_CH0_INT_RAW_S = 0
const GDMA_INFIFO_UDF_L3_CH0_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L3_CH0_INT_ST_S = 9
const GDMA_INFIFO_OVF_L3_CH0_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L3_CH0_INT_ST_S = 8
const GDMA_INFIFO_UDF_L1_CH0_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L1_CH0_INT_ST_S = 7
const GDMA_INFIFO_OVF_L1_CH0_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L1_CH0_INT_ST_S = 6
const GDMA_INFIFO_FULL_WM_CH0_INT_ST_V = 0x1
const GDMA_INFIFO_FULL_WM_CH0_INT_ST_S = 5
const GDMA_IN_DSCR_EMPTY_CH0_INT_ST_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ST_V = 0x1
const GDMA_IN_DSCR_ERR_CH0_INT_ST_S = 3
const GDMA_IN_ERR_EOF_CH0_INT_ST_V = 0x1
const GDMA_IN_ERR_EOF_CH0_INT_ST_S = 2
const GDMA_IN_SUC_EOF_CH0_INT_ST_V = 0x1
const GDMA_IN_SUC_EOF_CH0_INT_ST_S = 1
const GDMA_IN_DONE_CH0_INT_ST_V = 0x1
const GDMA_IN_DONE_CH0_INT_ST_S = 0
const GDMA_INFIFO_UDF_L3_CH0_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L3_CH0_INT_ENA_S = 9
const GDMA_INFIFO_OVF_L3_CH0_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L3_CH0_INT_ENA_S = 8
const GDMA_INFIFO_UDF_L1_CH0_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L1_CH0_INT_ENA_S = 7
const GDMA_INFIFO_OVF_L1_CH0_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L1_CH0_INT_ENA_S = 6
const GDMA_INFIFO_FULL_WM_CH0_INT_ENA_V = 0x1
const GDMA_INFIFO_FULL_WM_CH0_INT_ENA_S = 5
const GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ENA_V = 0x1
const GDMA_IN_DSCR_ERR_CH0_INT_ENA_S = 3
const GDMA_IN_ERR_EOF_CH0_INT_ENA_V = 0x1
const GDMA_IN_ERR_EOF_CH0_INT_ENA_S = 2
const GDMA_IN_SUC_EOF_CH0_INT_ENA_V = 0x1
const GDMA_IN_SUC_EOF_CH0_INT_ENA_S = 1
const GDMA_IN_DONE_CH0_INT_ENA_V = 0x1
const GDMA_IN_DONE_CH0_INT_ENA_S = 0
const GDMA_INFIFO_UDF_L3_CH0_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L3_CH0_INT_CLR_S = 9
const GDMA_INFIFO_OVF_L3_CH0_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L3_CH0_INT_CLR_S = 8
const GDMA_INFIFO_UDF_L1_CH0_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L1_CH0_INT_CLR_S = 7
const GDMA_INFIFO_OVF_L1_CH0_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L1_CH0_INT_CLR_S = 6
const GDMA_DMA_INFIFO_FULL_WM_CH0_INT_CLR_V = 0x1
const GDMA_DMA_INFIFO_FULL_WM_CH0_INT_CLR_S = 5
const GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_CLR_V = 0x1
const GDMA_IN_DSCR_ERR_CH0_INT_CLR_S = 3
const GDMA_IN_ERR_EOF_CH0_INT_CLR_V = 0x1
const GDMA_IN_ERR_EOF_CH0_INT_CLR_S = 2
const GDMA_IN_SUC_EOF_CH0_INT_CLR_V = 0x1
const GDMA_IN_SUC_EOF_CH0_INT_CLR_S = 1
const GDMA_IN_DONE_CH0_INT_CLR_V = 0x1
const GDMA_IN_DONE_CH0_INT_CLR_S = 0
const GDMA_IN_BUF_HUNGRY_CH0_V = 0x1
const GDMA_IN_BUF_HUNGRY_CH0_S = 28
const GDMA_IN_REMAIN_UNDER_4B_L3_CH0_V = 0x1
const GDMA_IN_REMAIN_UNDER_4B_L3_CH0_S = 27
const GDMA_IN_REMAIN_UNDER_3B_L3_CH0_V = 0x1
const GDMA_IN_REMAIN_UNDER_3B_L3_CH0_S = 26
const GDMA_IN_REMAIN_UNDER_2B_L3_CH0_V = 0x1
const GDMA_IN_REMAIN_UNDER_2B_L3_CH0_S = 25
const GDMA_IN_REMAIN_UNDER_1B_L3_CH0_V = 0x1
const GDMA_IN_REMAIN_UNDER_1B_L3_CH0_S = 24
const GDMA_INFIFO_CNT_L3_CH0 = 0x0000001F
const GDMA_INFIFO_CNT_L3_CH0_V = 0x1F
const GDMA_INFIFO_CNT_L3_CH0_S = 19
const GDMA_INFIFO_CNT_L2_CH0 = 0x0000007F
const GDMA_INFIFO_CNT_L2_CH0_V = 0x7F
const GDMA_INFIFO_CNT_L2_CH0_S = 12
const GDMA_INFIFO_CNT_L1_CH0 = 0x0000003F
const GDMA_INFIFO_CNT_L1_CH0_V = 0x3F
const GDMA_INFIFO_CNT_L1_CH0_S = 6
const GDMA_INFIFO_EMPTY_L3_CH0_V = 0x1
const GDMA_INFIFO_EMPTY_L3_CH0_S = 5
const GDMA_INFIFO_FULL_L3_CH0_V = 0x1
const GDMA_INFIFO_FULL_L3_CH0_S = 4
const GDMA_INFIFO_EMPTY_L2_CH0_V = 0x1
const GDMA_INFIFO_EMPTY_L2_CH0_S = 3
const GDMA_INFIFO_FULL_L2_CH0_V = 0x1
const GDMA_INFIFO_FULL_L2_CH0_S = 2
const GDMA_INFIFO_EMPTY_L1_CH0_V = 0x1
const GDMA_INFIFO_EMPTY_L1_CH0_S = 1
const GDMA_INFIFO_FULL_L1_CH0_V = 0x1
const GDMA_INFIFO_FULL_L1_CH0_S = 0
const GDMA_INFIFO_POP_CH0_V = 0x1
const GDMA_INFIFO_POP_CH0_S = 12
const GDMA_INFIFO_RDATA_CH0 = 0x00000FFF
const GDMA_INFIFO_RDATA_CH0_V = 0xFFF
const GDMA_INFIFO_RDATA_CH0_S = 0
const GDMA_INLINK_PARK_CH0_V = 0x1
const GDMA_INLINK_PARK_CH0_S = 24
const GDMA_INLINK_RESTART_CH0_V = 0x1
const GDMA_INLINK_RESTART_CH0_S = 23
const GDMA_INLINK_START_CH0_V = 0x1
const GDMA_INLINK_START_CH0_S = 22
const GDMA_INLINK_STOP_CH0_V = 0x1
const GDMA_INLINK_STOP_CH0_S = 21
const GDMA_INLINK_AUTO_RET_CH0_V = 0x1
const GDMA_INLINK_AUTO_RET_CH0_S = 20
const GDMA_INLINK_ADDR_CH0 = 0x000FFFFF
const GDMA_INLINK_ADDR_CH0_V = 0xFFFFF
const GDMA_INLINK_ADDR_CH0_S = 0
const GDMA_IN_STATE_CH0 = 0x00000007
const GDMA_IN_STATE_CH0_V = 0x7
const GDMA_IN_STATE_CH0_S = 20
const GDMA_IN_DSCR_STATE_CH0 = 0x00000003
const GDMA_IN_DSCR_STATE_CH0_V = 0x3
const GDMA_IN_DSCR_STATE_CH0_S = 18
const GDMA_INLINK_DSCR_ADDR_CH0 = 0x0003FFFF
const GDMA_INLINK_DSCR_ADDR_CH0_V = 0x3FFFF
const GDMA_INLINK_DSCR_ADDR_CH0_S = 0
const GDMA_IN_SUC_EOF_DES_ADDR_CH0 = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH0_V = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH0_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH0 = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH0_V = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH0_S = 0
const GDMA_INLINK_DSCR_CH0 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH0_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH0_S = 0
const GDMA_INLINK_DSCR_BF0_CH0 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH0_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH0_S = 0
const GDMA_INLINK_DSCR_BF1_CH0 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH0_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH0_S = 0
const GDMA_RX_WEIGHT_CH0 = 0x0000000F
const GDMA_RX_WEIGHT_CH0_V = 0xF
const GDMA_RX_WEIGHT_CH0_S = 8
const GDMA_RX_PRI_CH0 = 0x0000000F
const GDMA_RX_PRI_CH0_V = 0xF
const GDMA_RX_PRI_CH0_S = 0
const GDMA_PERI_IN_SEL_CH0 = 0x0000003F
const GDMA_PERI_IN_SEL_CH0_V = 0x3F
const GDMA_PERI_IN_SEL_CH0_S = 0
const GDMA_OUT_DATA_BURST_EN_CH0_V = 0x1
const GDMA_OUT_DATA_BURST_EN_CH0_S = 5
const GDMA_OUTDSCR_BURST_EN_CH0_V = 0x1
const GDMA_OUTDSCR_BURST_EN_CH0_S = 4
const GDMA_OUT_EOF_MODE_CH0_V = 0x1
const GDMA_OUT_EOF_MODE_CH0_S = 3
const GDMA_OUT_AUTO_WRBACK_CH0_V = 0x1
const GDMA_OUT_AUTO_WRBACK_CH0_S = 2
const GDMA_OUT_LOOP_TEST_CH0_V = 0x1
const GDMA_OUT_LOOP_TEST_CH0_S = 1
const GDMA_OUT_RST_CH0_V = 0x1
const GDMA_OUT_RST_CH0_S = 0
const GDMA_OUT_EXT_MEM_BK_SIZE_CH0 = 0x00000003
const GDMA_OUT_EXT_MEM_BK_SIZE_CH0_V = 0x3
const GDMA_OUT_EXT_MEM_BK_SIZE_CH0_S = 13
const GDMA_OUT_CHECK_OWNER_CH0_V = 0x1
const GDMA_OUT_CHECK_OWNER_CH0_S = 12
const GDMA_OUTFIFO_UDF_L3_CH0_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH0_INT_RAW_S = 7
const GDMA_OUTFIFO_OVF_L3_CH0_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH0_INT_RAW_S = 6
const GDMA_OUTFIFO_UDF_L1_CH0_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH0_INT_RAW_S = 5
const GDMA_OUTFIFO_OVF_L1_CH0_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH0_INT_RAW_S = 4
const GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S = 3
const GDMA_OUT_DSCR_ERR_CH0_INT_RAW_V = 0x1
const GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S = 2
const GDMA_OUT_EOF_CH0_INT_RAW_V = 0x1
const GDMA_OUT_EOF_CH0_INT_RAW_S = 1
const GDMA_OUT_DONE_CH0_INT_RAW_V = 0x1
const GDMA_OUT_DONE_CH0_INT_RAW_S = 0
const GDMA_OUTFIFO_UDF_L3_CH0_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH0_INT_ST_S = 7
const GDMA_OUTFIFO_OVF_L3_CH0_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH0_INT_ST_S = 6
const GDMA_OUTFIFO_UDF_L1_CH0_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH0_INT_ST_S = 5
const GDMA_OUTFIFO_OVF_L1_CH0_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH0_INT_ST_S = 4
const GDMA_OUT_TOTAL_EOF_CH0_INT_ST_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S = 3
const GDMA_OUT_DSCR_ERR_CH0_INT_ST_V = 0x1
const GDMA_OUT_DSCR_ERR_CH0_INT_ST_S = 2
const GDMA_OUT_EOF_CH0_INT_ST_V = 0x1
const GDMA_OUT_EOF_CH0_INT_ST_S = 1
const GDMA_OUT_DONE_CH0_INT_ST_V = 0x1
const GDMA_OUT_DONE_CH0_INT_ST_S = 0
const GDMA_OUTFIFO_UDF_L3_CH0_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH0_INT_ENA_S = 7
const GDMA_OUTFIFO_OVF_L3_CH0_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH0_INT_ENA_S = 6
const GDMA_OUTFIFO_UDF_L1_CH0_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH0_INT_ENA_S = 5
const GDMA_OUTFIFO_OVF_L1_CH0_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH0_INT_ENA_S = 4
const GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S = 3
const GDMA_OUT_DSCR_ERR_CH0_INT_ENA_V = 0x1
const GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S = 2
const GDMA_OUT_EOF_CH0_INT_ENA_V = 0x1
const GDMA_OUT_EOF_CH0_INT_ENA_S = 1
const GDMA_OUT_DONE_CH0_INT_ENA_V = 0x1
const GDMA_OUT_DONE_CH0_INT_ENA_S = 0
const GDMA_OUTFIFO_UDF_L3_CH0_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH0_INT_CLR_S = 7
const GDMA_OUTFIFO_OVF_L3_CH0_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH0_INT_CLR_S = 6
const GDMA_OUTFIFO_UDF_L1_CH0_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH0_INT_CLR_S = 5
const GDMA_OUTFIFO_OVF_L1_CH0_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH0_INT_CLR_S = 4
const GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S = 3
const GDMA_OUT_DSCR_ERR_CH0_INT_CLR_V = 0x1
const GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S = 2
const GDMA_OUT_EOF_CH0_INT_CLR_V = 0x1
const GDMA_OUT_EOF_CH0_INT_CLR_S = 1
const GDMA_OUT_DONE_CH0_INT_CLR_V = 0x1
const GDMA_OUT_DONE_CH0_INT_CLR_S = 0
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH0_V = 0x1
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH0_S = 26
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH0_V = 0x1
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH0_S = 25
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH0_V = 0x1
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH0_S = 24
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH0_V = 0x1
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH0_S = 23
const GDMA_OUTFIFO_CNT_L3_CH0 = 0x0000001F
const GDMA_OUTFIFO_CNT_L3_CH0_V = 0x1F
const GDMA_OUTFIFO_CNT_L3_CH0_S = 18
const GDMA_OUTFIFO_CNT_L2_CH0 = 0x0000007F
const GDMA_OUTFIFO_CNT_L2_CH0_V = 0x7F
const GDMA_OUTFIFO_CNT_L2_CH0_S = 11
const GDMA_OUTFIFO_CNT_L1_CH0 = 0x0000001F
const GDMA_OUTFIFO_CNT_L1_CH0_V = 0x1F
const GDMA_OUTFIFO_CNT_L1_CH0_S = 6
const GDMA_OUTFIFO_EMPTY_L3_CH0_V = 0x1
const GDMA_OUTFIFO_EMPTY_L3_CH0_S = 5
const GDMA_OUTFIFO_FULL_L3_CH0_V = 0x1
const GDMA_OUTFIFO_FULL_L3_CH0_S = 4
const GDMA_OUTFIFO_EMPTY_L2_CH0_V = 0x1
const GDMA_OUTFIFO_EMPTY_L2_CH0_S = 3
const GDMA_OUTFIFO_FULL_L2_CH0_V = 0x1
const GDMA_OUTFIFO_FULL_L2_CH0_S = 2
const GDMA_OUTFIFO_EMPTY_L1_CH0_V = 0x1
const GDMA_OUTFIFO_EMPTY_L1_CH0_S = 1
const GDMA_OUTFIFO_FULL_L1_CH0_V = 0x1
const GDMA_OUTFIFO_FULL_L1_CH0_S = 0
const GDMA_OUTFIFO_PUSH_CH0_V = 0x1
const GDMA_OUTFIFO_PUSH_CH0_S = 9
const GDMA_OUTFIFO_WDATA_CH0 = 0x000001FF
const GDMA_OUTFIFO_WDATA_CH0_V = 0x1FF
const GDMA_OUTFIFO_WDATA_CH0_S = 0
const GDMA_OUTLINK_PARK_CH0_V = 0x1
const GDMA_OUTLINK_PARK_CH0_S = 23
const GDMA_OUTLINK_RESTART_CH0_V = 0x1
const GDMA_OUTLINK_RESTART_CH0_S = 22
const GDMA_OUTLINK_START_CH0_V = 0x1
const GDMA_OUTLINK_START_CH0_S = 21
const GDMA_OUTLINK_STOP_CH0_V = 0x1
const GDMA_OUTLINK_STOP_CH0_S = 20
const GDMA_OUTLINK_ADDR_CH0 = 0x000FFFFF
const GDMA_OUTLINK_ADDR_CH0_V = 0xFFFFF
const GDMA_OUTLINK_ADDR_CH0_S = 0
const GDMA_OUT_STATE_CH0 = 0x00000007
const GDMA_OUT_STATE_CH0_V = 0x7
const GDMA_OUT_STATE_CH0_S = 20
const GDMA_OUT_DSCR_STATE_CH0 = 0x00000003
const GDMA_OUT_DSCR_STATE_CH0_V = 0x3
const GDMA_OUT_DSCR_STATE_CH0_S = 18
const GDMA_OUTLINK_DSCR_ADDR_CH0 = 0x0003FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH0_V = 0x3FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH0_S = 0
const GDMA_OUT_EOF_DES_ADDR_CH0 = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH0_V = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH0_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0 = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0_V = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S = 0
const GDMA_OUTLINK_DSCR_CH0 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH0_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH0 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH0_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH0 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH0_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH0_S = 0
const GDMA_TX_WEIGHT_CH0 = 0x0000000F
const GDMA_TX_WEIGHT_CH0_V = 0xF
const GDMA_TX_WEIGHT_CH0_S = 8
const GDMA_TX_PRI_CH0 = 0x0000000F
const GDMA_TX_PRI_CH0_V = 0xF
const GDMA_TX_PRI_CH0_S = 0
const GDMA_PERI_OUT_SEL_CH0 = 0x0000003F
const GDMA_PERI_OUT_SEL_CH0_V = 0x3F
const GDMA_PERI_OUT_SEL_CH0_S = 0
const GDMA_MEM_TRANS_EN_CH1_V = 0x1
const GDMA_MEM_TRANS_EN_CH1_S = 4
const GDMA_IN_DATA_BURST_EN_CH1_V = 0x1
const GDMA_IN_DATA_BURST_EN_CH1_S = 3
const GDMA_INDSCR_BURST_EN_CH1_V = 0x1
const GDMA_INDSCR_BURST_EN_CH1_S = 2
const GDMA_IN_LOOP_TEST_CH1_V = 0x1
const GDMA_IN_LOOP_TEST_CH1_S = 1
const GDMA_IN_RST_CH1_V = 0x1
const GDMA_IN_RST_CH1_S = 0
const GDMA_IN_EXT_MEM_BK_SIZE_CH1 = 0x00000003
const GDMA_IN_EXT_MEM_BK_SIZE_CH1_V = 0x3
const GDMA_IN_EXT_MEM_BK_SIZE_CH1_S = 13
const GDMA_IN_CHECK_OWNER_CH1_V = 0x1
const GDMA_IN_CHECK_OWNER_CH1_S = 12
const GDMA_DMA_INFIFO_FULL_THRS_CH1 = 0x00000FFF
const GDMA_DMA_INFIFO_FULL_THRS_CH1_V = 0xFFF
const GDMA_DMA_INFIFO_FULL_THRS_CH1_S = 0
const GDMA_INFIFO_UDF_L3_CH1_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L3_CH1_INT_RAW_S = 9
const GDMA_INFIFO_OVF_L3_CH1_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L3_CH1_INT_RAW_S = 8
const GDMA_INFIFO_UDF_L1_CH1_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L1_CH1_INT_RAW_S = 7
const GDMA_INFIFO_OVF_L1_CH1_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L1_CH1_INT_RAW_S = 6
const GDMA_INFIFO_FULL_WM_CH1_INT_RAW_V = 0x1
const GDMA_INFIFO_FULL_WM_CH1_INT_RAW_S = 5
const GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_RAW_V = 0x1
const GDMA_IN_DSCR_ERR_CH1_INT_RAW_S = 3
const GDMA_IN_ERR_EOF_CH1_INT_RAW_V = 0x1
const GDMA_IN_ERR_EOF_CH1_INT_RAW_S = 2
const GDMA_IN_SUC_EOF_CH1_INT_RAW_V = 0x1
const GDMA_IN_SUC_EOF_CH1_INT_RAW_S = 1
const GDMA_IN_DONE_CH1_INT_RAW_V = 0x1
const GDMA_IN_DONE_CH1_INT_RAW_S = 0
const GDMA_INFIFO_UDF_L3_CH1_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L3_CH1_INT_ST_S = 9
const GDMA_INFIFO_OVF_L3_CH1_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L3_CH1_INT_ST_S = 8
const GDMA_INFIFO_UDF_L1_CH1_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L1_CH1_INT_ST_S = 7
const GDMA_INFIFO_OVF_L1_CH1_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L1_CH1_INT_ST_S = 6
const GDMA_INFIFO_FULL_WM_CH1_INT_ST_V = 0x1
const GDMA_INFIFO_FULL_WM_CH1_INT_ST_S = 5
const GDMA_IN_DSCR_EMPTY_CH1_INT_ST_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH1_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ST_V = 0x1
const GDMA_IN_DSCR_ERR_CH1_INT_ST_S = 3
const GDMA_IN_ERR_EOF_CH1_INT_ST_V = 0x1
const GDMA_IN_ERR_EOF_CH1_INT_ST_S = 2
const GDMA_IN_SUC_EOF_CH1_INT_ST_V = 0x1
const GDMA_IN_SUC_EOF_CH1_INT_ST_S = 1
const GDMA_IN_DONE_CH1_INT_ST_V = 0x1
const GDMA_IN_DONE_CH1_INT_ST_S = 0
const GDMA_INFIFO_UDF_L3_CH1_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L3_CH1_INT_ENA_S = 9
const GDMA_INFIFO_OVF_L3_CH1_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L3_CH1_INT_ENA_S = 8
const GDMA_INFIFO_UDF_L1_CH1_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L1_CH1_INT_ENA_S = 7
const GDMA_INFIFO_OVF_L1_CH1_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L1_CH1_INT_ENA_S = 6
const GDMA_INFIFO_FULL_WM_CH1_INT_ENA_V = 0x1
const GDMA_INFIFO_FULL_WM_CH1_INT_ENA_S = 5
const GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ENA_V = 0x1
const GDMA_IN_DSCR_ERR_CH1_INT_ENA_S = 3
const GDMA_IN_ERR_EOF_CH1_INT_ENA_V = 0x1
const GDMA_IN_ERR_EOF_CH1_INT_ENA_S = 2
const GDMA_IN_SUC_EOF_CH1_INT_ENA_V = 0x1
const GDMA_IN_SUC_EOF_CH1_INT_ENA_S = 1
const GDMA_IN_DONE_CH1_INT_ENA_V = 0x1
const GDMA_IN_DONE_CH1_INT_ENA_S = 0
const GDMA_INFIFO_UDF_L3_CH1_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L3_CH1_INT_CLR_S = 9
const GDMA_INFIFO_OVF_L3_CH1_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L3_CH1_INT_CLR_S = 8
const GDMA_INFIFO_UDF_L1_CH1_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L1_CH1_INT_CLR_S = 7
const GDMA_INFIFO_OVF_L1_CH1_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L1_CH1_INT_CLR_S = 6
const GDMA_DMA_INFIFO_FULL_WM_CH1_INT_CLR_V = 0x1
const GDMA_DMA_INFIFO_FULL_WM_CH1_INT_CLR_S = 5
const GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_CLR_V = 0x1
const GDMA_IN_DSCR_ERR_CH1_INT_CLR_S = 3
const GDMA_IN_ERR_EOF_CH1_INT_CLR_V = 0x1
const GDMA_IN_ERR_EOF_CH1_INT_CLR_S = 2
const GDMA_IN_SUC_EOF_CH1_INT_CLR_V = 0x1
const GDMA_IN_SUC_EOF_CH1_INT_CLR_S = 1
const GDMA_IN_DONE_CH1_INT_CLR_V = 0x1
const GDMA_IN_DONE_CH1_INT_CLR_S = 0
const GDMA_IN_BUF_HUNGRY_CH1_V = 0x1
const GDMA_IN_BUF_HUNGRY_CH1_S = 28
const GDMA_IN_REMAIN_UNDER_4B_L3_CH1_V = 0x1
const GDMA_IN_REMAIN_UNDER_4B_L3_CH1_S = 27
const GDMA_IN_REMAIN_UNDER_3B_L3_CH1_V = 0x1
const GDMA_IN_REMAIN_UNDER_3B_L3_CH1_S = 26
const GDMA_IN_REMAIN_UNDER_2B_L3_CH1_V = 0x1
const GDMA_IN_REMAIN_UNDER_2B_L3_CH1_S = 25
const GDMA_IN_REMAIN_UNDER_1B_L3_CH1_V = 0x1
const GDMA_IN_REMAIN_UNDER_1B_L3_CH1_S = 24
const GDMA_INFIFO_CNT_L3_CH1 = 0x0000001F
const GDMA_INFIFO_CNT_L3_CH1_V = 0x1F
const GDMA_INFIFO_CNT_L3_CH1_S = 19
const GDMA_INFIFO_CNT_L2_CH1 = 0x0000007F
const GDMA_INFIFO_CNT_L2_CH1_V = 0x7F
const GDMA_INFIFO_CNT_L2_CH1_S = 12
const GDMA_INFIFO_CNT_L1_CH1 = 0x0000003F
const GDMA_INFIFO_CNT_L1_CH1_V = 0x3F
const GDMA_INFIFO_CNT_L1_CH1_S = 6
const GDMA_INFIFO_EMPTY_L3_CH1_V = 0x1
const GDMA_INFIFO_EMPTY_L3_CH1_S = 5
const GDMA_INFIFO_FULL_L3_CH1_V = 0x1
const GDMA_INFIFO_FULL_L3_CH1_S = 4
const GDMA_INFIFO_EMPTY_L2_CH1_V = 0x1
const GDMA_INFIFO_EMPTY_L2_CH1_S = 3
const GDMA_INFIFO_FULL_L2_CH1_V = 0x1
const GDMA_INFIFO_FULL_L2_CH1_S = 2
const GDMA_INFIFO_EMPTY_L1_CH1_V = 0x1
const GDMA_INFIFO_EMPTY_L1_CH1_S = 1
const GDMA_INFIFO_FULL_L1_CH1_V = 0x1
const GDMA_INFIFO_FULL_L1_CH1_S = 0
const GDMA_INFIFO_POP_CH1_V = 0x1
const GDMA_INFIFO_POP_CH1_S = 12
const GDMA_INFIFO_RDATA_CH1 = 0x00000FFF
const GDMA_INFIFO_RDATA_CH1_V = 0xFFF
const GDMA_INFIFO_RDATA_CH1_S = 0
const GDMA_INLINK_PARK_CH1_V = 0x1
const GDMA_INLINK_PARK_CH1_S = 24
const GDMA_INLINK_RESTART_CH1_V = 0x1
const GDMA_INLINK_RESTART_CH1_S = 23
const GDMA_INLINK_START_CH1_V = 0x1
const GDMA_INLINK_START_CH1_S = 22
const GDMA_INLINK_STOP_CH1_V = 0x1
const GDMA_INLINK_STOP_CH1_S = 21
const GDMA_INLINK_AUTO_RET_CH1_V = 0x1
const GDMA_INLINK_AUTO_RET_CH1_S = 20
const GDMA_INLINK_ADDR_CH1 = 0x000FFFFF
const GDMA_INLINK_ADDR_CH1_V = 0xFFFFF
const GDMA_INLINK_ADDR_CH1_S = 0
const GDMA_IN_STATE_CH1 = 0x00000007
const GDMA_IN_STATE_CH1_V = 0x7
const GDMA_IN_STATE_CH1_S = 20
const GDMA_IN_DSCR_STATE_CH1 = 0x00000003
const GDMA_IN_DSCR_STATE_CH1_V = 0x3
const GDMA_IN_DSCR_STATE_CH1_S = 18
const GDMA_INLINK_DSCR_ADDR_CH1 = 0x0003FFFF
const GDMA_INLINK_DSCR_ADDR_CH1_V = 0x3FFFF
const GDMA_INLINK_DSCR_ADDR_CH1_S = 0
const GDMA_IN_SUC_EOF_DES_ADDR_CH1 = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH1_V = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH1_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH1 = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH1_V = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH1_S = 0
const GDMA_INLINK_DSCR_CH1 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH1_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH1_S = 0
const GDMA_INLINK_DSCR_BF0_CH1 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH1_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH1_S = 0
const GDMA_INLINK_DSCR_BF1_CH1 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH1_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH1_S = 0
const GDMA_RX_WEIGHT_CH1 = 0x0000000F
const GDMA_RX_WEIGHT_CH1_V = 0xF
const GDMA_RX_WEIGHT_CH1_S = 8
const GDMA_RX_PRI_CH1 = 0x0000000F
const GDMA_RX_PRI_CH1_V = 0xF
const GDMA_RX_PRI_CH1_S = 0
const GDMA_PERI_IN_SEL_CH1 = 0x0000003F
const GDMA_PERI_IN_SEL_CH1_V = 0x3F
const GDMA_PERI_IN_SEL_CH1_S = 0
const GDMA_OUT_DATA_BURST_EN_CH1_V = 0x1
const GDMA_OUT_DATA_BURST_EN_CH1_S = 5
const GDMA_OUTDSCR_BURST_EN_CH1_V = 0x1
const GDMA_OUTDSCR_BURST_EN_CH1_S = 4
const GDMA_OUT_EOF_MODE_CH1_V = 0x1
const GDMA_OUT_EOF_MODE_CH1_S = 3
const GDMA_OUT_AUTO_WRBACK_CH1_V = 0x1
const GDMA_OUT_AUTO_WRBACK_CH1_S = 2
const GDMA_OUT_LOOP_TEST_CH1_V = 0x1
const GDMA_OUT_LOOP_TEST_CH1_S = 1
const GDMA_OUT_RST_CH1_V = 0x1
const GDMA_OUT_RST_CH1_S = 0
const GDMA_OUT_EXT_MEM_BK_SIZE_CH1 = 0x00000003
const GDMA_OUT_EXT_MEM_BK_SIZE_CH1_V = 0x3
const GDMA_OUT_EXT_MEM_BK_SIZE_CH1_S = 13
const GDMA_OUT_CHECK_OWNER_CH1_V = 0x1
const GDMA_OUT_CHECK_OWNER_CH1_S = 12
const GDMA_OUTFIFO_UDF_L3_CH1_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH1_INT_RAW_S = 7
const GDMA_OUTFIFO_OVF_L3_CH1_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH1_INT_RAW_S = 6
const GDMA_OUTFIFO_UDF_L1_CH1_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH1_INT_RAW_S = 5
const GDMA_OUTFIFO_OVF_L1_CH1_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH1_INT_RAW_S = 4
const GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_S = 3
const GDMA_OUT_DSCR_ERR_CH1_INT_RAW_V = 0x1
const GDMA_OUT_DSCR_ERR_CH1_INT_RAW_S = 2
const GDMA_OUT_EOF_CH1_INT_RAW_V = 0x1
const GDMA_OUT_EOF_CH1_INT_RAW_S = 1
const GDMA_OUT_DONE_CH1_INT_RAW_V = 0x1
const GDMA_OUT_DONE_CH1_INT_RAW_S = 0
const GDMA_OUTFIFO_UDF_L3_CH1_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH1_INT_ST_S = 7
const GDMA_OUTFIFO_OVF_L3_CH1_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH1_INT_ST_S = 6
const GDMA_OUTFIFO_UDF_L1_CH1_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH1_INT_ST_S = 5
const GDMA_OUTFIFO_OVF_L1_CH1_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH1_INT_ST_S = 4
const GDMA_OUT_TOTAL_EOF_CH1_INT_ST_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH1_INT_ST_S = 3
const GDMA_OUT_DSCR_ERR_CH1_INT_ST_V = 0x1
const GDMA_OUT_DSCR_ERR_CH1_INT_ST_S = 2
const GDMA_OUT_EOF_CH1_INT_ST_V = 0x1
const GDMA_OUT_EOF_CH1_INT_ST_S = 1
const GDMA_OUT_DONE_CH1_INT_ST_V = 0x1
const GDMA_OUT_DONE_CH1_INT_ST_S = 0
const GDMA_OUTFIFO_UDF_L3_CH1_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH1_INT_ENA_S = 7
const GDMA_OUTFIFO_OVF_L3_CH1_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH1_INT_ENA_S = 6
const GDMA_OUTFIFO_UDF_L1_CH1_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH1_INT_ENA_S = 5
const GDMA_OUTFIFO_OVF_L1_CH1_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH1_INT_ENA_S = 4
const GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_S = 3
const GDMA_OUT_DSCR_ERR_CH1_INT_ENA_V = 0x1
const GDMA_OUT_DSCR_ERR_CH1_INT_ENA_S = 2
const GDMA_OUT_EOF_CH1_INT_ENA_V = 0x1
const GDMA_OUT_EOF_CH1_INT_ENA_S = 1
const GDMA_OUT_DONE_CH1_INT_ENA_V = 0x1
const GDMA_OUT_DONE_CH1_INT_ENA_S = 0
const GDMA_OUTFIFO_UDF_L3_CH1_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH1_INT_CLR_S = 7
const GDMA_OUTFIFO_OVF_L3_CH1_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH1_INT_CLR_S = 6
const GDMA_OUTFIFO_UDF_L1_CH1_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH1_INT_CLR_S = 5
const GDMA_OUTFIFO_OVF_L1_CH1_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH1_INT_CLR_S = 4
const GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_S = 3
const GDMA_OUT_DSCR_ERR_CH1_INT_CLR_V = 0x1
const GDMA_OUT_DSCR_ERR_CH1_INT_CLR_S = 2
const GDMA_OUT_EOF_CH1_INT_CLR_V = 0x1
const GDMA_OUT_EOF_CH1_INT_CLR_S = 1
const GDMA_OUT_DONE_CH1_INT_CLR_V = 0x1
const GDMA_OUT_DONE_CH1_INT_CLR_S = 0
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH1_V = 0x1
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH1_S = 26
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH1_V = 0x1
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH1_S = 25
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH1_V = 0x1
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH1_S = 24
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH1_V = 0x1
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH1_S = 23
const GDMA_OUTFIFO_CNT_L3_CH1 = 0x0000001F
const GDMA_OUTFIFO_CNT_L3_CH1_V = 0x1F
const GDMA_OUTFIFO_CNT_L3_CH1_S = 18
const GDMA_OUTFIFO_CNT_L2_CH1 = 0x0000007F
const GDMA_OUTFIFO_CNT_L2_CH1_V = 0x7F
const GDMA_OUTFIFO_CNT_L2_CH1_S = 11
const GDMA_OUTFIFO_CNT_L1_CH1 = 0x0000001F
const GDMA_OUTFIFO_CNT_L1_CH1_V = 0x1F
const GDMA_OUTFIFO_CNT_L1_CH1_S = 6
const GDMA_OUTFIFO_EMPTY_L3_CH1_V = 0x1
const GDMA_OUTFIFO_EMPTY_L3_CH1_S = 5
const GDMA_OUTFIFO_FULL_L3_CH1_V = 0x1
const GDMA_OUTFIFO_FULL_L3_CH1_S = 4
const GDMA_OUTFIFO_EMPTY_L2_CH1_V = 0x1
const GDMA_OUTFIFO_EMPTY_L2_CH1_S = 3
const GDMA_OUTFIFO_FULL_L2_CH1_V = 0x1
const GDMA_OUTFIFO_FULL_L2_CH1_S = 2
const GDMA_OUTFIFO_EMPTY_L1_CH1_V = 0x1
const GDMA_OUTFIFO_EMPTY_L1_CH1_S = 1
const GDMA_OUTFIFO_FULL_L1_CH1_V = 0x1
const GDMA_OUTFIFO_FULL_L1_CH1_S = 0
const GDMA_OUTFIFO_PUSH_CH1_V = 0x1
const GDMA_OUTFIFO_PUSH_CH1_S = 9
const GDMA_OUTFIFO_WDATA_CH1 = 0x000001FF
const GDMA_OUTFIFO_WDATA_CH1_V = 0x1FF
const GDMA_OUTFIFO_WDATA_CH1_S = 0
const GDMA_OUTLINK_PARK_CH1_V = 0x1
const GDMA_OUTLINK_PARK_CH1_S = 23
const GDMA_OUTLINK_RESTART_CH1_V = 0x1
const GDMA_OUTLINK_RESTART_CH1_S = 22
const GDMA_OUTLINK_START_CH1_V = 0x1
const GDMA_OUTLINK_START_CH1_S = 21
const GDMA_OUTLINK_STOP_CH1_V = 0x1
const GDMA_OUTLINK_STOP_CH1_S = 20
const GDMA_OUTLINK_ADDR_CH1 = 0x000FFFFF
const GDMA_OUTLINK_ADDR_CH1_V = 0xFFFFF
const GDMA_OUTLINK_ADDR_CH1_S = 0
const GDMA_OUT_STATE_CH1 = 0x00000007
const GDMA_OUT_STATE_CH1_V = 0x7
const GDMA_OUT_STATE_CH1_S = 20
const GDMA_OUT_DSCR_STATE_CH1 = 0x00000003
const GDMA_OUT_DSCR_STATE_CH1_V = 0x3
const GDMA_OUT_DSCR_STATE_CH1_S = 18
const GDMA_OUTLINK_DSCR_ADDR_CH1 = 0x0003FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH1_V = 0x3FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH1_S = 0
const GDMA_OUT_EOF_DES_ADDR_CH1 = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH1_V = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH1_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH1 = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH1_V = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH1_S = 0
const GDMA_OUTLINK_DSCR_CH1 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH1_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH1 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH1_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH1 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH1_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH1_S = 0
const GDMA_TX_WEIGHT_CH1 = 0x0000000F
const GDMA_TX_WEIGHT_CH1_V = 0xF
const GDMA_TX_WEIGHT_CH1_S = 8
const GDMA_TX_PRI_CH1 = 0x0000000F
const GDMA_TX_PRI_CH1_V = 0xF
const GDMA_TX_PRI_CH1_S = 0
const GDMA_PERI_OUT_SEL_CH1 = 0x0000003F
const GDMA_PERI_OUT_SEL_CH1_V = 0x3F
const GDMA_PERI_OUT_SEL_CH1_S = 0
const GDMA_MEM_TRANS_EN_CH2_V = 0x1
const GDMA_MEM_TRANS_EN_CH2_S = 4
const GDMA_IN_DATA_BURST_EN_CH2_V = 0x1
const GDMA_IN_DATA_BURST_EN_CH2_S = 3
const GDMA_INDSCR_BURST_EN_CH2_V = 0x1
const GDMA_INDSCR_BURST_EN_CH2_S = 2
const GDMA_IN_LOOP_TEST_CH2_V = 0x1
const GDMA_IN_LOOP_TEST_CH2_S = 1
const GDMA_IN_RST_CH2_V = 0x1
const GDMA_IN_RST_CH2_S = 0
const GDMA_IN_EXT_MEM_BK_SIZE_CH2 = 0x00000003
const GDMA_IN_EXT_MEM_BK_SIZE_CH2_V = 0x3
const GDMA_IN_EXT_MEM_BK_SIZE_CH2_S = 13
const GDMA_IN_CHECK_OWNER_CH2_V = 0x1
const GDMA_IN_CHECK_OWNER_CH2_S = 12
const GDMA_DMA_INFIFO_FULL_THRS_CH2 = 0x00000FFF
const GDMA_DMA_INFIFO_FULL_THRS_CH2_V = 0xFFF
const GDMA_DMA_INFIFO_FULL_THRS_CH2_S = 0
const GDMA_INFIFO_UDF_L3_CH2_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L3_CH2_INT_RAW_S = 9
const GDMA_INFIFO_OVF_L3_CH2_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L3_CH2_INT_RAW_S = 8
const GDMA_INFIFO_UDF_L1_CH2_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L1_CH2_INT_RAW_S = 7
const GDMA_INFIFO_OVF_L1_CH2_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L1_CH2_INT_RAW_S = 6
const GDMA_INFIFO_FULL_WM_CH2_INT_RAW_V = 0x1
const GDMA_INFIFO_FULL_WM_CH2_INT_RAW_S = 5
const GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_RAW_V = 0x1
const GDMA_IN_DSCR_ERR_CH2_INT_RAW_S = 3
const GDMA_IN_ERR_EOF_CH2_INT_RAW_V = 0x1
const GDMA_IN_ERR_EOF_CH2_INT_RAW_S = 2
const GDMA_IN_SUC_EOF_CH2_INT_RAW_V = 0x1
const GDMA_IN_SUC_EOF_CH2_INT_RAW_S = 1
const GDMA_IN_DONE_CH2_INT_RAW_V = 0x1
const GDMA_IN_DONE_CH2_INT_RAW_S = 0
const GDMA_INFIFO_UDF_L3_CH2_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L3_CH2_INT_ST_S = 9
const GDMA_INFIFO_OVF_L3_CH2_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L3_CH2_INT_ST_S = 8
const GDMA_INFIFO_UDF_L1_CH2_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L1_CH2_INT_ST_S = 7
const GDMA_INFIFO_OVF_L1_CH2_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L1_CH2_INT_ST_S = 6
const GDMA_INFIFO_FULL_WM_CH2_INT_ST_V = 0x1
const GDMA_INFIFO_FULL_WM_CH2_INT_ST_S = 5
const GDMA_IN_DSCR_EMPTY_CH2_INT_ST_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH2_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ST_V = 0x1
const GDMA_IN_DSCR_ERR_CH2_INT_ST_S = 3
const GDMA_IN_ERR_EOF_CH2_INT_ST_V = 0x1
const GDMA_IN_ERR_EOF_CH2_INT_ST_S = 2
const GDMA_IN_SUC_EOF_CH2_INT_ST_V = 0x1
const GDMA_IN_SUC_EOF_CH2_INT_ST_S = 1
const GDMA_IN_DONE_CH2_INT_ST_V = 0x1
const GDMA_IN_DONE_CH2_INT_ST_S = 0
const GDMA_INFIFO_UDF_L3_CH2_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L3_CH2_INT_ENA_S = 9
const GDMA_INFIFO_OVF_L3_CH2_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L3_CH2_INT_ENA_S = 8
const GDMA_INFIFO_UDF_L1_CH2_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L1_CH2_INT_ENA_S = 7
const GDMA_INFIFO_OVF_L1_CH2_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L1_CH2_INT_ENA_S = 6
const GDMA_INFIFO_FULL_WM_CH2_INT_ENA_V = 0x1
const GDMA_INFIFO_FULL_WM_CH2_INT_ENA_S = 5
const GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ENA_V = 0x1
const GDMA_IN_DSCR_ERR_CH2_INT_ENA_S = 3
const GDMA_IN_ERR_EOF_CH2_INT_ENA_V = 0x1
const GDMA_IN_ERR_EOF_CH2_INT_ENA_S = 2
const GDMA_IN_SUC_EOF_CH2_INT_ENA_V = 0x1
const GDMA_IN_SUC_EOF_CH2_INT_ENA_S = 1
const GDMA_IN_DONE_CH2_INT_ENA_V = 0x1
const GDMA_IN_DONE_CH2_INT_ENA_S = 0
const GDMA_INFIFO_UDF_L3_CH2_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L3_CH2_INT_CLR_S = 9
const GDMA_INFIFO_OVF_L3_CH2_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L3_CH2_INT_CLR_S = 8
const GDMA_INFIFO_UDF_L1_CH2_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L1_CH2_INT_CLR_S = 7
const GDMA_INFIFO_OVF_L1_CH2_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L1_CH2_INT_CLR_S = 6
const GDMA_DMA_INFIFO_FULL_WM_CH2_INT_CLR_V = 0x1
const GDMA_DMA_INFIFO_FULL_WM_CH2_INT_CLR_S = 5
const GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_CLR_V = 0x1
const GDMA_IN_DSCR_ERR_CH2_INT_CLR_S = 3
const GDMA_IN_ERR_EOF_CH2_INT_CLR_V = 0x1
const GDMA_IN_ERR_EOF_CH2_INT_CLR_S = 2
const GDMA_IN_SUC_EOF_CH2_INT_CLR_V = 0x1
const GDMA_IN_SUC_EOF_CH2_INT_CLR_S = 1
const GDMA_IN_DONE_CH2_INT_CLR_V = 0x1
const GDMA_IN_DONE_CH2_INT_CLR_S = 0
const GDMA_IN_BUF_HUNGRY_CH2_V = 0x1
const GDMA_IN_BUF_HUNGRY_CH2_S = 28
const GDMA_IN_REMAIN_UNDER_4B_L3_CH2_V = 0x1
const GDMA_IN_REMAIN_UNDER_4B_L3_CH2_S = 27
const GDMA_IN_REMAIN_UNDER_3B_L3_CH2_V = 0x1
const GDMA_IN_REMAIN_UNDER_3B_L3_CH2_S = 26
const GDMA_IN_REMAIN_UNDER_2B_L3_CH2_V = 0x1
const GDMA_IN_REMAIN_UNDER_2B_L3_CH2_S = 25
const GDMA_IN_REMAIN_UNDER_1B_L3_CH2_V = 0x1
const GDMA_IN_REMAIN_UNDER_1B_L3_CH2_S = 24
const GDMA_INFIFO_CNT_L3_CH2 = 0x0000001F
const GDMA_INFIFO_CNT_L3_CH2_V = 0x1F
const GDMA_INFIFO_CNT_L3_CH2_S = 19
const GDMA_INFIFO_CNT_L2_CH2 = 0x0000007F
const GDMA_INFIFO_CNT_L2_CH2_V = 0x7F
const GDMA_INFIFO_CNT_L2_CH2_S = 12
const GDMA_INFIFO_CNT_L1_CH2 = 0x0000003F
const GDMA_INFIFO_CNT_L1_CH2_V = 0x3F
const GDMA_INFIFO_CNT_L1_CH2_S = 6
const GDMA_INFIFO_EMPTY_L3_CH2_V = 0x1
const GDMA_INFIFO_EMPTY_L3_CH2_S = 5
const GDMA_INFIFO_FULL_L3_CH2_V = 0x1
const GDMA_INFIFO_FULL_L3_CH2_S = 4
const GDMA_INFIFO_EMPTY_L2_CH2_V = 0x1
const GDMA_INFIFO_EMPTY_L2_CH2_S = 3
const GDMA_INFIFO_FULL_L2_CH2_V = 0x1
const GDMA_INFIFO_FULL_L2_CH2_S = 2
const GDMA_INFIFO_EMPTY_L1_CH2_V = 0x1
const GDMA_INFIFO_EMPTY_L1_CH2_S = 1
const GDMA_INFIFO_FULL_L1_CH2_V = 0x1
const GDMA_INFIFO_FULL_L1_CH2_S = 0
const GDMA_INFIFO_POP_CH2_V = 0x1
const GDMA_INFIFO_POP_CH2_S = 12
const GDMA_INFIFO_RDATA_CH2 = 0x00000FFF
const GDMA_INFIFO_RDATA_CH2_V = 0xFFF
const GDMA_INFIFO_RDATA_CH2_S = 0
const GDMA_INLINK_PARK_CH2_V = 0x1
const GDMA_INLINK_PARK_CH2_S = 24
const GDMA_INLINK_RESTART_CH2_V = 0x1
const GDMA_INLINK_RESTART_CH2_S = 23
const GDMA_INLINK_START_CH2_V = 0x1
const GDMA_INLINK_START_CH2_S = 22
const GDMA_INLINK_STOP_CH2_V = 0x1
const GDMA_INLINK_STOP_CH2_S = 21
const GDMA_INLINK_AUTO_RET_CH2_V = 0x1
const GDMA_INLINK_AUTO_RET_CH2_S = 20
const GDMA_INLINK_ADDR_CH2 = 0x000FFFFF
const GDMA_INLINK_ADDR_CH2_V = 0xFFFFF
const GDMA_INLINK_ADDR_CH2_S = 0
const GDMA_IN_STATE_CH2 = 0x00000007
const GDMA_IN_STATE_CH2_V = 0x7
const GDMA_IN_STATE_CH2_S = 20
const GDMA_IN_DSCR_STATE_CH2 = 0x00000003
const GDMA_IN_DSCR_STATE_CH2_V = 0x3
const GDMA_IN_DSCR_STATE_CH2_S = 18
const GDMA_INLINK_DSCR_ADDR_CH2 = 0x0003FFFF
const GDMA_INLINK_DSCR_ADDR_CH2_V = 0x3FFFF
const GDMA_INLINK_DSCR_ADDR_CH2_S = 0
const GDMA_IN_SUC_EOF_DES_ADDR_CH2 = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH2_V = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH2_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH2 = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH2_V = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH2_S = 0
const GDMA_INLINK_DSCR_CH2 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH2_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH2_S = 0
const GDMA_INLINK_DSCR_BF0_CH2 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH2_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH2_S = 0
const GDMA_INLINK_DSCR_BF1_CH2 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH2_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH2_S = 0
const GDMA_RX_WEIGHT_CH2 = 0x0000000F
const GDMA_RX_WEIGHT_CH2_V = 0xF
const GDMA_RX_WEIGHT_CH2_S = 8
const GDMA_RX_PRI_CH2 = 0x0000000F
const GDMA_RX_PRI_CH2_V = 0xF
const GDMA_RX_PRI_CH2_S = 0
const GDMA_PERI_IN_SEL_CH2 = 0x0000003F
const GDMA_PERI_IN_SEL_CH2_V = 0x3F
const GDMA_PERI_IN_SEL_CH2_S = 0
const GDMA_OUT_DATA_BURST_EN_CH2_V = 0x1
const GDMA_OUT_DATA_BURST_EN_CH2_S = 5
const GDMA_OUTDSCR_BURST_EN_CH2_V = 0x1
const GDMA_OUTDSCR_BURST_EN_CH2_S = 4
const GDMA_OUT_EOF_MODE_CH2_V = 0x1
const GDMA_OUT_EOF_MODE_CH2_S = 3
const GDMA_OUT_AUTO_WRBACK_CH2_V = 0x1
const GDMA_OUT_AUTO_WRBACK_CH2_S = 2
const GDMA_OUT_LOOP_TEST_CH2_V = 0x1
const GDMA_OUT_LOOP_TEST_CH2_S = 1
const GDMA_OUT_RST_CH2_V = 0x1
const GDMA_OUT_RST_CH2_S = 0
const GDMA_OUT_EXT_MEM_BK_SIZE_CH2 = 0x00000003
const GDMA_OUT_EXT_MEM_BK_SIZE_CH2_V = 0x3
const GDMA_OUT_EXT_MEM_BK_SIZE_CH2_S = 13
const GDMA_OUT_CHECK_OWNER_CH2_V = 0x1
const GDMA_OUT_CHECK_OWNER_CH2_S = 12
const GDMA_OUTFIFO_UDF_L3_CH2_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH2_INT_RAW_S = 7
const GDMA_OUTFIFO_OVF_L3_CH2_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH2_INT_RAW_S = 6
const GDMA_OUTFIFO_UDF_L1_CH2_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH2_INT_RAW_S = 5
const GDMA_OUTFIFO_OVF_L1_CH2_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH2_INT_RAW_S = 4
const GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_S = 3
const GDMA_OUT_DSCR_ERR_CH2_INT_RAW_V = 0x1
const GDMA_OUT_DSCR_ERR_CH2_INT_RAW_S = 2
const GDMA_OUT_EOF_CH2_INT_RAW_V = 0x1
const GDMA_OUT_EOF_CH2_INT_RAW_S = 1
const GDMA_OUT_DONE_CH2_INT_RAW_V = 0x1
const GDMA_OUT_DONE_CH2_INT_RAW_S = 0
const GDMA_OUTFIFO_UDF_L3_CH2_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH2_INT_ST_S = 7
const GDMA_OUTFIFO_OVF_L3_CH2_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH2_INT_ST_S = 6
const GDMA_OUTFIFO_UDF_L1_CH2_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH2_INT_ST_S = 5
const GDMA_OUTFIFO_OVF_L1_CH2_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH2_INT_ST_S = 4
const GDMA_OUT_TOTAL_EOF_CH2_INT_ST_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH2_INT_ST_S = 3
const GDMA_OUT_DSCR_ERR_CH2_INT_ST_V = 0x1
const GDMA_OUT_DSCR_ERR_CH2_INT_ST_S = 2
const GDMA_OUT_EOF_CH2_INT_ST_V = 0x1
const GDMA_OUT_EOF_CH2_INT_ST_S = 1
const GDMA_OUT_DONE_CH2_INT_ST_V = 0x1
const GDMA_OUT_DONE_CH2_INT_ST_S = 0
const GDMA_OUTFIFO_UDF_L3_CH2_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH2_INT_ENA_S = 7
const GDMA_OUTFIFO_OVF_L3_CH2_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH2_INT_ENA_S = 6
const GDMA_OUTFIFO_UDF_L1_CH2_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH2_INT_ENA_S = 5
const GDMA_OUTFIFO_OVF_L1_CH2_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH2_INT_ENA_S = 4
const GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_S = 3
const GDMA_OUT_DSCR_ERR_CH2_INT_ENA_V = 0x1
const GDMA_OUT_DSCR_ERR_CH2_INT_ENA_S = 2
const GDMA_OUT_EOF_CH2_INT_ENA_V = 0x1
const GDMA_OUT_EOF_CH2_INT_ENA_S = 1
const GDMA_OUT_DONE_CH2_INT_ENA_V = 0x1
const GDMA_OUT_DONE_CH2_INT_ENA_S = 0
const GDMA_OUTFIFO_UDF_L3_CH2_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH2_INT_CLR_S = 7
const GDMA_OUTFIFO_OVF_L3_CH2_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH2_INT_CLR_S = 6
const GDMA_OUTFIFO_UDF_L1_CH2_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH2_INT_CLR_S = 5
const GDMA_OUTFIFO_OVF_L1_CH2_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH2_INT_CLR_S = 4
const GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_S = 3
const GDMA_OUT_DSCR_ERR_CH2_INT_CLR_V = 0x1
const GDMA_OUT_DSCR_ERR_CH2_INT_CLR_S = 2
const GDMA_OUT_EOF_CH2_INT_CLR_V = 0x1
const GDMA_OUT_EOF_CH2_INT_CLR_S = 1
const GDMA_OUT_DONE_CH2_INT_CLR_V = 0x1
const GDMA_OUT_DONE_CH2_INT_CLR_S = 0
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH2_V = 0x1
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH2_S = 26
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH2_V = 0x1
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH2_S = 25
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH2_V = 0x1
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH2_S = 24
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH2_V = 0x1
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH2_S = 23
const GDMA_OUTFIFO_CNT_L3_CH2 = 0x0000001F
const GDMA_OUTFIFO_CNT_L3_CH2_V = 0x1F
const GDMA_OUTFIFO_CNT_L3_CH2_S = 18
const GDMA_OUTFIFO_CNT_L2_CH2 = 0x0000007F
const GDMA_OUTFIFO_CNT_L2_CH2_V = 0x7F
const GDMA_OUTFIFO_CNT_L2_CH2_S = 11
const GDMA_OUTFIFO_CNT_L1_CH2 = 0x0000001F
const GDMA_OUTFIFO_CNT_L1_CH2_V = 0x1F
const GDMA_OUTFIFO_CNT_L1_CH2_S = 6
const GDMA_OUTFIFO_EMPTY_L3_CH2_V = 0x1
const GDMA_OUTFIFO_EMPTY_L3_CH2_S = 5
const GDMA_OUTFIFO_FULL_L3_CH2_V = 0x1
const GDMA_OUTFIFO_FULL_L3_CH2_S = 4
const GDMA_OUTFIFO_EMPTY_L2_CH2_V = 0x1
const GDMA_OUTFIFO_EMPTY_L2_CH2_S = 3
const GDMA_OUTFIFO_FULL_L2_CH2_V = 0x1
const GDMA_OUTFIFO_FULL_L2_CH2_S = 2
const GDMA_OUTFIFO_EMPTY_L1_CH2_V = 0x1
const GDMA_OUTFIFO_EMPTY_L1_CH2_S = 1
const GDMA_OUTFIFO_FULL_L1_CH2_V = 0x1
const GDMA_OUTFIFO_FULL_L1_CH2_S = 0
const GDMA_OUTFIFO_PUSH_CH2_V = 0x1
const GDMA_OUTFIFO_PUSH_CH2_S = 9
const GDMA_OUTFIFO_WDATA_CH2 = 0x000001FF
const GDMA_OUTFIFO_WDATA_CH2_V = 0x1FF
const GDMA_OUTFIFO_WDATA_CH2_S = 0
const GDMA_OUTLINK_PARK_CH2_V = 0x1
const GDMA_OUTLINK_PARK_CH2_S = 23
const GDMA_OUTLINK_RESTART_CH2_V = 0x1
const GDMA_OUTLINK_RESTART_CH2_S = 22
const GDMA_OUTLINK_START_CH2_V = 0x1
const GDMA_OUTLINK_START_CH2_S = 21
const GDMA_OUTLINK_STOP_CH2_V = 0x1
const GDMA_OUTLINK_STOP_CH2_S = 20
const GDMA_OUTLINK_ADDR_CH2 = 0x000FFFFF
const GDMA_OUTLINK_ADDR_CH2_V = 0xFFFFF
const GDMA_OUTLINK_ADDR_CH2_S = 0
const GDMA_OUT_STATE_CH2 = 0x00000007
const GDMA_OUT_STATE_CH2_V = 0x7
const GDMA_OUT_STATE_CH2_S = 20
const GDMA_OUT_DSCR_STATE_CH2 = 0x00000003
const GDMA_OUT_DSCR_STATE_CH2_V = 0x3
const GDMA_OUT_DSCR_STATE_CH2_S = 18
const GDMA_OUTLINK_DSCR_ADDR_CH2 = 0x0003FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH2_V = 0x3FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH2_S = 0
const GDMA_OUT_EOF_DES_ADDR_CH2 = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH2_V = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH2_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH2 = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH2_V = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH2_S = 0
const GDMA_OUTLINK_DSCR_CH2 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH2_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH2 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH2_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH2 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH2_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH2_S = 0
const GDMA_TX_WEIGHT_CH2 = 0x0000000F
const GDMA_TX_WEIGHT_CH2_V = 0xF
const GDMA_TX_WEIGHT_CH2_S = 8
const GDMA_TX_PRI_CH2 = 0x0000000F
const GDMA_TX_PRI_CH2_V = 0xF
const GDMA_TX_PRI_CH2_S = 0
const GDMA_PERI_OUT_SEL_CH2 = 0x0000003F
const GDMA_PERI_OUT_SEL_CH2_V = 0x3F
const GDMA_PERI_OUT_SEL_CH2_S = 0
const GDMA_MEM_TRANS_EN_CH3_V = 0x1
const GDMA_MEM_TRANS_EN_CH3_S = 4
const GDMA_IN_DATA_BURST_EN_CH3_V = 0x1
const GDMA_IN_DATA_BURST_EN_CH3_S = 3
const GDMA_INDSCR_BURST_EN_CH3_V = 0x1
const GDMA_INDSCR_BURST_EN_CH3_S = 2
const GDMA_IN_LOOP_TEST_CH3_V = 0x1
const GDMA_IN_LOOP_TEST_CH3_S = 1
const GDMA_IN_RST_CH3_V = 0x1
const GDMA_IN_RST_CH3_S = 0
const GDMA_IN_EXT_MEM_BK_SIZE_CH3 = 0x00000003
const GDMA_IN_EXT_MEM_BK_SIZE_CH3_V = 0x3
const GDMA_IN_EXT_MEM_BK_SIZE_CH3_S = 13
const GDMA_IN_CHECK_OWNER_CH3_V = 0x1
const GDMA_IN_CHECK_OWNER_CH3_S = 12
const GDMA_DMA_INFIFO_FULL_THRS_CH3 = 0x00000FFF
const GDMA_DMA_INFIFO_FULL_THRS_CH3_V = 0xFFF
const GDMA_DMA_INFIFO_FULL_THRS_CH3_S = 0
const GDMA_INFIFO_UDF_L3_CH3_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L3_CH3_INT_RAW_S = 9
const GDMA_INFIFO_OVF_L3_CH3_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L3_CH3_INT_RAW_S = 8
const GDMA_INFIFO_UDF_L1_CH3_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L1_CH3_INT_RAW_S = 7
const GDMA_INFIFO_OVF_L1_CH3_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L1_CH3_INT_RAW_S = 6
const GDMA_INFIFO_FULL_WM_CH3_INT_RAW_V = 0x1
const GDMA_INFIFO_FULL_WM_CH3_INT_RAW_S = 5
const GDMA_IN_DSCR_EMPTY_CH3_INT_RAW_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH3_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH3_INT_RAW_V = 0x1
const GDMA_IN_DSCR_ERR_CH3_INT_RAW_S = 3
const GDMA_IN_ERR_EOF_CH3_INT_RAW_V = 0x1
const GDMA_IN_ERR_EOF_CH3_INT_RAW_S = 2
const GDMA_IN_SUC_EOF_CH3_INT_RAW_V = 0x1
const GDMA_IN_SUC_EOF_CH3_INT_RAW_S = 1
const GDMA_IN_DONE_CH3_INT_RAW_V = 0x1
const GDMA_IN_DONE_CH3_INT_RAW_S = 0
const GDMA_INFIFO_UDF_L3_CH3_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L3_CH3_INT_ST_S = 9
const GDMA_INFIFO_OVF_L3_CH3_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L3_CH3_INT_ST_S = 8
const GDMA_INFIFO_UDF_L1_CH3_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L1_CH3_INT_ST_S = 7
const GDMA_INFIFO_OVF_L1_CH3_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L1_CH3_INT_ST_S = 6
const GDMA_INFIFO_FULL_WM_CH3_INT_ST_V = 0x1
const GDMA_INFIFO_FULL_WM_CH3_INT_ST_S = 5
const GDMA_IN_DSCR_EMPTY_CH3_INT_ST_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH3_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH3_INT_ST_V = 0x1
const GDMA_IN_DSCR_ERR_CH3_INT_ST_S = 3
const GDMA_IN_ERR_EOF_CH3_INT_ST_V = 0x1
const GDMA_IN_ERR_EOF_CH3_INT_ST_S = 2
const GDMA_IN_SUC_EOF_CH3_INT_ST_V = 0x1
const GDMA_IN_SUC_EOF_CH3_INT_ST_S = 1
const GDMA_IN_DONE_CH3_INT_ST_V = 0x1
const GDMA_IN_DONE_CH3_INT_ST_S = 0
const GDMA_INFIFO_UDF_L3_CH3_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L3_CH3_INT_ENA_S = 9
const GDMA_INFIFO_OVF_L3_CH3_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L3_CH3_INT_ENA_S = 8
const GDMA_INFIFO_UDF_L1_CH3_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L1_CH3_INT_ENA_S = 7
const GDMA_INFIFO_OVF_L1_CH3_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L1_CH3_INT_ENA_S = 6
const GDMA_INFIFO_FULL_WM_CH3_INT_ENA_V = 0x1
const GDMA_INFIFO_FULL_WM_CH3_INT_ENA_S = 5
const GDMA_IN_DSCR_EMPTY_CH3_INT_ENA_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH3_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH3_INT_ENA_V = 0x1
const GDMA_IN_DSCR_ERR_CH3_INT_ENA_S = 3
const GDMA_IN_ERR_EOF_CH3_INT_ENA_V = 0x1
const GDMA_IN_ERR_EOF_CH3_INT_ENA_S = 2
const GDMA_IN_SUC_EOF_CH3_INT_ENA_V = 0x1
const GDMA_IN_SUC_EOF_CH3_INT_ENA_S = 1
const GDMA_IN_DONE_CH3_INT_ENA_V = 0x1
const GDMA_IN_DONE_CH3_INT_ENA_S = 0
const GDMA_INFIFO_UDF_L3_CH3_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L3_CH3_INT_CLR_S = 9
const GDMA_INFIFO_OVF_L3_CH3_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L3_CH3_INT_CLR_S = 8
const GDMA_INFIFO_UDF_L1_CH3_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L1_CH3_INT_CLR_S = 7
const GDMA_INFIFO_OVF_L1_CH3_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L1_CH3_INT_CLR_S = 6
const GDMA_DMA_INFIFO_FULL_WM_CH3_INT_CLR_V = 0x1
const GDMA_DMA_INFIFO_FULL_WM_CH3_INT_CLR_S = 5
const GDMA_IN_DSCR_EMPTY_CH3_INT_CLR_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH3_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH3_INT_CLR_V = 0x1
const GDMA_IN_DSCR_ERR_CH3_INT_CLR_S = 3
const GDMA_IN_ERR_EOF_CH3_INT_CLR_V = 0x1
const GDMA_IN_ERR_EOF_CH3_INT_CLR_S = 2
const GDMA_IN_SUC_EOF_CH3_INT_CLR_V = 0x1
const GDMA_IN_SUC_EOF_CH3_INT_CLR_S = 1
const GDMA_IN_DONE_CH3_INT_CLR_V = 0x1
const GDMA_IN_DONE_CH3_INT_CLR_S = 0
const GDMA_IN_BUF_HUNGRY_CH3_V = 0x1
const GDMA_IN_BUF_HUNGRY_CH3_S = 28
const GDMA_IN_REMAIN_UNDER_4B_L3_CH3_V = 0x1
const GDMA_IN_REMAIN_UNDER_4B_L3_CH3_S = 27
const GDMA_IN_REMAIN_UNDER_3B_L3_CH3_V = 0x1
const GDMA_IN_REMAIN_UNDER_3B_L3_CH3_S = 26
const GDMA_IN_REMAIN_UNDER_2B_L3_CH3_V = 0x1
const GDMA_IN_REMAIN_UNDER_2B_L3_CH3_S = 25
const GDMA_IN_REMAIN_UNDER_1B_L3_CH3_V = 0x1
const GDMA_IN_REMAIN_UNDER_1B_L3_CH3_S = 24
const GDMA_INFIFO_CNT_L3_CH3 = 0x0000001F
const GDMA_INFIFO_CNT_L3_CH3_V = 0x1F
const GDMA_INFIFO_CNT_L3_CH3_S = 19
const GDMA_INFIFO_CNT_L2_CH3 = 0x0000007F
const GDMA_INFIFO_CNT_L2_CH3_V = 0x7F
const GDMA_INFIFO_CNT_L2_CH3_S = 12
const GDMA_INFIFO_CNT_L1_CH3 = 0x0000003F
const GDMA_INFIFO_CNT_L1_CH3_V = 0x3F
const GDMA_INFIFO_CNT_L1_CH3_S = 6
const GDMA_INFIFO_EMPTY_L3_CH3_V = 0x1
const GDMA_INFIFO_EMPTY_L3_CH3_S = 5
const GDMA_INFIFO_FULL_L3_CH3_V = 0x1
const GDMA_INFIFO_FULL_L3_CH3_S = 4
const GDMA_INFIFO_EMPTY_L2_CH3_V = 0x1
const GDMA_INFIFO_EMPTY_L2_CH3_S = 3
const GDMA_INFIFO_FULL_L2_CH3_V = 0x1
const GDMA_INFIFO_FULL_L2_CH3_S = 2
const GDMA_INFIFO_EMPTY_L1_CH3_V = 0x1
const GDMA_INFIFO_EMPTY_L1_CH3_S = 1
const GDMA_INFIFO_FULL_L1_CH3_V = 0x1
const GDMA_INFIFO_FULL_L1_CH3_S = 0
const GDMA_INFIFO_POP_CH3_V = 0x1
const GDMA_INFIFO_POP_CH3_S = 12
const GDMA_INFIFO_RDATA_CH3 = 0x00000FFF
const GDMA_INFIFO_RDATA_CH3_V = 0xFFF
const GDMA_INFIFO_RDATA_CH3_S = 0
const GDMA_INLINK_PARK_CH3_V = 0x1
const GDMA_INLINK_PARK_CH3_S = 24
const GDMA_INLINK_RESTART_CH3_V = 0x1
const GDMA_INLINK_RESTART_CH3_S = 23
const GDMA_INLINK_START_CH3_V = 0x1
const GDMA_INLINK_START_CH3_S = 22
const GDMA_INLINK_STOP_CH3_V = 0x1
const GDMA_INLINK_STOP_CH3_S = 21
const GDMA_INLINK_AUTO_RET_CH3_V = 0x1
const GDMA_INLINK_AUTO_RET_CH3_S = 20
const GDMA_INLINK_ADDR_CH3 = 0x000FFFFF
const GDMA_INLINK_ADDR_CH3_V = 0xFFFFF
const GDMA_INLINK_ADDR_CH3_S = 0
const GDMA_IN_STATE_CH3 = 0x00000007
const GDMA_IN_STATE_CH3_V = 0x7
const GDMA_IN_STATE_CH3_S = 20
const GDMA_IN_DSCR_STATE_CH3 = 0x00000003
const GDMA_IN_DSCR_STATE_CH3_V = 0x3
const GDMA_IN_DSCR_STATE_CH3_S = 18
const GDMA_INLINK_DSCR_ADDR_CH3 = 0x0003FFFF
const GDMA_INLINK_DSCR_ADDR_CH3_V = 0x3FFFF
const GDMA_INLINK_DSCR_ADDR_CH3_S = 0
const GDMA_IN_SUC_EOF_DES_ADDR_CH3 = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH3_V = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH3_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH3 = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH3_V = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH3_S = 0
const GDMA_INLINK_DSCR_CH3 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH3_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH3_S = 0
const GDMA_INLINK_DSCR_BF0_CH3 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH3_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH3_S = 0
const GDMA_INLINK_DSCR_BF1_CH3 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH3_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH3_S = 0
const GDMA_RX_WEIGHT_CH3 = 0x0000000F
const GDMA_RX_WEIGHT_CH3_V = 0xF
const GDMA_RX_WEIGHT_CH3_S = 8
const GDMA_RX_PRI_CH3 = 0x0000000F
const GDMA_RX_PRI_CH3_V = 0xF
const GDMA_RX_PRI_CH3_S = 0
const GDMA_PERI_IN_SEL_CH3 = 0x0000003F
const GDMA_PERI_IN_SEL_CH3_V = 0x3F
const GDMA_PERI_IN_SEL_CH3_S = 0
const GDMA_OUT_DATA_BURST_EN_CH3_V = 0x1
const GDMA_OUT_DATA_BURST_EN_CH3_S = 5
const GDMA_OUTDSCR_BURST_EN_CH3_V = 0x1
const GDMA_OUTDSCR_BURST_EN_CH3_S = 4
const GDMA_OUT_EOF_MODE_CH3_V = 0x1
const GDMA_OUT_EOF_MODE_CH3_S = 3
const GDMA_OUT_AUTO_WRBACK_CH3_V = 0x1
const GDMA_OUT_AUTO_WRBACK_CH3_S = 2
const GDMA_OUT_LOOP_TEST_CH3_V = 0x1
const GDMA_OUT_LOOP_TEST_CH3_S = 1
const GDMA_OUT_RST_CH3_V = 0x1
const GDMA_OUT_RST_CH3_S = 0
const GDMA_OUT_EXT_MEM_BK_SIZE_CH3 = 0x00000003
const GDMA_OUT_EXT_MEM_BK_SIZE_CH3_V = 0x3
const GDMA_OUT_EXT_MEM_BK_SIZE_CH3_S = 13
const GDMA_OUT_CHECK_OWNER_CH3_V = 0x1
const GDMA_OUT_CHECK_OWNER_CH3_S = 12
const GDMA_OUTFIFO_UDF_L3_CH3_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH3_INT_RAW_S = 7
const GDMA_OUTFIFO_OVF_L3_CH3_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH3_INT_RAW_S = 6
const GDMA_OUTFIFO_UDF_L1_CH3_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH3_INT_RAW_S = 5
const GDMA_OUTFIFO_OVF_L1_CH3_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH3_INT_RAW_S = 4
const GDMA_OUT_TOTAL_EOF_CH3_INT_RAW_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH3_INT_RAW_S = 3
const GDMA_OUT_DSCR_ERR_CH3_INT_RAW_V = 0x1
const GDMA_OUT_DSCR_ERR_CH3_INT_RAW_S = 2
const GDMA_OUT_EOF_CH3_INT_RAW_V = 0x1
const GDMA_OUT_EOF_CH3_INT_RAW_S = 1
const GDMA_OUT_DONE_CH3_INT_RAW_V = 0x1
const GDMA_OUT_DONE_CH3_INT_RAW_S = 0
const GDMA_OUTFIFO_UDF_L3_CH3_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH3_INT_ST_S = 7
const GDMA_OUTFIFO_OVF_L3_CH3_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH3_INT_ST_S = 6
const GDMA_OUTFIFO_UDF_L1_CH3_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH3_INT_ST_S = 5
const GDMA_OUTFIFO_OVF_L1_CH3_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH3_INT_ST_S = 4
const GDMA_OUT_TOTAL_EOF_CH3_INT_ST_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH3_INT_ST_S = 3
const GDMA_OUT_DSCR_ERR_CH3_INT_ST_V = 0x1
const GDMA_OUT_DSCR_ERR_CH3_INT_ST_S = 2
const GDMA_OUT_EOF_CH3_INT_ST_V = 0x1
const GDMA_OUT_EOF_CH3_INT_ST_S = 1
const GDMA_OUT_DONE_CH3_INT_ST_V = 0x1
const GDMA_OUT_DONE_CH3_INT_ST_S = 0
const GDMA_OUTFIFO_UDF_L3_CH3_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH3_INT_ENA_S = 7
const GDMA_OUTFIFO_OVF_L3_CH3_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH3_INT_ENA_S = 6
const GDMA_OUTFIFO_UDF_L1_CH3_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH3_INT_ENA_S = 5
const GDMA_OUTFIFO_OVF_L1_CH3_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH3_INT_ENA_S = 4
const GDMA_OUT_TOTAL_EOF_CH3_INT_ENA_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH3_INT_ENA_S = 3
const GDMA_OUT_DSCR_ERR_CH3_INT_ENA_V = 0x1
const GDMA_OUT_DSCR_ERR_CH3_INT_ENA_S = 2
const GDMA_OUT_EOF_CH3_INT_ENA_V = 0x1
const GDMA_OUT_EOF_CH3_INT_ENA_S = 1
const GDMA_OUT_DONE_CH3_INT_ENA_V = 0x1
const GDMA_OUT_DONE_CH3_INT_ENA_S = 0
const GDMA_OUTFIFO_UDF_L3_CH3_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH3_INT_CLR_S = 7
const GDMA_OUTFIFO_OVF_L3_CH3_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH3_INT_CLR_S = 6
const GDMA_OUTFIFO_UDF_L1_CH3_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH3_INT_CLR_S = 5
const GDMA_OUTFIFO_OVF_L1_CH3_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH3_INT_CLR_S = 4
const GDMA_OUT_TOTAL_EOF_CH3_INT_CLR_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH3_INT_CLR_S = 3
const GDMA_OUT_DSCR_ERR_CH3_INT_CLR_V = 0x1
const GDMA_OUT_DSCR_ERR_CH3_INT_CLR_S = 2
const GDMA_OUT_EOF_CH3_INT_CLR_V = 0x1
const GDMA_OUT_EOF_CH3_INT_CLR_S = 1
const GDMA_OUT_DONE_CH3_INT_CLR_V = 0x1
const GDMA_OUT_DONE_CH3_INT_CLR_S = 0
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH3_V = 0x1
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH3_S = 26
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH3_V = 0x1
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH3_S = 25
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH3_V = 0x1
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH3_S = 24
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH3_V = 0x1
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH3_S = 23
const GDMA_OUTFIFO_CNT_L3_CH3 = 0x0000001F
const GDMA_OUTFIFO_CNT_L3_CH3_V = 0x1F
const GDMA_OUTFIFO_CNT_L3_CH3_S = 18
const GDMA_OUTFIFO_CNT_L2_CH3 = 0x0000007F
const GDMA_OUTFIFO_CNT_L2_CH3_V = 0x7F
const GDMA_OUTFIFO_CNT_L2_CH3_S = 11
const GDMA_OUTFIFO_CNT_L1_CH3 = 0x0000001F
const GDMA_OUTFIFO_CNT_L1_CH3_V = 0x1F
const GDMA_OUTFIFO_CNT_L1_CH3_S = 6
const GDMA_OUTFIFO_EMPTY_L3_CH3_V = 0x1
const GDMA_OUTFIFO_EMPTY_L3_CH3_S = 5
const GDMA_OUTFIFO_FULL_L3_CH3_V = 0x1
const GDMA_OUTFIFO_FULL_L3_CH3_S = 4
const GDMA_OUTFIFO_EMPTY_L2_CH3_V = 0x1
const GDMA_OUTFIFO_EMPTY_L2_CH3_S = 3
const GDMA_OUTFIFO_FULL_L2_CH3_V = 0x1
const GDMA_OUTFIFO_FULL_L2_CH3_S = 2
const GDMA_OUTFIFO_EMPTY_L1_CH3_V = 0x1
const GDMA_OUTFIFO_EMPTY_L1_CH3_S = 1
const GDMA_OUTFIFO_FULL_L1_CH3_V = 0x1
const GDMA_OUTFIFO_FULL_L1_CH3_S = 0
const GDMA_OUTFIFO_PUSH_CH3_V = 0x1
const GDMA_OUTFIFO_PUSH_CH3_S = 9
const GDMA_OUTFIFO_WDATA_CH3 = 0x000001FF
const GDMA_OUTFIFO_WDATA_CH3_V = 0x1FF
const GDMA_OUTFIFO_WDATA_CH3_S = 0
const GDMA_OUTLINK_PARK_CH3_V = 0x1
const GDMA_OUTLINK_PARK_CH3_S = 23
const GDMA_OUTLINK_RESTART_CH3_V = 0x1
const GDMA_OUTLINK_RESTART_CH3_S = 22
const GDMA_OUTLINK_START_CH3_V = 0x1
const GDMA_OUTLINK_START_CH3_S = 21
const GDMA_OUTLINK_STOP_CH3_V = 0x1
const GDMA_OUTLINK_STOP_CH3_S = 20
const GDMA_OUTLINK_ADDR_CH3 = 0x000FFFFF
const GDMA_OUTLINK_ADDR_CH3_V = 0xFFFFF
const GDMA_OUTLINK_ADDR_CH3_S = 0
const GDMA_OUT_STATE_CH3 = 0x00000007
const GDMA_OUT_STATE_CH3_V = 0x7
const GDMA_OUT_STATE_CH3_S = 20
const GDMA_OUT_DSCR_STATE_CH3 = 0x00000003
const GDMA_OUT_DSCR_STATE_CH3_V = 0x3
const GDMA_OUT_DSCR_STATE_CH3_S = 18
const GDMA_OUTLINK_DSCR_ADDR_CH3 = 0x0003FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH3_V = 0x3FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH3_S = 0
const GDMA_OUT_EOF_DES_ADDR_CH3 = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH3_V = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH3_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH3 = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH3_V = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH3_S = 0
const GDMA_OUTLINK_DSCR_CH3 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH3_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH3_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH3 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH3_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH3_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH3 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH3_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH3_S = 0
const GDMA_TX_WEIGHT_CH3 = 0x0000000F
const GDMA_TX_WEIGHT_CH3_V = 0xF
const GDMA_TX_WEIGHT_CH3_S = 8
const GDMA_TX_PRI_CH3 = 0x0000000F
const GDMA_TX_PRI_CH3_V = 0xF
const GDMA_TX_PRI_CH3_S = 0
const GDMA_PERI_OUT_SEL_CH3 = 0x0000003F
const GDMA_PERI_OUT_SEL_CH3_V = 0x3F
const GDMA_PERI_OUT_SEL_CH3_S = 0
const GDMA_MEM_TRANS_EN_CH4_V = 0x1
const GDMA_MEM_TRANS_EN_CH4_S = 4
const GDMA_IN_DATA_BURST_EN_CH4_V = 0x1
const GDMA_IN_DATA_BURST_EN_CH4_S = 3
const GDMA_INDSCR_BURST_EN_CH4_V = 0x1
const GDMA_INDSCR_BURST_EN_CH4_S = 2
const GDMA_IN_LOOP_TEST_CH4_V = 0x1
const GDMA_IN_LOOP_TEST_CH4_S = 1
const GDMA_IN_RST_CH4_V = 0x1
const GDMA_IN_RST_CH4_S = 0
const GDMA_IN_EXT_MEM_BK_SIZE_CH4 = 0x00000003
const GDMA_IN_EXT_MEM_BK_SIZE_CH4_V = 0x3
const GDMA_IN_EXT_MEM_BK_SIZE_CH4_S = 13
const GDMA_IN_CHECK_OWNER_CH4_V = 0x1
const GDMA_IN_CHECK_OWNER_CH4_S = 12
const GDMA_DMA_INFIFO_FULL_THRS_CH4 = 0x00000FFF
const GDMA_DMA_INFIFO_FULL_THRS_CH4_V = 0xFFF
const GDMA_DMA_INFIFO_FULL_THRS_CH4_S = 0
const GDMA_INFIFO_UDF_L3_CH4_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L3_CH4_INT_RAW_S = 9
const GDMA_INFIFO_OVF_L3_CH4_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L3_CH4_INT_RAW_S = 8
const GDMA_INFIFO_UDF_L1_CH4_INT_RAW_V = 0x1
const GDMA_INFIFO_UDF_L1_CH4_INT_RAW_S = 7
const GDMA_INFIFO_OVF_L1_CH4_INT_RAW_V = 0x1
const GDMA_INFIFO_OVF_L1_CH4_INT_RAW_S = 6
const GDMA_INFIFO_FULL_WM_CH4_INT_RAW_V = 0x1
const GDMA_INFIFO_FULL_WM_CH4_INT_RAW_S = 5
const GDMA_IN_DSCR_EMPTY_CH4_INT_RAW_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH4_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH4_INT_RAW_V = 0x1
const GDMA_IN_DSCR_ERR_CH4_INT_RAW_S = 3
const GDMA_IN_ERR_EOF_CH4_INT_RAW_V = 0x1
const GDMA_IN_ERR_EOF_CH4_INT_RAW_S = 2
const GDMA_IN_SUC_EOF_CH4_INT_RAW_V = 0x1
const GDMA_IN_SUC_EOF_CH4_INT_RAW_S = 1
const GDMA_IN_DONE_CH4_INT_RAW_V = 0x1
const GDMA_IN_DONE_CH4_INT_RAW_S = 0
const GDMA_INFIFO_UDF_L3_CH4_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L3_CH4_INT_ST_S = 9
const GDMA_INFIFO_OVF_L3_CH4_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L3_CH4_INT_ST_S = 8
const GDMA_INFIFO_UDF_L1_CH4_INT_ST_V = 0x1
const GDMA_INFIFO_UDF_L1_CH4_INT_ST_S = 7
const GDMA_INFIFO_OVF_L1_CH4_INT_ST_V = 0x1
const GDMA_INFIFO_OVF_L1_CH4_INT_ST_S = 6
const GDMA_INFIFO_FULL_WM_CH4_INT_ST_V = 0x1
const GDMA_INFIFO_FULL_WM_CH4_INT_ST_S = 5
const GDMA_IN_DSCR_EMPTY_CH4_INT_ST_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH4_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH4_INT_ST_V = 0x1
const GDMA_IN_DSCR_ERR_CH4_INT_ST_S = 3
const GDMA_IN_ERR_EOF_CH4_INT_ST_V = 0x1
const GDMA_IN_ERR_EOF_CH4_INT_ST_S = 2
const GDMA_IN_SUC_EOF_CH4_INT_ST_V = 0x1
const GDMA_IN_SUC_EOF_CH4_INT_ST_S = 1
const GDMA_IN_DONE_CH4_INT_ST_V = 0x1
const GDMA_IN_DONE_CH4_INT_ST_S = 0
const GDMA_INFIFO_UDF_L3_CH4_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L3_CH4_INT_ENA_S = 9
const GDMA_INFIFO_OVF_L3_CH4_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L3_CH4_INT_ENA_S = 8
const GDMA_INFIFO_UDF_L1_CH4_INT_ENA_V = 0x1
const GDMA_INFIFO_UDF_L1_CH4_INT_ENA_S = 7
const GDMA_INFIFO_OVF_L1_CH4_INT_ENA_V = 0x1
const GDMA_INFIFO_OVF_L1_CH4_INT_ENA_S = 6
const GDMA_INFIFO_FULL_WM_CH4_INT_ENA_V = 0x1
const GDMA_INFIFO_FULL_WM_CH4_INT_ENA_S = 5
const GDMA_IN_DSCR_EMPTY_CH4_INT_ENA_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH4_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH4_INT_ENA_V = 0x1
const GDMA_IN_DSCR_ERR_CH4_INT_ENA_S = 3
const GDMA_IN_ERR_EOF_CH4_INT_ENA_V = 0x1
const GDMA_IN_ERR_EOF_CH4_INT_ENA_S = 2
const GDMA_IN_SUC_EOF_CH4_INT_ENA_V = 0x1
const GDMA_IN_SUC_EOF_CH4_INT_ENA_S = 1
const GDMA_IN_DONE_CH4_INT_ENA_V = 0x1
const GDMA_IN_DONE_CH4_INT_ENA_S = 0
const GDMA_INFIFO_UDF_L3_CH4_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L3_CH4_INT_CLR_S = 9
const GDMA_INFIFO_OVF_L3_CH4_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L3_CH4_INT_CLR_S = 8
const GDMA_INFIFO_UDF_L1_CH4_INT_CLR_V = 0x1
const GDMA_INFIFO_UDF_L1_CH4_INT_CLR_S = 7
const GDMA_INFIFO_OVF_L1_CH4_INT_CLR_V = 0x1
const GDMA_INFIFO_OVF_L1_CH4_INT_CLR_S = 6
const GDMA_DMA_INFIFO_FULL_WM_CH4_INT_CLR_V = 0x1
const GDMA_DMA_INFIFO_FULL_WM_CH4_INT_CLR_S = 5
const GDMA_IN_DSCR_EMPTY_CH4_INT_CLR_V = 0x1
const GDMA_IN_DSCR_EMPTY_CH4_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH4_INT_CLR_V = 0x1
const GDMA_IN_DSCR_ERR_CH4_INT_CLR_S = 3
const GDMA_IN_ERR_EOF_CH4_INT_CLR_V = 0x1
const GDMA_IN_ERR_EOF_CH4_INT_CLR_S = 2
const GDMA_IN_SUC_EOF_CH4_INT_CLR_V = 0x1
const GDMA_IN_SUC_EOF_CH4_INT_CLR_S = 1
const GDMA_IN_DONE_CH4_INT_CLR_V = 0x1
const GDMA_IN_DONE_CH4_INT_CLR_S = 0
const GDMA_IN_BUF_HUNGRY_CH4_V = 0x1
const GDMA_IN_BUF_HUNGRY_CH4_S = 28
const GDMA_IN_REMAIN_UNDER_4B_L3_CH4_V = 0x1
const GDMA_IN_REMAIN_UNDER_4B_L3_CH4_S = 27
const GDMA_IN_REMAIN_UNDER_3B_L3_CH4_V = 0x1
const GDMA_IN_REMAIN_UNDER_3B_L3_CH4_S = 26
const GDMA_IN_REMAIN_UNDER_2B_L3_CH4_V = 0x1
const GDMA_IN_REMAIN_UNDER_2B_L3_CH4_S = 25
const GDMA_IN_REMAIN_UNDER_1B_L3_CH4_V = 0x1
const GDMA_IN_REMAIN_UNDER_1B_L3_CH4_S = 24
const GDMA_INFIFO_CNT_L3_CH4 = 0x0000001F
const GDMA_INFIFO_CNT_L3_CH4_V = 0x1F
const GDMA_INFIFO_CNT_L3_CH4_S = 19
const GDMA_INFIFO_CNT_L2_CH4 = 0x0000007F
const GDMA_INFIFO_CNT_L2_CH4_V = 0x7F
const GDMA_INFIFO_CNT_L2_CH4_S = 12
const GDMA_INFIFO_CNT_L1_CH4 = 0x0000003F
const GDMA_INFIFO_CNT_L1_CH4_V = 0x3F
const GDMA_INFIFO_CNT_L1_CH4_S = 6
const GDMA_INFIFO_EMPTY_L3_CH4_V = 0x1
const GDMA_INFIFO_EMPTY_L3_CH4_S = 5
const GDMA_INFIFO_FULL_L3_CH4_V = 0x1
const GDMA_INFIFO_FULL_L3_CH4_S = 4
const GDMA_INFIFO_EMPTY_L2_CH4_V = 0x1
const GDMA_INFIFO_EMPTY_L2_CH4_S = 3
const GDMA_INFIFO_FULL_L2_CH4_V = 0x1
const GDMA_INFIFO_FULL_L2_CH4_S = 2
const GDMA_INFIFO_EMPTY_L1_CH4_V = 0x1
const GDMA_INFIFO_EMPTY_L1_CH4_S = 1
const GDMA_INFIFO_FULL_L1_CH4_V = 0x1
const GDMA_INFIFO_FULL_L1_CH4_S = 0
const GDMA_INFIFO_POP_CH4_V = 0x1
const GDMA_INFIFO_POP_CH4_S = 12
const GDMA_INFIFO_RDATA_CH4 = 0x00000FFF
const GDMA_INFIFO_RDATA_CH4_V = 0xFFF
const GDMA_INFIFO_RDATA_CH4_S = 0
const GDMA_INLINK_PARK_CH4_V = 0x1
const GDMA_INLINK_PARK_CH4_S = 24
const GDMA_INLINK_RESTART_CH4_V = 0x1
const GDMA_INLINK_RESTART_CH4_S = 23
const GDMA_INLINK_START_CH4_V = 0x1
const GDMA_INLINK_START_CH4_S = 22
const GDMA_INLINK_STOP_CH4_V = 0x1
const GDMA_INLINK_STOP_CH4_S = 21
const GDMA_INLINK_AUTO_RET_CH4_V = 0x1
const GDMA_INLINK_AUTO_RET_CH4_S = 20
const GDMA_INLINK_ADDR_CH4 = 0x000FFFFF
const GDMA_INLINK_ADDR_CH4_V = 0xFFFFF
const GDMA_INLINK_ADDR_CH4_S = 0
const GDMA_IN_STATE_CH4 = 0x00000007
const GDMA_IN_STATE_CH4_V = 0x7
const GDMA_IN_STATE_CH4_S = 20
const GDMA_IN_DSCR_STATE_CH4 = 0x00000003
const GDMA_IN_DSCR_STATE_CH4_V = 0x3
const GDMA_IN_DSCR_STATE_CH4_S = 18
const GDMA_INLINK_DSCR_ADDR_CH4 = 0x0003FFFF
const GDMA_INLINK_DSCR_ADDR_CH4_V = 0x3FFFF
const GDMA_INLINK_DSCR_ADDR_CH4_S = 0
const GDMA_IN_SUC_EOF_DES_ADDR_CH4 = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH4_V = 0xFFFFFFFF
const GDMA_IN_SUC_EOF_DES_ADDR_CH4_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH4 = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH4_V = 0xFFFFFFFF
const GDMA_IN_ERR_EOF_DES_ADDR_CH4_S = 0
const GDMA_INLINK_DSCR_CH4 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH4_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_CH4_S = 0
const GDMA_INLINK_DSCR_BF0_CH4 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH4_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF0_CH4_S = 0
const GDMA_INLINK_DSCR_BF1_CH4 = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH4_V = 0xFFFFFFFF
const GDMA_INLINK_DSCR_BF1_CH4_S = 0
const GDMA_RX_WEIGHT_CH4 = 0x0000000F
const GDMA_RX_WEIGHT_CH4_V = 0xF
const GDMA_RX_WEIGHT_CH4_S = 8
const GDMA_RX_PRI_CH4 = 0x0000000F
const GDMA_RX_PRI_CH4_V = 0xF
const GDMA_RX_PRI_CH4_S = 0
const GDMA_PERI_IN_SEL_CH4 = 0x0000003F
const GDMA_PERI_IN_SEL_CH4_V = 0x3F
const GDMA_PERI_IN_SEL_CH4_S = 0
const GDMA_OUT_DATA_BURST_EN_CH4_V = 0x1
const GDMA_OUT_DATA_BURST_EN_CH4_S = 5
const GDMA_OUTDSCR_BURST_EN_CH4_V = 0x1
const GDMA_OUTDSCR_BURST_EN_CH4_S = 4
const GDMA_OUT_EOF_MODE_CH4_V = 0x1
const GDMA_OUT_EOF_MODE_CH4_S = 3
const GDMA_OUT_AUTO_WRBACK_CH4_V = 0x1
const GDMA_OUT_AUTO_WRBACK_CH4_S = 2
const GDMA_OUT_LOOP_TEST_CH4_V = 0x1
const GDMA_OUT_LOOP_TEST_CH4_S = 1
const GDMA_OUT_RST_CH4_V = 0x1
const GDMA_OUT_RST_CH4_S = 0
const GDMA_OUT_EXT_MEM_BK_SIZE_CH4 = 0x00000003
const GDMA_OUT_EXT_MEM_BK_SIZE_CH4_V = 0x3
const GDMA_OUT_EXT_MEM_BK_SIZE_CH4_S = 13
const GDMA_OUT_CHECK_OWNER_CH4_V = 0x1
const GDMA_OUT_CHECK_OWNER_CH4_S = 12
const GDMA_OUTFIFO_UDF_L3_CH4_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH4_INT_RAW_S = 7
const GDMA_OUTFIFO_OVF_L3_CH4_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH4_INT_RAW_S = 6
const GDMA_OUTFIFO_UDF_L1_CH4_INT_RAW_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH4_INT_RAW_S = 5
const GDMA_OUTFIFO_OVF_L1_CH4_INT_RAW_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH4_INT_RAW_S = 4
const GDMA_OUT_TOTAL_EOF_CH4_INT_RAW_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH4_INT_RAW_S = 3
const GDMA_OUT_DSCR_ERR_CH4_INT_RAW_V = 0x1
const GDMA_OUT_DSCR_ERR_CH4_INT_RAW_S = 2
const GDMA_OUT_EOF_CH4_INT_RAW_V = 0x1
const GDMA_OUT_EOF_CH4_INT_RAW_S = 1
const GDMA_OUT_DONE_CH4_INT_RAW_V = 0x1
const GDMA_OUT_DONE_CH4_INT_RAW_S = 0
const GDMA_OUTFIFO_UDF_L3_CH4_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH4_INT_ST_S = 7
const GDMA_OUTFIFO_OVF_L3_CH4_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH4_INT_ST_S = 6
const GDMA_OUTFIFO_UDF_L1_CH4_INT_ST_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH4_INT_ST_S = 5
const GDMA_OUTFIFO_OVF_L1_CH4_INT_ST_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH4_INT_ST_S = 4
const GDMA_OUT_TOTAL_EOF_CH4_INT_ST_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH4_INT_ST_S = 3
const GDMA_OUT_DSCR_ERR_CH4_INT_ST_V = 0x1
const GDMA_OUT_DSCR_ERR_CH4_INT_ST_S = 2
const GDMA_OUT_EOF_CH4_INT_ST_V = 0x1
const GDMA_OUT_EOF_CH4_INT_ST_S = 1
const GDMA_OUT_DONE_CH4_INT_ST_V = 0x1
const GDMA_OUT_DONE_CH4_INT_ST_S = 0
const GDMA_OUTFIFO_UDF_L3_CH4_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH4_INT_ENA_S = 7
const GDMA_OUTFIFO_OVF_L3_CH4_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH4_INT_ENA_S = 6
const GDMA_OUTFIFO_UDF_L1_CH4_INT_ENA_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH4_INT_ENA_S = 5
const GDMA_OUTFIFO_OVF_L1_CH4_INT_ENA_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH4_INT_ENA_S = 4
const GDMA_OUT_TOTAL_EOF_CH4_INT_ENA_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH4_INT_ENA_S = 3
const GDMA_OUT_DSCR_ERR_CH4_INT_ENA_V = 0x1
const GDMA_OUT_DSCR_ERR_CH4_INT_ENA_S = 2
const GDMA_OUT_EOF_CH4_INT_ENA_V = 0x1
const GDMA_OUT_EOF_CH4_INT_ENA_S = 1
const GDMA_OUT_DONE_CH4_INT_ENA_V = 0x1
const GDMA_OUT_DONE_CH4_INT_ENA_S = 0
const GDMA_OUTFIFO_UDF_L3_CH4_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L3_CH4_INT_CLR_S = 7
const GDMA_OUTFIFO_OVF_L3_CH4_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L3_CH4_INT_CLR_S = 6
const GDMA_OUTFIFO_UDF_L1_CH4_INT_CLR_V = 0x1
const GDMA_OUTFIFO_UDF_L1_CH4_INT_CLR_S = 5
const GDMA_OUTFIFO_OVF_L1_CH4_INT_CLR_V = 0x1
const GDMA_OUTFIFO_OVF_L1_CH4_INT_CLR_S = 4
const GDMA_OUT_TOTAL_EOF_CH4_INT_CLR_V = 0x1
const GDMA_OUT_TOTAL_EOF_CH4_INT_CLR_S = 3
const GDMA_OUT_DSCR_ERR_CH4_INT_CLR_V = 0x1
const GDMA_OUT_DSCR_ERR_CH4_INT_CLR_S = 2
const GDMA_OUT_EOF_CH4_INT_CLR_V = 0x1
const GDMA_OUT_EOF_CH4_INT_CLR_S = 1
const GDMA_OUT_DONE_CH4_INT_CLR_V = 0x1
const GDMA_OUT_DONE_CH4_INT_CLR_S = 0
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH4_V = 0x1
const GDMA_OUT_REMAIN_UNDER_4B_L3_CH4_S = 26
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH4_V = 0x1
const GDMA_OUT_REMAIN_UNDER_3B_L3_CH4_S = 25
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH4_V = 0x1
const GDMA_OUT_REMAIN_UNDER_2B_L3_CH4_S = 24
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH4_V = 0x1
const GDMA_OUT_REMAIN_UNDER_1B_L3_CH4_S = 23
const GDMA_OUTFIFO_CNT_L3_CH4 = 0x0000001F
const GDMA_OUTFIFO_CNT_L3_CH4_V = 0x1F
const GDMA_OUTFIFO_CNT_L3_CH4_S = 18
const GDMA_OUTFIFO_CNT_L2_CH4 = 0x0000007F
const GDMA_OUTFIFO_CNT_L2_CH4_V = 0x7F
const GDMA_OUTFIFO_CNT_L2_CH4_S = 11
const GDMA_OUTFIFO_CNT_L1_CH4 = 0x0000001F
const GDMA_OUTFIFO_CNT_L1_CH4_V = 0x1F
const GDMA_OUTFIFO_CNT_L1_CH4_S = 6
const GDMA_OUTFIFO_EMPTY_L3_CH4_V = 0x1
const GDMA_OUTFIFO_EMPTY_L3_CH4_S = 5
const GDMA_OUTFIFO_FULL_L3_CH4_V = 0x1
const GDMA_OUTFIFO_FULL_L3_CH4_S = 4
const GDMA_OUTFIFO_EMPTY_L2_CH4_V = 0x1
const GDMA_OUTFIFO_EMPTY_L2_CH4_S = 3
const GDMA_OUTFIFO_FULL_L2_CH4_V = 0x1
const GDMA_OUTFIFO_FULL_L2_CH4_S = 2
const GDMA_OUTFIFO_EMPTY_L1_CH4_V = 0x1
const GDMA_OUTFIFO_EMPTY_L1_CH4_S = 1
const GDMA_OUTFIFO_FULL_L1_CH4_V = 0x1
const GDMA_OUTFIFO_FULL_L1_CH4_S = 0
const GDMA_OUTFIFO_PUSH_CH4_V = 0x1
const GDMA_OUTFIFO_PUSH_CH4_S = 9
const GDMA_OUTFIFO_WDATA_CH4 = 0x000001FF
const GDMA_OUTFIFO_WDATA_CH4_V = 0x1FF
const GDMA_OUTFIFO_WDATA_CH4_S = 0
const GDMA_OUTLINK_PARK_CH4_V = 0x1
const GDMA_OUTLINK_PARK_CH4_S = 23
const GDMA_OUTLINK_RESTART_CH4_V = 0x1
const GDMA_OUTLINK_RESTART_CH4_S = 22
const GDMA_OUTLINK_START_CH4_V = 0x1
const GDMA_OUTLINK_START_CH4_S = 21
const GDMA_OUTLINK_STOP_CH4_V = 0x1
const GDMA_OUTLINK_STOP_CH4_S = 20
const GDMA_OUTLINK_ADDR_CH4 = 0x000FFFFF
const GDMA_OUTLINK_ADDR_CH4_V = 0xFFFFF
const GDMA_OUTLINK_ADDR_CH4_S = 0
const GDMA_OUT_STATE_CH4 = 0x00000007
const GDMA_OUT_STATE_CH4_V = 0x7
const GDMA_OUT_STATE_CH4_S = 20
const GDMA_OUT_DSCR_STATE_CH4 = 0x00000003
const GDMA_OUT_DSCR_STATE_CH4_V = 0x3
const GDMA_OUT_DSCR_STATE_CH4_S = 18
const GDMA_OUTLINK_DSCR_ADDR_CH4 = 0x0003FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH4_V = 0x3FFFF
const GDMA_OUTLINK_DSCR_ADDR_CH4_S = 0
const GDMA_OUT_EOF_DES_ADDR_CH4 = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH4_V = 0xFFFFFFFF
const GDMA_OUT_EOF_DES_ADDR_CH4_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH4 = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH4_V = 0xFFFFFFFF
const GDMA_OUT_EOF_BFR_DES_ADDR_CH4_S = 0
const GDMA_OUTLINK_DSCR_CH4 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH4_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_CH4_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH4 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH4_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF0_CH4_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH4 = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH4_V = 0xFFFFFFFF
const GDMA_OUTLINK_DSCR_BF1_CH4_S = 0
const GDMA_TX_WEIGHT_CH4 = 0x0000000F
const GDMA_TX_WEIGHT_CH4_V = 0xF
const GDMA_TX_WEIGHT_CH4_S = 8
const GDMA_TX_PRI_CH4 = 0x0000000F
const GDMA_TX_PRI_CH4_V = 0xF
const GDMA_TX_PRI_CH4_S = 0
const GDMA_PERI_OUT_SEL_CH4 = 0x0000003F
const GDMA_PERI_OUT_SEL_CH4_V = 0x3F
const GDMA_PERI_OUT_SEL_CH4_S = 0
const GDMA_AHB_TESTADDR = 0x00000003
const GDMA_AHB_TESTADDR_V = 0x3
const GDMA_AHB_TESTADDR_S = 4
const GDMA_AHB_TESTMODE = 0x00000007
const GDMA_AHB_TESTMODE_V = 0x7
const GDMA_AHB_TESTMODE_S = 0
const GDMA_DMA_RAM_CLK_FO_V = 0x1
const GDMA_DMA_RAM_CLK_FO_S = 6
const GDMA_DMA_RAM_FORCE_PU_V = 0x1
const GDMA_DMA_RAM_FORCE_PU_S = 5
const GDMA_DMA_RAM_FORCE_PD_V = 0x1
const GDMA_DMA_RAM_FORCE_PD_S = 4
const GDMA_CLK_EN_V = 0x1
const GDMA_CLK_EN_S = 4
const GDMA_ARB_PRI_DIS_V = 0x1
const GDMA_ARB_PRI_DIS_S = 2
const GDMA_AHBM_RST_EXTER_V = 0x1
const GDMA_AHBM_RST_EXTER_S = 1
const GDMA_AHBM_RST_INTER_V = 0x1
const GDMA_AHBM_RST_INTER_S = 0
const GDMA_IN_SIZE_CH0 = 0x0000007F
const GDMA_IN_SIZE_CH0_V = 0x7F
const GDMA_IN_SIZE_CH0_S = 0
const GDMA_OUT_SIZE_CH0 = 0x0000007F
const GDMA_OUT_SIZE_CH0_V = 0x7F
const GDMA_OUT_SIZE_CH0_S = 0
const GDMA_IN_SIZE_CH1 = 0x0000007F
const GDMA_IN_SIZE_CH1_V = 0x7F
const GDMA_IN_SIZE_CH1_S = 0
const GDMA_OUT_SIZE_CH1 = 0x0000007F
const GDMA_OUT_SIZE_CH1_V = 0x7F
const GDMA_OUT_SIZE_CH1_S = 0
const GDMA_IN_SIZE_CH2 = 0x0000007F
const GDMA_IN_SIZE_CH2_V = 0x7F
const GDMA_IN_SIZE_CH2_S = 0
const GDMA_OUT_SIZE_CH2 = 0x0000007F
const GDMA_OUT_SIZE_CH2_V = 0x7F
const GDMA_OUT_SIZE_CH2_S = 0
const GDMA_IN_SIZE_CH3 = 0x0000007F
const GDMA_IN_SIZE_CH3_V = 0x7F
const GDMA_IN_SIZE_CH3_S = 0
const GDMA_OUT_SIZE_CH3 = 0x0000007F
const GDMA_OUT_SIZE_CH3_V = 0x7F
const GDMA_OUT_SIZE_CH3_S = 0
const GDMA_IN_SIZE_CH4 = 0x0000007F
const GDMA_IN_SIZE_CH4_V = 0x7F
const GDMA_IN_SIZE_CH4_S = 0
const GDMA_OUT_SIZE_CH4 = 0x0000007F
const GDMA_OUT_SIZE_CH4_V = 0x7F
const GDMA_OUT_SIZE_CH4_S = 0
const GDMA_EXTMEM_REJECT_ADDR = 0xFFFFFFFF
const GDMA_EXTMEM_REJECT_ADDR_V = 0xFFFFFFFF
const GDMA_EXTMEM_REJECT_ADDR_S = 0
const GDMA_EXTMEM_REJECT_PERI_NUM = 0x0000003F
const GDMA_EXTMEM_REJECT_PERI_NUM_V = 0x3F
const GDMA_EXTMEM_REJECT_PERI_NUM_S = 6
const GDMA_EXTMEM_REJECT_CHANNEL_NUM = 0x0000000F
const GDMA_EXTMEM_REJECT_CHANNEL_NUM_V = 0xF
const GDMA_EXTMEM_REJECT_CHANNEL_NUM_S = 2
const GDMA_EXTMEM_REJECT_ATTR = 0x00000003
const GDMA_EXTMEM_REJECT_ATTR_V = 0x3
const GDMA_EXTMEM_REJECT_ATTR_S = 0
const GDMA_EXTMEM_REJECT_INT_RAW_V = 0x1
const GDMA_EXTMEM_REJECT_INT_RAW_S = 0
const GDMA_EXTMEM_REJECT_INT_ST_V = 0x1
const GDMA_EXTMEM_REJECT_INT_ST_S = 0
const GDMA_EXTMEM_REJECT_INT_ENA_V = 0x1
const GDMA_EXTMEM_REJECT_INT_ENA_S = 0
const GDMA_EXTMEM_REJECT_INT_CLR_V = 0x1
const GDMA_EXTMEM_REJECT_INT_CLR_S = 0
const GDMA_DATE = 0xFFFFFFFF
const GDMA_DATE_V = 0xFFFFFFFF
const GDMA_DATE_S = 0
