#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr  5 11:03:56 2022
# Process ID: 39164
# Current directory: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40880 C:\git\aes_engine\aes_offload\imp\code\vendor\aes_engine_key_bram\aes_engine_key_bram.xpr
# Log file: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/vivado.log
# Journal file: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram\vivado.jou
# Running On: EUL10-797V3J3, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 33723 MB
#-----------------------------------------------------------
start_gui
open_project C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 1418.402 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd}
Reading block design file <C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <aes_engine_key_bram> from block design file <C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.402 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Algorithm {Minimum_Area} CONFIG.Primitive {16kx1} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Pipeline_Stages {0}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Primitive' from '256x72' to '16kx1' has been ignored for IP 'blk_mem_gen_0'
generate_target all [get_files  C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd]
Wrote  : <C:\git\aes_engine\aes_offload\imp\code\vendor\aes_engine_key_bram\aes_engine_key_bram.srcs\sources_1\bd\aes_engine_key_bram\aes_engine_key_bram.bd> 
VHDL Output written to : c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/synth/aes_engine_key_bram.vhd
VHDL Output written to : c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/sim/aes_engine_key_bram.vhd
VHDL Output written to : c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/hdl/aes_engine_key_bram_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/hw_handoff/aes_engine_key_bram.hwh
Generated Hardware Definition File c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/synth/aes_engine_key_bram.hwdef
export_ip_user_files -of_objects [get_files C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/aes_engine_key_bram.bd] -directory C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.ip_user_files -ipstatic_source_dir C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.cache/compile_simlib/modelsim} {questa=C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.cache/compile_simlib/questa} {riviera=C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.cache/compile_simlib/riviera} {activehdl=C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 20:35:49 2022...
