 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: Main_Code                           Date:  3-20-2018, 10:01PM
Device Used: XC9572-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
26 /72  ( 36%) 29  /360  (  8%) 37 /144 ( 26%)   26 /72  ( 36%) 22 /69  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           5/18        9/36        9           9/90       5/18
FB2           0/18        0/36        0           0/90       0/17
FB3           6/18        8/36        8           6/90       6/17
FB4          15/18       20/36       20          14/90       2/17
             -----       -----                   -----       -----     
             26/72       37/144                  29/360     13/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'CPLD_CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    21      63
Output        :   13          13    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 26 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Main_Code.ise'.
WARNING:Cpld:936 - The output buffer 'ROM_L_Input_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'ROM_H_Input_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'DUART_Reset_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'DUART_Data_ACK_OBUF' is missing an input
   and will be deleted.
WARNING:Cpld:936 - The output buffer 'CPU_Reset_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'CPU_Halt_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'CPU_Enable_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'CPU_Data_ACK_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'CPU_Bus_Grant_OBUF' is missing an input
   and will be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'CPLD_Button'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_Bus_ERR'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_Bus_Grant_ACK'.  The input(s)
   are unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_Bus_REQ'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_Valid_Memory_Add'.  The
   input(s) are unused after optimization. Please verify functionality via
   simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_Valid_Periph_Add'.  The
   input(s) are unused after optimization. Please verify functionality via
   simulation.
*************************  Summary of Mapped Logic  ************************

** 13 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
DUART_Read_Write    4     9     FB1_1   4    I/O     O       STD  FAST RESET
DUART_Enable        2     7     FB1_2   1    I/O     O       STD  FAST RESET
ROM_H_Output        1     7     FB1_3   6    I/O     O       STD  FAST RESET
ROM_L_Enable        1     7     FB1_7   11   I/O     O       STD  FAST RESET
ROM_H_Enable        1     7     FB1_8   5    I/O     O       STD  FAST RESET
RAM_H_Input         1     7     FB3_10  40   I/O     O       STD  FAST RESET
ROM_L_Output        1     7     FB3_11  33   I/O     O       STD  FAST RESET
RAM_L_Enable        1     6     FB3_12  41   I/O     O       STD  FAST RESET
RAM_L_Input         1     7     FB3_13  43   I/O     O       STD  FAST RESET
RAM_H_Enable        1     6     FB3_15  37   I/O     O       STD  FAST RESET
RAM_H_Output        1     7     FB3_17  39   I/O     O       STD  FAST RESET
CPU_Clock           1     13    FB4_1   46   I/O     O       STD  FAST RESET
RAM_L_Output        1     7     FB4_2   44   I/O     O       STD  FAST RESET

** 13 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
I_Count1<9>         1     9     FB4_6   STD  RESET
I_Count1<8>         1     8     FB4_7   STD  RESET
I_Count1<7>         1     7     FB4_8   STD  RESET
I_Count1<6>         1     6     FB4_9   STD  RESET
I_Count1<5>         1     5     FB4_10  STD  RESET
I_Count1<4>         1     4     FB4_11  STD  RESET
I_Count1<3>         1     3     FB4_12  STD  RESET
I_Count1<2>         1     2     FB4_13  STD  RESET
I_Count1<1>         1     1     FB4_14  STD  RESET
I_Count1<12>        1     12    FB4_15  STD  RESET
I_Count1<11>        1     11    FB4_16  STD  RESET
I_Count1<10>        1     10    FB4_17  STD  RESET
I_Count1<0>         0     0     FB4_18  STD  SET

** 9 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
CPLD_CLK            FB1_9   9~   GCK/I/O GCK
ADD<2>              FB2_4   68   I/O     I
ADD<3>              FB2_5   70   I/O     I
CPU_Read_Write      FB2_14  81   I/O     I
CPU_H_Data_Ready    FB2_15  83   I/O     I
CPU_L_Data_Ready    FB2_16  82   I/O     I
CPU_Add_Data_Valid  FB2_17  84   I/O     I
ADD<0>              FB4_6   54   I/O     I
ADD<1>              FB4_17  66   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/27
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DUART_Read_Write      4       0     0   1     FB1_1   4     I/O     O
DUART_Enable          2       0     0   3     FB1_2   1     I/O     O
ROM_H_Output          1       0     0   4     FB1_3   6     I/O     O
(unused)              0       0     0   5     FB1_4   7     I/O     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
ROM_L_Enable          1       0     0   4     FB1_7   11    I/O     O
ROM_H_Enable          1       0     0   4     FB1_8   5     I/O     O
(unused)              0       0     0   5     FB1_9   9     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10  13    I/O     
(unused)              0       0     0   5     FB1_11  10    GCK/I/O 
(unused)              0       0     0   5     FB1_12  18    I/O     
(unused)              0       0     0   5     FB1_13  20    I/O     
(unused)              0       0     0   5     FB1_14  12    GCK/I/O 
(unused)              0       0     0   5     FB1_15  14    I/O     
(unused)              0       0     0   5     FB1_16  23    I/O     
(unused)              0       0     0   5     FB1_17  15    I/O     
(unused)              0       0     0   5     FB1_18  24    I/O     

Signals Used by Logic in Function Block
  1: ADD<0>             4: ADD<3>               7: CPU_L_Data_Ready 
  2: ADD<1>             5: CPU_Add_Data_Valid   8: CPU_Read_Write 
  3: ADD<2>             6: CPU_H_Data_Ready     9: DUART_Read_Write_OBUF.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
DUART_Read_Write     XXXXXXXXX............................... 9       9
DUART_Enable         XXXXXXX................................. 7       7
ROM_H_Output         XXXXXX.X................................ 7       7
ROM_L_Enable         XXXXX.XX................................ 7       7
ROM_H_Enable         XXXXXX.X................................ 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   63    I/O     
(unused)              0       0     0   5     FB2_2   69    I/O     
(unused)              0       0     0   5     FB2_3   67    I/O     
(unused)              0       0     0   5     FB2_4   68    I/O     I
(unused)              0       0     0   5     FB2_5   70    I/O     I
(unused)              0       0     0   5     FB2_6   71    I/O     
(unused)              0       0     0   5     FB2_7   76    GTS/I/O 
(unused)              0       0     0   5     FB2_8   72    I/O     
(unused)              0       0     0   5     FB2_9   74    GSR/I/O 
(unused)              0       0     0   5     FB2_10  75    I/O     
(unused)              0       0     0   5     FB2_11  77    GTS/I/O 
(unused)              0       0     0   5     FB2_12  79    I/O     
(unused)              0       0     0   5     FB2_13  80    I/O     
(unused)              0       0     0   5     FB2_14  81    I/O     I
(unused)              0       0     0   5     FB2_15  83    I/O     I
(unused)              0       0     0   5     FB2_16  82    I/O     I
(unused)              0       0     0   5     FB2_17  84    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/28
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1   25    I/O     
(unused)              0       0     0   5     FB3_2   17    I/O     
(unused)              0       0     0   5     FB3_3   31    I/O     
(unused)              0       0     0   5     FB3_4   32    I/O     
(unused)              0       0     0   5     FB3_5   19    I/O     
(unused)              0       0     0   5     FB3_6   34    I/O     
(unused)              0       0     0   5     FB3_7   35    I/O     
(unused)              0       0     0   5     FB3_8   21    I/O     
(unused)              0       0     0   5     FB3_9   26    I/O     
RAM_H_Input           1       0     0   4     FB3_10  40    I/O     O
ROM_L_Output          1       0     0   4     FB3_11  33    I/O     O
RAM_L_Enable          1       0     0   4     FB3_12  41    I/O     O
RAM_L_Input           1       0     0   4     FB3_13  43    I/O     O
(unused)              0       0     0   5     FB3_14  36    I/O     
RAM_H_Enable          1       0     0   4     FB3_15  37    I/O     O
(unused)              0       0     0   5     FB3_16  45    I/O     
RAM_H_Output          1       0     0   4     FB3_17  39    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: ADD<0>             4: ADD<3>               7: CPU_L_Data_Ready 
  2: ADD<1>             5: CPU_Add_Data_Valid   8: CPU_Read_Write 
  3: ADD<2>             6: CPU_H_Data_Ready   

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
RAM_H_Input          XXXXXX.X................................ 7       7
ROM_L_Output         XXXXX.XX................................ 7       7
RAM_L_Enable         XXXXX.X................................. 6       6
RAM_L_Input          XXXXX.XX................................ 7       7
RAM_H_Enable         XXXXXX.................................. 6       6
RAM_H_Output         XXXXXX.X................................ 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               20/16
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CPU_Clock             1       0     0   4     FB4_1   46    I/O     O
RAM_L_Output          1       0     0   4     FB4_2   44    I/O     O
(unused)              0       0     0   5     FB4_3   51    I/O     
(unused)              0       0     0   5     FB4_4   52    I/O     
(unused)              0       0     0   5     FB4_5   47    I/O     
I_Count1<9>           1       0     0   4     FB4_6   54    I/O     I
I_Count1<8>           1       0     0   4     FB4_7   55    I/O     (b)
I_Count1<7>           1       0     0   4     FB4_8   48    I/O     (b)
I_Count1<6>           1       0     0   4     FB4_9   50    I/O     (b)
I_Count1<5>           1       0     0   4     FB4_10  57    I/O     (b)
I_Count1<4>           1       0     0   4     FB4_11  53    I/O     (b)
I_Count1<3>           1       0     0   4     FB4_12  58    I/O     (b)
I_Count1<2>           1       0     0   4     FB4_13  61    I/O     (b)
I_Count1<1>           1       0     0   4     FB4_14  56    I/O     (b)
I_Count1<12>          1       0     0   4     FB4_15  65    I/O     (b)
I_Count1<11>          1       0     0   4     FB4_16  62    I/O     (b)
I_Count1<10>          1       0     0   4     FB4_17  66    I/O     I
I_Count1<0>           0       0     0   5     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADD<0>               8: I_Count1<0>.LFBK   15: I_Count1<4>.LFBK 
  2: ADD<1>               9: I_Count1<10>.LFBK  16: I_Count1<5>.LFBK 
  3: ADD<2>              10: I_Count1<11>.LFBK  17: I_Count1<6>.LFBK 
  4: ADD<3>              11: I_Count1<12>.LFBK  18: I_Count1<7>.LFBK 
  5: CPU_Add_Data_Valid  12: I_Count1<1>.LFBK   19: I_Count1<8>.LFBK 
  6: CPU_L_Data_Ready    13: I_Count1<2>.LFBK   20: I_Count1<9>.LFBK 
  7: CPU_Read_Write      14: I_Count1<3>.LFBK  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPU_Clock            .......XXXXXXXXXXXXX.................... 13      13
RAM_L_Output         XXXXXXX................................. 7       7
I_Count1<9>          .......X...XXXXXXXX..................... 9       9
I_Count1<8>          .......X...XXXXXXX...................... 8       8
I_Count1<7>          .......X...XXXXXX....................... 7       7
I_Count1<6>          .......X...XXXXX........................ 6       6
I_Count1<5>          .......X...XXXX......................... 5       5
I_Count1<4>          .......X...XXX.......................... 4       4
I_Count1<3>          .......X...XX........................... 3       3
I_Count1<2>          .......X...X............................ 2       2
I_Count1<1>          .......X................................ 1       1
I_Count1<12>         .......XXX.XXXXXXXXX.................... 12      12
I_Count1<11>         .......XX..XXXXXXXXX.................... 11      11
I_Count1<10>         .......X...XXXXXXXXX.................... 10      10
I_Count1<0>          ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_CPU_Clock: FTCPE port map (CPU_Clock,CPU_Clock_T,CPLD_CLK,'0','0');
CPU_Clock_T <= (NOT I_Count1(0).LFBK AND NOT I_Count1(10).LFBK AND 
	NOT I_Count1(11).LFBK AND NOT I_Count1(1).LFBK AND I_Count1(2).LFBK AND 
	NOT I_Count1(3).LFBK AND I_Count1(4).LFBK AND NOT I_Count1(5).LFBK AND 
	NOT I_Count1(6).LFBK AND I_Count1(7).LFBK AND I_Count1(8).LFBK AND 
	NOT I_Count1(9).LFBK AND I_Count1(12).LFBK);

FDCPE_DUART_Enable: FDCPE port map (DUART_Enable,DUART_Enable_D,CPLD_CLK,'0','0');
DUART_Enable_D <= ((NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_H_Data_Ready)
	OR (NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_L_Data_Ready));

FTCPE_DUART_Read_Write: FTCPE port map (DUART_Read_Write,DUART_Read_Write_T,CPLD_CLK,'0','0');
DUART_Read_Write_T <= ((NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_H_Data_Ready AND 
	NOT DUART_Read_Write_OBUF.LFBK)
	OR (NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_L_Data_Ready AND 
	NOT DUART_Read_Write_OBUF.LFBK)
	OR (NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_Read_Write AND NOT CPU_H_Data_Ready AND 
	DUART_Read_Write_OBUF.LFBK)
	OR (NOT ADD(3) AND NOT ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_Read_Write AND NOT CPU_L_Data_Ready AND 
	DUART_Read_Write_OBUF.LFBK));

FTCPE_I_Count10: FTCPE port map (I_Count1(0),'1',CPLD_CLK,'0','0');

FTCPE_I_Count11: FTCPE port map (I_Count1(1),I_Count1(0).LFBK,CPLD_CLK,'0','0');

FTCPE_I_Count12: FTCPE port map (I_Count1(2),I_Count1_T(2),CPLD_CLK,'0','0');
I_Count1_T(2) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK);

FTCPE_I_Count13: FTCPE port map (I_Count1(3),I_Count1_T(3),CPLD_CLK,'0','0');
I_Count1_T(3) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK);

FTCPE_I_Count14: FTCPE port map (I_Count1(4),I_Count1_T(4),CPLD_CLK,'0','0');
I_Count1_T(4) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK);

FTCPE_I_Count15: FTCPE port map (I_Count1(5),I_Count1_T(5),CPLD_CLK,'0','0');
I_Count1_T(5) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK);

FTCPE_I_Count16: FTCPE port map (I_Count1(6),I_Count1_T(6),CPLD_CLK,'0','0');
I_Count1_T(6) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK AND 
	I_Count1(5).LFBK);

FTCPE_I_Count17: FTCPE port map (I_Count1(7),I_Count1_T(7),CPLD_CLK,'0','0');
I_Count1_T(7) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK AND 
	I_Count1(5).LFBK AND I_Count1(6).LFBK);

FTCPE_I_Count18: FTCPE port map (I_Count1(8),I_Count1_T(8),CPLD_CLK,'0','0');
I_Count1_T(8) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK AND 
	I_Count1(5).LFBK AND I_Count1(6).LFBK AND I_Count1(7).LFBK);

FTCPE_I_Count19: FTCPE port map (I_Count1(9),I_Count1_T(9),CPLD_CLK,'0','0');
I_Count1_T(9) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK AND 
	I_Count1(5).LFBK AND I_Count1(6).LFBK AND I_Count1(7).LFBK AND 
	I_Count1(8).LFBK);

FTCPE_I_Count110: FTCPE port map (I_Count1(10),I_Count1_T(10),CPLD_CLK,'0','0');
I_Count1_T(10) <= (I_Count1(0).LFBK AND I_Count1(1).LFBK AND 
	I_Count1(2).LFBK AND I_Count1(3).LFBK AND I_Count1(4).LFBK AND 
	I_Count1(5).LFBK AND I_Count1(6).LFBK AND I_Count1(7).LFBK AND 
	I_Count1(8).LFBK AND I_Count1(9).LFBK);

FTCPE_I_Count111: FTCPE port map (I_Count1(11),I_Count1_T(11),CPLD_CLK,'0','0');
I_Count1_T(11) <= (I_Count1(0).LFBK AND I_Count1(10).LFBK AND 
	I_Count1(1).LFBK AND I_Count1(2).LFBK AND I_Count1(3).LFBK AND 
	I_Count1(4).LFBK AND I_Count1(5).LFBK AND I_Count1(6).LFBK AND 
	I_Count1(7).LFBK AND I_Count1(8).LFBK AND I_Count1(9).LFBK);

FTCPE_I_Count112: FTCPE port map (I_Count1(12),I_Count1_T(12),CPLD_CLK,'0','0');
I_Count1_T(12) <= (I_Count1(0).LFBK AND I_Count1(10).LFBK AND 
	I_Count1(11).LFBK AND I_Count1(1).LFBK AND I_Count1(2).LFBK AND 
	I_Count1(3).LFBK AND I_Count1(4).LFBK AND I_Count1(5).LFBK AND 
	I_Count1(6).LFBK AND I_Count1(7).LFBK AND I_Count1(8).LFBK AND 
	I_Count1(9).LFBK);

FDCPE_RAM_H_Enable: FDCPE port map (RAM_H_Enable,RAM_H_Enable_D,CPLD_CLK,'0','0');
RAM_H_Enable_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_H_Data_Ready);

FDCPE_RAM_H_Input: FDCPE port map (RAM_H_Input,RAM_H_Input_D,CPLD_CLK,'0','0');
RAM_H_Input_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_Read_Write AND NOT CPU_H_Data_Ready);

FDCPE_RAM_H_Output: FDCPE port map (RAM_H_Output,RAM_H_Output_D,CPLD_CLK,'0','0');
RAM_H_Output_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_H_Data_Ready);

FDCPE_RAM_L_Enable: FDCPE port map (RAM_L_Enable,RAM_L_Enable_D,CPLD_CLK,'0','0');
RAM_L_Enable_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_L_Data_Ready);

FDCPE_RAM_L_Input: FDCPE port map (RAM_L_Input,RAM_L_Input_D,CPLD_CLK,'0','0');
RAM_L_Input_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND NOT CPU_Read_Write AND NOT CPU_L_Data_Ready);

FDCPE_RAM_L_Output: FDCPE port map (RAM_L_Output,RAM_L_Output_D,CPLD_CLK,'0','0');
RAM_L_Output_D <= (ADD(3) AND ADD(2) AND ADD(1) AND ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_L_Data_Ready);

FDCPE_ROM_H_Enable: FDCPE port map (ROM_H_Enable,ROM_H_Enable_D,CPLD_CLK,'0','0');
ROM_H_Enable_D <= (NOT ADD(3) AND NOT ADD(2) AND NOT ADD(1) AND NOT ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_H_Data_Ready);

FDCPE_ROM_H_Output: FDCPE port map (ROM_H_Output,ROM_H_Output_D,CPLD_CLK,'0','0');
ROM_H_Output_D <= (NOT ADD(3) AND NOT ADD(2) AND NOT ADD(1) AND NOT ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_H_Data_Ready);

FDCPE_ROM_L_Enable: FDCPE port map (ROM_L_Enable,ROM_L_Enable_D,CPLD_CLK,'0','0');
ROM_L_Enable_D <= (NOT ADD(3) AND NOT ADD(2) AND NOT ADD(1) AND NOT ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_L_Data_Ready);

FDCPE_ROM_L_Output: FDCPE port map (ROM_L_Output,ROM_L_Output_D,CPLD_CLK,'0','0');
ROM_L_Output_D <= (NOT ADD(3) AND NOT ADD(2) AND NOT ADD(1) AND NOT ADD(0) AND 
	NOT CPU_Add_Data_Valid AND CPU_Read_Write AND NOT CPU_L_Data_Ready);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                        XC9572-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DUART_Enable                     43 RAM_L_Input                   
  2 TIE                              44 RAM_L_Output                  
  3 TIE                              45 TIE                           
  4 DUART_Read_Write                 46 CPU_Clock                     
  5 ROM_H_Enable                     47 TIE                           
  6 ROM_H_Output                     48 TIE                           
  7 TIE                              49 GND                           
  8 GND                              50 TIE                           
  9 CPLD_CLK                         51 TIE                           
 10 TIE                              52 TIE                           
 11 ROM_L_Enable                     53 TIE                           
 12 TIE                              54 ADD<0>                        
 13 TIE                              55 TIE                           
 14 TIE                              56 TIE                           
 15 TIE                              57 TIE                           
 16 GND                              58 TIE                           
 17 TIE                              59 TDO                           
 18 TIE                              60 GND                           
 19 TIE                              61 TIE                           
 20 TIE                              62 TIE                           
 21 TIE                              63 TIE                           
 22 VCC                              64 VCC                           
 23 TIE                              65 TIE                           
 24 TIE                              66 ADD<1>                        
 25 TIE                              67 TIE                           
 26 TIE                              68 ADD<2>                        
 27 GND                              69 TIE                           
 28 TDI                              70 ADD<3>                        
 29 TMS                              71 TIE                           
 30 TCK                              72 TIE                           
 31 TIE                              73 VCC                           
 32 TIE                              74 TIE                           
 33 ROM_L_Output                     75 TIE                           
 34 TIE                              76 TIE                           
 35 TIE                              77 TIE                           
 36 TIE                              78 VCC                           
 37 RAM_H_Enable                     79 TIE                           
 38 VCC                              80 TIE                           
 39 RAM_H_Output                     81 CPU_Read_Write                
 40 RAM_H_Input                      82 CPU_L_Data_Ready              
 41 RAM_L_Enable                     83 CPU_H_Data_Ready              
 42 GND                              84 CPU_Add_Data_Valid            


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
