

================================================================
== Vitis HLS Report for 'snn_infer_Pipeline_VITIS_LOOP_20_2'
================================================================
* Date:           Tue Jun 17 23:48:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SNN_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2359|     2359|  23.590 us|  23.590 us|  2359|  2359|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2  |     2357|     2357|         9|          3|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     148|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     148|     113|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                                Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL13model_weights_0_U  |snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-------------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                                                      |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-------------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_108_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln20_fu_102_p2  |      icmp|   0|  0|  11|          10|           9|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_6       |   9|          2|   10|         20|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |j_fu_44                    |   9|          2|   10|         20|
    |sum_fu_40                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|   88|        178|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln20_reg_157                   |   1|   0|    1|          0|
    |icmp_ln20_reg_157_pp0_iter1_reg     |   1|   0|    1|          0|
    |input_r_load_reg_176                |  32|   0|   32|          0|
    |j_fu_44                             |  10|   0|   10|          0|
    |mul_reg_186                         |  32|   0|   32|          0|
    |p_ZL13model_weights_0_load_reg_171  |  32|   0|   32|          0|
    |sum_fu_40                           |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 148|   0|  148|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_954_p_din0    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_954_p_din1    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_954_p_opcode  |  out|    2|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_954_p_dout0   |   in|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_954_p_ce      |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_958_p_din0    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_958_p_din1    |  out|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_958_p_dout0   |   in|   32|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|grp_fu_958_p_ce      |  out|    1|  ap_ctrl_hs|  snn_infer_Pipeline_VITIS_LOOP_20_2|  return value|
|input_r_address0     |  out|   10|   ap_memory|                             input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                             input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                             input_r|         array|
|sum_out              |  out|   32|      ap_vld|                             sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                             sum_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_6 = load i10 %j" [neuron_core.cpp:20]   --->   Operation 18 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.91ns)   --->   "%icmp_ln20 = icmp_eq  i10 %j_6, i10 784" [neuron_core.cpp:20]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln20 = add i10 %j_6, i10 1" [neuron_core.cpp:20]   --->   Operation 21 'add' 'add_ln20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split, void %for.end.exitStub" [neuron_core.cpp:20]   --->   Operation 22 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %j_6" [neuron_core.cpp:20]   --->   Operation 23 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZL13model_weights_0_addr = getelementptr i32 %p_ZL13model_weights_0, i64 0, i64 %zext_ln20" [neuron_core.cpp:22]   --->   Operation 24 'getelementptr' 'p_ZL13model_weights_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%p_ZL13model_weights_0_load = load i10 %p_ZL13model_weights_0_addr" [neuron_core.cpp:22]   --->   Operation 25 'load' 'p_ZL13model_weights_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln20" [neuron_core.cpp:22]   --->   Operation 26 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%input_r_load = load i10 %input_r_addr" [neuron_core.cpp:22]   --->   Operation 27 'load' 'input_r_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln20 = store i10 %add_ln20, i10 %j" [neuron_core.cpp:20]   --->   Operation 28 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%p_ZL13model_weights_0_load = load i10 %p_ZL13model_weights_0_addr" [neuron_core.cpp:22]   --->   Operation 29 'load' 'p_ZL13model_weights_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%input_r_load = load i10 %input_r_addr" [neuron_core.cpp:22]   --->   Operation 30 'load' 'input_r_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %input_r_load" [neuron_core.cpp:22]   --->   Operation 31 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 32 [3/3] (7.01ns)   --->   "%mul = fmul i32 %p_ZL13model_weights_0_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 32 'fmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 33 [2/3] (7.01ns)   --->   "%mul = fmul i32 %p_ZL13model_weights_0_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 33 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 34 [1/3] (7.01ns)   --->   "%mul = fmul i32 %p_ZL13model_weights_0_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 34 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [neuron_core.cpp:22]   --->   Operation 35 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [4/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [neuron_core.cpp:22]   --->   Operation 36 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sum_load_7 = load i32 %sum"   --->   Operation 44 'load' 'sum_load_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_7"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 37 [3/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [neuron_core.cpp:22]   --->   Operation 37 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 38 [2/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [neuron_core.cpp:22]   --->   Operation 38 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.32>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [neuron_core.cpp:21]   --->   Operation 39 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [neuron_core.cpp:17]   --->   Operation 40 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [neuron_core.cpp:22]   --->   Operation 41 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln20 = store i32 %sum_1, i32 %sum" [neuron_core.cpp:20]   --->   Operation 42 'store' 'store_ln20' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [neuron_core.cpp:20]   --->   Operation 43 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZL13model_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                        (alloca           ) [ 0111111111]
j                          (alloca           ) [ 0100000000]
specinterface_ln0          (specinterface    ) [ 0000000000]
store_ln0                  (store            ) [ 0000000000]
store_ln0                  (store            ) [ 0000000000]
br_ln0                     (br               ) [ 0000000000]
j_6                        (load             ) [ 0000000000]
icmp_ln20                  (icmp             ) [ 0111111000]
empty                      (speclooptripcount) [ 0000000000]
add_ln20                   (add              ) [ 0000000000]
br_ln20                    (br               ) [ 0000000000]
zext_ln20                  (zext             ) [ 0000000000]
p_ZL13model_weights_0_addr (getelementptr    ) [ 0010000000]
input_r_addr               (getelementptr    ) [ 0010000000]
store_ln20                 (store            ) [ 0000000000]
p_ZL13model_weights_0_load (load             ) [ 0111110000]
input_r_load               (load             ) [ 0001000000]
bitcast_ln22               (bitcast          ) [ 0110110000]
mul                        (fmul             ) [ 0111001111]
sum_load                   (load             ) [ 0111000111]
specpipeline_ln21          (specpipeline     ) [ 0000000000]
specloopname_ln17          (specloopname     ) [ 0000000000]
sum_1                      (fadd             ) [ 0000000000]
store_ln20                 (store            ) [ 0000000000]
br_ln20                    (br               ) [ 0000000000]
sum_load_7                 (load             ) [ 0000000000]
write_ln0                  (write            ) [ 0000000000]
ret_ln0                    (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL13model_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13model_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="sum_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_ZL13model_weights_0_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13model_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13model_weights_0_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_r_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="j_6_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln20_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln20_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln20_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln20_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bitcast_ln22_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sum_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="5"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln20_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="8"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_load_7_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="5"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_7/6 "/>
</bind>
</comp>

<comp id="142" class="1005" name="sum_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="157" class="1005" name="icmp_ln20_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_ZL13model_weights_0_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13model_weights_0_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="input_r_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="1"/>
<pin id="168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_ZL13model_weights_0_load_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13model_weights_0_load "/>
</bind>
</comp>

<comp id="176" class="1005" name="input_r_load_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="181" class="1005" name="bitcast_ln22_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="186" class="1005" name="mul_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="191" class="1005" name="sum_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="124"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="137"><net_src comp="81" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="145"><net_src comp="40" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="44" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="160"><net_src comp="102" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="55" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="169"><net_src comp="68" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="174"><net_src comp="62" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="179"><net_src comp="75" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="184"><net_src comp="125" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="189"><net_src comp="85" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="194"><net_src comp="129" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: sum_out | {6 }
	Port: p_ZL13model_weights_0 | {}
 - Input state : 
	Port: snn_infer_Pipeline_VITIS_LOOP_20_2 : input_r | {1 2 }
	Port: snn_infer_Pipeline_VITIS_LOOP_20_2 : p_ZL13model_weights_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_6 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		zext_ln20 : 2
		p_ZL13model_weights_0_addr : 3
		p_ZL13model_weights_0_load : 4
		input_r_addr : 3
		input_r_load : 4
		store_ln20 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
		sum_1 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_81       |    0    |   168   |   434   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_85       |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln20_fu_108    |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln20_fu_102   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_48 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln20_fu_114   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   296   |   597   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       bitcast_ln22_reg_181       |   32   |
|         icmp_ln20_reg_157        |    1   |
|       input_r_addr_reg_166       |   10   |
|       input_r_load_reg_176       |   32   |
|             j_reg_150            |   10   |
|            mul_reg_186           |   32   |
|p_ZL13model_weights_0_addr_reg_161|   10   |
|p_ZL13model_weights_0_load_reg_171|   32   |
|         sum_load_reg_191         |   32   |
|            sum_reg_142           |   32   |
+----------------------------------+--------+
|               Total              |   223  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_81    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_85    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   296  |   597  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   519  |   633  |
+-----------+--------+--------+--------+--------+
