FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 28719.1.0 e662c5d222f9 */
/* bench 28719.1.1 adecf1ea7ead */
/* bench 28719.1.2 5aee691fa8e1 */
/* bench 28719.1.3 a0b3096e0235 */
/* bench 28719.1.4 9ec037261c81 */
/* bench 28719.1.5 bed9439b05ac */
 *  arch/arm/include/asm/cache.h
 */
#ifndef __ASMARM_CACHE_H
#define __ASMARM_CACHE_H

#define L1_CACHE_SHIFT		CONFIG_ARM_L1_CACHE_SHIFT
#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)

/*
 * Memory returned by kmalloc() may be used for DMA, so we must make
 * sure that all such allocations are cache aligned. Otherwise,
 * unrelated code may cause parts of the buffer to be read into the
 * cache before the transfer is done, causing old data to be seen by
 * the CPU.
 */
#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES

/*
 * With EABI on ARMv5 and above we must have 64-bit aligned slab pointers.
/* bench 8089.1.0 c53cf76d193b */
/* bench 8089.1.1 2e885f8ac489 */
/* bench 8089.1.2 1349f23f180a */
/* bench 8089.1.3 a91e3d28f51c */
/* bench 8089.1.4 cd3d6d9f90d2 */
/* bench 8089.1.5 75d54dbbbcbd */
/* bench 8089.1.6 1abe64a09abf */
/* bench 8089.1.7 3cb1d8b1d932 */
#endif

#define __read_mostly __section(".data..read_mostly")

#endif
