-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111100000000010110101111010", 
    1 => "10111110001101101001101110100011", 
    2 => "10111111111011011101000110001000", 
    3 => "00111111001111101001001011001000", 
    4 => "10111110011001010101101011100111", 
    5 => "10111110110001010000101000011000", 
    6 => "00111100110001111000000000011110", 
    7 => "00111100110111101011110010011110", 
    8 => "00111110100100001111100101100101", 
    9 => "10111111011011001100010110101001", 
    10 => "00111111100111011001100100111000", 
    11 => "10111111101000011100010000001001", 
    12 => "10111110100110011101001100011011", 
    13 => "10111110110111111100001011000000", 
    14 => "10111100110111010000000101111101", 
    15 => "00111101100001001001111000101101", 
    16 => "10111110101100110110010010100001", 
    17 => "10111111000000011111000110101010", 
    18 => "00111110101111001000011100101101", 
    19 => "00111111010011011001001100110110", 
    20 => "10111110101110001010000011011111", 
    21 => "10111101101110101001010011000010", 
    22 => "00111110100111001010000101101101", 
    23 => "00111101010101111011000011011101", 
    24 => "00111110000010100000001001110110", 
    25 => "10111110011111010100001100000101", 
    26 => "10111101001101011101101100011110", 
    27 => "10111110111111010010101111111110", 
    28 => "10111101110101011010010000110101", 
    29 => "00111110000000101011001101010011", 
    30 => "10111111100001100010001110000010", 
    31 => "00111110010001101010001010000111", 
    32 => "10111110011111101011110000010110", 
    33 => "10111110101000000011101011101101", 
    34 => "00111110001110111011010011010100", 
    35 => "10111110011001011000000001110111", 
    36 => "00111111000001110111100100110110", 
    37 => "00111110111001100111101100111110", 
    38 => "10111110111101111001100111110000", 
    39 => "10111111010110101010100000110010", 
    40 => "00111110110111111001011001111001", 
    41 => "10111110101111111001000010100011", 
    42 => "00111100001100100000110111110000", 
    43 => "00111110100010100001111011010011", 
    44 => "00111110000100001100010110100110", 
    45 => "00111110110011001100101011111101", 
    46 => "00111111010000110000001011010010", 
    47 => "00111111011001010010101010111011", 
    48 => "10111110100111111111110001110100", 
    49 => "10111111101001101100111010101101", 
    50 => "10111111010010110111011110000110", 
    51 => "10111111001111010000010100010011", 
    52 => "10111110100110011000110101011011", 
    53 => "10111101101010000001100001100100", 
    54 => "00111111000000111100000001011010", 
    55 => "00111110101110001111010110100010", 
    56 => "00111111010101101100010010010100", 
    57 => "10111101111000110100111100101011", 
    58 => "00111110010111100111100111111001", 
    59 => "10111110010111101010100100100010", 
    60 => "10111111001011101001010010011001", 
    61 => "00111101000111010011001001010111", 
    62 => "00111101101000010110010000100111", 
    63 => "10111110000000010101100010110001", 
    64 => "00111110101111000111011011110011", 
    65 => "00111110110101111010001010000010", 
    66 => "00111100001111011101010011010001", 
    67 => "10111110100001000100011100111000", 
    68 => "10111111000011011011110110000010", 
    69 => "10111111101100010001111001010010", 
    70 => "00111110000100101100010110001110", 
    71 => "00111111001110100111001111111110", 
    72 => "10111110100010010110111111010100", 
    73 => "10111110101011011010101010001100", 
    74 => "10111110001010010111001101111110", 
    75 => "00111101011010001010111100100110", 
    76 => "10111101001100110110000000111100", 
    77 => "10111110100110111111010100011001", 
    78 => "10111110110010001011111110101001", 
    79 => "10111111111000011011101010010010", 
    80 => "10111110110010010011101010011010", 
    81 => "10111111010001101010111101110100", 
    82 => "10111110001001101111111011011011", 
    83 => "10111101100000110010100000000111", 
    84 => "10111101000100011101101110110101", 
    85 => "00111110000111101101000011110111", 
    86 => "00111110000111001000111000010011", 
    87 => "10111101110101010001100111101111", 
    88 => "00111111010100010011000001100000", 
    89 => "10111111000000001000001101100111", 
    90 => "00111111101000101010101000110011", 
    91 => "01000000000111111010100111011011", 
    92 => "00111111001000111010011110010111", 
    93 => "00111110010011100110000110101000", 
    94 => "10111011100110111111101111000100", 
    95 => "10111110101011010111010000001110", 
    96 => "00111011011011100011001111011110", 
    97 => "10111110000011101010111101111100", 
    98 => "00111111000000000111110010100000", 
    99 => "00111111111110110111010010011110" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

