Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 30 11:59:21 2021
| Host         : DK-C-KBN-RUFT-1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gcd_top_timing_summary_routed.rpt -pb gcd_top_timing_summary_routed.pb -rpx gcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (224)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (224)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u2/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.404        0.000                      0                   87        0.190        0.000                      0                   87        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.404        0.000                      0                   87        0.190        0.000                      0                   87        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.400ns (42.575%)  route 3.237ns (57.425%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.478     5.800 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=44, routed)          1.066     6.866    u1/db_req
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.295     7.161 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.161    u1/minusOp_carry_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.693 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.693    u1/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  u1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.807    u1/minusOp_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.921 r  u1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u1/minusOp_carry__1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.234 f  u1/minusOp_carry__2/O[3]
                         net (fo=1, routed)           1.099     9.333    u1/q_next[15]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.306     9.639 r  u1/FSM_sequential_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.620    10.259    u1/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.383 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    10.835    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.124    10.959 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.959    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.077    15.363    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.426ns (42.838%)  route 3.237ns (57.162%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.478     5.800 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=44, routed)          1.066     6.866    u1/db_req
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.295     7.161 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.161    u1/minusOp_carry_i_4_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.693 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.693    u1/minusOp_carry_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  u1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.807    u1/minusOp_carry__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.921 r  u1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.921    u1/minusOp_carry__1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.234 f  u1/minusOp_carry__2/O[3]
                         net (fo=1, routed)           1.099     9.333    u1/q_next[15]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.306     9.639 r  u1/FSM_sequential_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.620    10.259    u1/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.383 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    10.835    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.150    10.985 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.985    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y86          FDCE (Setup_fdce_C_D)        0.118    15.404    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.868ns (63.876%)  route 1.056ns (36.124%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.246 r  u1/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.246    u1/q_reg_reg[16]_i_1_n_6
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.601    15.024    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[17]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.062    15.326    u1/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.847ns (63.615%)  route 1.056ns (36.385%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.225 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.225    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.601    15.024    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.062    15.326    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.773ns (62.663%)  route 1.056ns (37.337%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.151 r  u1/q_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.151    u1/q_reg_reg[16]_i_1_n_5
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.601    15.024    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[18]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.062    15.326    u1/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 1.757ns (62.451%)  route 1.056ns (37.549%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  u1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    u1/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.135 r  u1/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.135    u1/q_reg_reg[16]_i_1_n_7
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.601    15.024    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[16]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.062    15.326    u1/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.754ns (62.411%)  route 1.056ns (37.589%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.132 r  u1/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.132    u1/q_reg_reg[12]_i_1_n_6
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[13]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.062    15.325    u1/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  7.193    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 1.733ns (62.128%)  route 1.056ns (37.872%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.111 r  u1/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.111    u1/q_reg_reg[12]_i_1_n_4
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[15]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.062    15.325    u1/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.659ns (61.096%)  route 1.056ns (38.904%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.037 r  u1/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.037    u1/q_reg_reg[12]_i_1_n_5
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[14]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.062    15.325    u1/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 1.643ns (60.865%)  route 1.056ns (39.135%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  u1/sw_reg2_reg/Q
                         net (fo=43, routed)          1.056     6.896    u1/sw_reg2
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.124     7.020 r  u1/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     7.020    u1/q_reg[0]_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.570 r  u1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    u1/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  u1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    u1/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  u1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    u1/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.021 r  u1/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.021    u1/q_reg_reg[12]_i_1_n_7
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/q_reg_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.062    15.325    u1/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    u2/CLK
    SLICE_X3Y88          FDRE                                         r  u2/reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u2/reg_a_reg[4]/Q
                         net (fo=8, routed)           0.146     1.809    u2/reg_a[4]
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.875     2.040    u2/CLK
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[4]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.084     1.618    u2/C_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.048%)  route 0.146ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    u2/CLK
    SLICE_X3Y88          FDRE                                         r  u2/reg_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u2/reg_a_reg[3]/Q
                         net (fo=8, routed)           0.146     1.809    u2/reg_a[3]
    SLICE_X2Y87          FDRE                                         r  u2/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.873     2.038    u2/CLK
    SLICE_X2Y87          FDRE                                         r  u2/C_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.052     1.587    u2/C_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u1/sw_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sw_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.599     1.518    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u1/sw_reg1_reg/Q
                         net (fo=1, routed)           0.170     1.853    u1/sw_reg1
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/sw_reg2_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.063     1.581    u1/sw_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.603     1.522    u2/CLK
    SLICE_X3Y90          FDRE                                         r  u2/reg_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u2/reg_a_reg[15]/Q
                         net (fo=7, routed)           0.231     1.894    u2/reg_a[15]
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.875     2.040    u2/CLK
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[15]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.083     1.620    u2/C_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.599     1.518    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.211     1.893    u1/state_reg[0]
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.043     1.936 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.131     1.649    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.599     1.518    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.211     1.893    u1/state_reg[0]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.938 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    u1/CLK
    SLICE_X6Y86          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.120     1.638    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.397%)  route 0.269ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    u2/CLK
    SLICE_X3Y88          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u2/reg_a_reg[1]/Q
                         net (fo=8, routed)           0.269     1.931    u2/reg_a[1]
    SLICE_X2Y90          FDRE                                         r  u2/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.876     2.041    u2/CLK
    SLICE_X2Y90          FDRE                                         r  u2/C_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.090     1.628    u2/C_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    u2/CLK
    SLICE_X1Y89          FDRE                                         r  u2/reg_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u2/reg_a_reg[14]/Q
                         net (fo=8, routed)           0.278     1.941    u2/reg_a[14]
    SLICE_X2Y89          FDRE                                         r  u2/C_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.875     2.040    u2/CLK
    SLICE_X2Y89          FDRE                                         r  u2/C_reg[14]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.089     1.626    u2/C_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u2/reg_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/C_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.608%)  route 0.279ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    u2/CLK
    SLICE_X1Y89          FDRE                                         r  u2/reg_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u2/reg_a_reg[12]/Q
                         net (fo=8, routed)           0.279     1.941    u2/reg_a[12]
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.875     2.040    u2/CLK
    SLICE_X2Y88          FDRE                                         r  u2/C_reg[12]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.089     1.626    u2/C_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.601     1.520    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u1/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.833    u1/q_reg_reg[19]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.045     1.878 r  u1/q_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.878    u1/q_reg[16]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.872     2.037    u1/CLK
    SLICE_X4Y89          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     u1/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     u1/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     u1/q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     u1/q_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     u1/q_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     u2/C_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     u2/C_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     u2/C_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     u2/C_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     u2/C_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     u2/C_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     u2/reg_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     u2/reg_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     u2/reg_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     u2/reg_a_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     u1/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     u1/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     u1/q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     u1/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/q_reg_reg[14]/C



