// Seed: 3799628770
module module_0 (
    output wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6
);
  integer ["" : -1] id_8;
  ;
  wire id_9;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    output supply1 id_13,
    output wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri0 id_18,
    input supply1 id_19,
    output logic id_20,
    output supply0 id_21,
    input supply1 id_22,
    output tri0 id_23,
    input wire id_24,
    output wire id_25
);
  always id_20 <= #1 id_12;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_25,
      id_9,
      id_11,
      id_14,
      id_24
  );
  assign modCall_1.id_5 = 0;
endmodule
