

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Mon Mar 27 10:48:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5914|     5914|  59.140 us|  59.140 us|  5915|  5915|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pad_img = alloca i64 1" [cnn.cc:106]   --->   Operation 19 'alloca' 'pad_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pad_img1 = alloca i64 1" [cnn.cc:117]   --->   Operation 20 'alloca' 'pad_img1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pad_img2 = alloca i64 1" [cnn.cc:118]   --->   Operation 21 'alloca' 'pad_img2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pad_img3 = alloca i64 1" [cnn.cc:119]   --->   Operation 22 'alloca' 'pad_img3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pad_img4 = alloca i64 1" [cnn.cc:120]   --->   Operation 23 'alloca' 'pad_img4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pad_img5 = alloca i64 1" [cnn.cc:121]   --->   Operation 24 'alloca' 'pad_img5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pad_img6 = alloca i64 1" [cnn.cc:122]   --->   Operation 25 'alloca' 'pad_img6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pad_img7 = alloca i64 1" [cnn.cc:123]   --->   Operation 26 'alloca' 'pad_img7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_buf_0 = alloca i64 1" [cnn.cc:125]   --->   Operation 27 'alloca' 'weight_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buf_1 = alloca i64 1" [cnn.cc:126]   --->   Operation 28 'alloca' 'weight_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buf_2 = alloca i64 1" [cnn.cc:127]   --->   Operation 29 'alloca' 'weight_buf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_buf_3 = alloca i64 1" [cnn.cc:128]   --->   Operation 30 'alloca' 'weight_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weight_buf_4 = alloca i64 1" [cnn.cc:129]   --->   Operation 31 'alloca' 'weight_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_buf_5 = alloca i64 1" [cnn.cc:130]   --->   Operation 32 'alloca' 'weight_buf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weight_buf_6 = alloca i64 1" [cnn.cc:131]   --->   Operation 33 'alloca' 'weight_buf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_buf_7 = alloca i64 1" [cnn.cc:132]   --->   Operation 34 'alloca' 'weight_buf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i32 %pad_img, i32 %img_in"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_3, i32 %weight_buf_0, i32 %weight_buf"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i32 %pad_img, i32 %img_in"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_3, i32 %weight_buf_0, i32 %weight_buf"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_4, i32 %weight_buf_1, i32 %weight_buf"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_4, i32 %weight_buf_1, i32 %weight_buf"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_5, i32 %weight_buf_2, i32 %weight_buf"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_5, i32 %weight_buf_2, i32 %weight_buf"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_6, i32 %weight_buf_3, i32 %weight_buf"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_6, i32 %weight_buf_3, i32 %weight_buf"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_7, i32 %weight_buf_4, i32 %weight_buf"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_7, i32 %weight_buf_4, i32 %weight_buf"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_8, i32 %weight_buf_5, i32 %weight_buf"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_8, i32 %weight_buf_5, i32 %weight_buf"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_9, i32 %weight_buf_6, i32 %weight_buf"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%biases_buf_addr = getelementptr i32 %biases_buf, i64 0, i64 0" [cnn.cc:169]   --->   Operation 52 'getelementptr' 'biases_buf_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [2/2] (2.15ns)   --->   "%biases_buf_load = load i3 %biases_buf_addr" [cnn.cc:169]   --->   Operation 53 'load' 'biases_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%biases_buf_addr_1 = getelementptr i32 %biases_buf, i64 0, i64 1" [cnn.cc:170]   --->   Operation 54 'getelementptr' 'biases_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (2.15ns)   --->   "%biases_buf_load_1 = load i3 %biases_buf_addr_1" [cnn.cc:170]   --->   Operation 55 'load' 'biases_buf_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_9, i32 %weight_buf_6, i32 %weight_buf"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 57 [1/2] (2.15ns)   --->   "%biases_buf_load = load i3 %biases_buf_addr" [cnn.cc:169]   --->   Operation 57 'load' 'biases_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 58 [1/2] (2.15ns)   --->   "%biases_buf_load_1 = load i3 %biases_buf_addr_1" [cnn.cc:170]   --->   Operation 58 'load' 'biases_buf_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%biases_buf_addr_2 = getelementptr i32 %biases_buf, i64 0, i64 2" [cnn.cc:171]   --->   Operation 59 'getelementptr' 'biases_buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [2/2] (2.15ns)   --->   "%biases_buf_load_2 = load i3 %biases_buf_addr_2" [cnn.cc:171]   --->   Operation 60 'load' 'biases_buf_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%biases_buf_addr_3 = getelementptr i32 %biases_buf, i64 0, i64 3" [cnn.cc:172]   --->   Operation 61 'getelementptr' 'biases_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [2/2] (2.15ns)   --->   "%biases_buf_load_3 = load i3 %biases_buf_addr_3" [cnn.cc:172]   --->   Operation 62 'load' 'biases_buf_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_10, i32 %weight_buf_7, i32 %weight_buf"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 64 [1/2] (2.15ns)   --->   "%biases_buf_load_2 = load i3 %biases_buf_addr_2" [cnn.cc:171]   --->   Operation 64 'load' 'biases_buf_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 65 [1/2] (2.15ns)   --->   "%biases_buf_load_3 = load i3 %biases_buf_addr_3" [cnn.cc:172]   --->   Operation 65 'load' 'biases_buf_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%biases_buf_addr_4 = getelementptr i32 %biases_buf, i64 0, i64 4" [cnn.cc:173]   --->   Operation 66 'getelementptr' 'biases_buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [2/2] (2.15ns)   --->   "%biases_buf_load_4 = load i3 %biases_buf_addr_4" [cnn.cc:173]   --->   Operation 67 'load' 'biases_buf_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%biases_buf_addr_5 = getelementptr i32 %biases_buf, i64 0, i64 5" [cnn.cc:174]   --->   Operation 68 'getelementptr' 'biases_buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [2/2] (2.15ns)   --->   "%biases_buf_load_5 = load i3 %biases_buf_addr_5" [cnn.cc:174]   --->   Operation 69 'load' 'biases_buf_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_10, i32 %weight_buf_7, i32 %weight_buf"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 71 [1/2] (2.15ns)   --->   "%biases_buf_load_4 = load i3 %biases_buf_addr_4" [cnn.cc:173]   --->   Operation 71 'load' 'biases_buf_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 72 [1/2] (2.15ns)   --->   "%biases_buf_load_5 = load i3 %biases_buf_addr_5" [cnn.cc:174]   --->   Operation 72 'load' 'biases_buf_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%biases_buf_addr_6 = getelementptr i32 %biases_buf, i64 0, i64 6" [cnn.cc:175]   --->   Operation 73 'getelementptr' 'biases_buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [2/2] (2.15ns)   --->   "%biases_buf_load_6 = load i3 %biases_buf_addr_6" [cnn.cc:175]   --->   Operation 74 'load' 'biases_buf_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%biases_buf_addr_7 = getelementptr i32 %biases_buf, i64 0, i64 7" [cnn.cc:176]   --->   Operation 75 'getelementptr' 'biases_buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [2/2] (2.15ns)   --->   "%biases_buf_load_7 = load i3 %biases_buf_addr_7" [cnn.cc:176]   --->   Operation 76 'load' 'biases_buf_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%biases_buf_0 = bitcast i32 %biases_buf_load" [cnn.cc:169]   --->   Operation 77 'bitcast' 'biases_buf_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%biases_buf_1 = bitcast i32 %biases_buf_load_1" [cnn.cc:170]   --->   Operation 78 'bitcast' 'biases_buf_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%biases_buf_2 = bitcast i32 %biases_buf_load_2" [cnn.cc:171]   --->   Operation 79 'bitcast' 'biases_buf_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%biases_buf_3 = bitcast i32 %biases_buf_load_3" [cnn.cc:172]   --->   Operation 80 'bitcast' 'biases_buf_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%biases_buf_4 = bitcast i32 %biases_buf_load_4" [cnn.cc:173]   --->   Operation 81 'bitcast' 'biases_buf_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%biases_buf_5 = bitcast i32 %biases_buf_load_5" [cnn.cc:174]   --->   Operation 82 'bitcast' 'biases_buf_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/2] (2.15ns)   --->   "%biases_buf_load_6 = load i3 %biases_buf_addr_6" [cnn.cc:175]   --->   Operation 83 'load' 'biases_buf_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%biases_buf_6 = bitcast i32 %biases_buf_load_6" [cnn.cc:175]   --->   Operation 84 'bitcast' 'biases_buf_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/2] (2.15ns)   --->   "%biases_buf_load_7 = load i3 %biases_buf_addr_7" [cnn.cc:176]   --->   Operation 85 'load' 'biases_buf_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%biases_buf_7 = bitcast i32 %biases_buf_load_7" [cnn.cc:176]   --->   Operation 86 'bitcast' 'biases_buf_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln179 = call void @dataflow_section, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0, i32 %biases_buf_1, i32 %biases_buf_2, i32 %biases_buf_3, i32 %biases_buf_4, i32 %biases_buf_5, i32 %biases_buf_6, i32 %biases_buf_7, i32 %prediction, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9, i32 %dense_biases" [cnn.cc:179]   --->   Operation 87 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln96 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [cnn.cc:96]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prediction"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_buf"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %biases_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %biases_buf"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln179 = call void @dataflow_section, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0, i32 %biases_buf_1, i32 %biases_buf_2, i32 %biases_buf_3, i32 %biases_buf_4, i32 %biases_buf_5, i32 %biases_buf_6, i32 %biases_buf_7, i32 %prediction, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9, i32 %dense_biases" [cnn.cc:179]   --->   Operation 97 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln188 = ret" [cnn.cc:188]   --->   Operation 98 'ret' 'ret_ln188' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('biases_buf_addr', cnn.cc:169) [121]  (0 ns)
	'load' operation ('biases_buf_load', cnn.cc:169) on array 'biases_buf' [122]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'load' operation ('biases_buf_load', cnn.cc:169) on array 'biases_buf' [122]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'load' operation ('biases_buf_load_2', cnn.cc:171) on array 'biases_buf' [128]  (2.15 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'load' operation ('biases_buf_load_4', cnn.cc:173) on array 'biases_buf' [134]  (2.15 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'load' operation ('biases_buf_load_6', cnn.cc:175) on array 'biases_buf' [140]  (2.15 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
