{"name":"Corey Waxman","tagline":"Doctoral Student, Hara Lab, Tokyo Institute of Technology","body":"### Research\r\nMy research interests are reconfigurable computing, FPGAs, and Electronic Design Automation (EDA).  In particular, I am currently focusing on languages for digital hardware design.\r\n\r\n### Education\r\n* Doctoral student, Information & Communications Engineering, Tokyo Institute of Technology (expected 2022)\r\n* MSE, Electrical Engineering, University of Pennsylvania (2011)\r\n* BS, Computer Engineering, Binghamton University (2007)\r\n\r\n### Employment\r\n* Jan 2020 - Mar 2020 | Fixstars Corporation | Software Development Engineer (part-time)\r\n* Oct 2019 - Nov 2019 | Fixstars Corporation | Software Development Intern\r\n* Feb 2017 - Sep 2018 | Synopsys, Inc. | R&D Engineer\r\n* Jun 2013 - Jun 2016 | Israel Defense Forces | Electronics Engineer \r\n* Jan 2013 - Jun 2013 | Cigol Digital Systems | Verification Engineer\r\n* Sep 2007 - Sep 2009 | Lockheed Martin IS&GS | Integration / Test Engineer\r\n* Jun 2007 - Aug 2007 | Air Force Research Laboratory (AFRL) | Student Contractor\r\n* Apr 2003 - May 2007 | Binghamton University Enginet | Control Room Operator\r\n\r\n### Publications\r\n* Saugata Ghose, Latoya Gilgeous, Polina Dudnik, Aneesh Aggarwal, Corey Waxman.  _Architectural Support for Low Overhead Detection of Memory Violations_. Design, Automation, and Test in Europe (DATE) 2009.","note":"Don't delete this file! It's used internally to help with page regeneration."}