# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

# Complementary output, break and repetition features.

TIMER0:
  CTL1:
    ISO0N:
      Low: [0, "CHn_ON=0 when POEN=0"]
      High: [1, "CHn_ON=1 when POEN=0"]
    ISO0:
      Low: [0, "CHn_O=0 (after a dead-time if CHn_ON is implemented) when POEN=0"]
      High: [1, "CHn_O=1 (after a dead-time if CHn_ON is implemented) when POEN=0"]
    CCUC:
      Default: [0, "Capture/compare are updated only by setting the CMTG bit"]
      WithRisingEdge:
        [
          1,
          "Capture/compare are updated by setting the CMTG bit or when an rising edge occurs on TRGI",
        ]
    CCSE:
      NotPreloaded: [0, "The shadow registers for CHxEN, CHxNEN and CHxCOMCTL bits are disabled"]
      Preloaded: [1, "The shadow registers for CHxEN, CHxNEN and CHxCOMCTL bits are enabled"]
  DMAINTEN:
    CMTIE:
      Disabled: [0, "Commutation interrupt disabled"]
      Enabled: [1, "Commutation interrupt enabled"]
    BRKIE:
      Disabled: [0, "Break interrupt disabled"]
      Enabled: [1, "Break interrupt enabled"]
  INTF:
    CMTIF:
      Clear: [0, "No channel commutation event occured"]
      Commutation: [1, "Channel commutation event occurred"]
    BRKIF:
      Clear: [0, "No active level break detected"]
      Break: [1, "Active level detected"]
  SWEVG:
    CMTG:
      Update:
        [
          1,
          "Generate a channel commutation event, updating capture/compare control registers based on the value of CCSE",
        ]
    BRKG:
      Break: [1, "Generate a break event"]
  CCHP:
    POEN:
      Disabled: [0, "Channel outputs are disabled"]
      Enabled: [1, "Channel outputs are enabled"]
    OAEN:
      Manual: [0, "POEN cannot be set by hardware"]
      Automatic: [1, "POEN can be set by hardware automatically at the next update event"]
    BRKP:
      Inverted: [0, "BRKIN is active low"]
      NotInverted: [1, "BRKIN is active high"]
    BRKEN:
      Disabled: [0, "Break inputs disabled"]
      Enabled: [1, "Break inputs enabled"]
    ROS:
      Disabled: [0, "When POEN is set, the channel output signals are disabled"]
      Enabled: [1, "When POEN is set, the channel output signals are enabled"]
    IOS:
      Disabled: [0, "When POEN is reset, the channel output signals are disabled"]
      Enabled: [1, "When POEN is reset, the channel output signals are enabled"]
    PROT:
      Disabled: [0, "Write protection disabled"]
      Mode0: [1, "Protection mode 0"]
      Mode1: [2, "Protection mode 1"]
      Mode2: [3, "Protection mode 2"]

"TIMER0,TIMER15":
  CREP:
    CREP: [0, 0xFF]
  CHCTL2:
    "CH?NEN":
      _derivedFrom: "TIMER0.CHCTL2.CH0EN.CH0EN"
  CCHP:
    DTCFG: [0, 0xFF]

"TIMER0,TIMER14":
  CTL1:
    ISO1:
      _derivedFrom: "TIMER0.CTL1.ISO0.ISO0"
