5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel5.4.vcd -o mbit_sel5.4.cdd -v mbit_sel5.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel5.4.v 1 17 1
1 b 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 40 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 33 50 0 0 0 0 0 0 0
3 0 foo "main.f0" mbit_sel5.4.v 20 29 1
2 1 27 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 2 27 f0011 0 1 400 0 0 bar
2 3 27 f0015 1 36 6 1 2
1 incr 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 33 0
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 c 0 80000 1 0 3 0 4 33 1
1 bar 27 3000f 1 0 0 0 1 33 2
4 3 f 3 3
3 0 foo "main.f1" mbit_sel5.4.v 20 29 1
2 4 27 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 5 27 f0011 0 1 400 0 0 bar
2 6 27 f0015 1 36 6 4 5
1 incr 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 33 10
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 c 0 80000 1 0 3 0 4 33 4
1 bar 27 3000f 1 0 1 0 2 33 a
4 6 f 6 6
3 0 foo "main.f2" mbit_sel5.4.v 20 29 1
2 7 27 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 8 27 f0011 0 1 400 0 0 bar
2 9 27 f0015 1 36 6 7 8
1 incr 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 33 40
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 c 0 80000 1 0 3 0 4 33 10
1 bar 27 3000f 1 0 3 0 4 33 aa
4 9 f 9 9
3 0 foo "main.f3" mbit_sel5.4.v 20 29 1
2 10 27 150015 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 11 27 f0011 0 1 400 0 0 bar
2 12 27 f0015 1 36 6 10 11
1 incr 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 33 50
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 c 0 80000 1 0 3 0 4 33 40
1 bar 27 3000f 1 0 7 0 8 33 aa aa
4 12 f 12 12
3 1 main.$u0 "main.$u0" mbit_sel5.4.v 0 15 1
