[INF:CM0023] Creating log file ../../build/tests/DynArrayKind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<69> s<68> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<66> c<1> s<16> l<1:1> el<1:12>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:4> el<2:7>
n<> u<5> t<Data_type> p<10> c<4> s<9> l<2:4> el<2:7>
n<dynamic> u<6> t<StringConst> p<8> s<7> l<2:8> el<2:15>
n<> u<7> t<Unsized_dimension> p<8> l<2:16> el<2:18>
n<> u<8> t<Variable_decl_assignment> p<9> c<6> l<2:8> el<2:18>
n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:8> el<2:18>
n<> u<10> t<Variable_declaration> p<11> c<5> l<2:4> el<2:19>
n<> u<11> t<Data_declaration> p<12> c<10> l<2:4> el<2:19>
n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:4> el<2:19>
n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:4> el<2:19>
n<> u<14> t<Module_common_item> p<15> c<13> l<2:4> el<2:19>
n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:4> el<2:19>
n<> u<16> t<Non_port_module_item> p<66> c<15> s<32> l<2:4> el<2:19>
n<> u<17> t<IntegerAtomType_Int> p<18> l<3:4> el<3:7>
n<> u<18> t<Data_type> p<26> c<17> s<25> l<3:4> el<3:7>
n<assoc> u<19> t<StringConst> p<24> s<23> l<3:8> el<3:13>
n<> u<20> t<IntegerAtomType_Int> p<21> l<3:15> el<3:18>
n<> u<21> t<Data_type> p<22> c<20> l<3:15> el<3:18>
n<> u<22> t<Associative_dimension> p<23> c<21> l<3:14> el<3:19>
n<> u<23> t<Variable_dimension> p<24> c<22> l<3:14> el<3:19>
n<> u<24> t<Variable_decl_assignment> p<25> c<19> l<3:8> el<3:19>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<3:8> el<3:19>
n<> u<26> t<Variable_declaration> p<27> c<18> l<3:4> el<3:20>
n<> u<27> t<Data_declaration> p<28> c<26> l<3:4> el<3:20>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:4> el<3:20>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:4> el<3:20>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:4> el<3:20>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:4> el<3:20>
n<> u<32> t<Non_port_module_item> p<66> c<31> s<48> l<3:4> el<3:20>
n<> u<33> t<IntegerAtomType_Int> p<34> l<4:4> el<4:7>
n<> u<34> t<Data_type> p<42> c<33> s<41> l<4:4> el<4:7>
n<assoc_string> u<35> t<StringConst> p<40> s<39> l<4:8> el<4:20>
n<> u<36> t<String_type> p<37> l<4:22> el<4:28>
n<> u<37> t<Data_type> p<38> c<36> l<4:22> el<4:28>
n<> u<38> t<Associative_dimension> p<39> c<37> l<4:21> el<4:29>
n<> u<39> t<Variable_dimension> p<40> c<38> l<4:21> el<4:29>
n<> u<40> t<Variable_decl_assignment> p<41> c<35> l<4:8> el<4:29>
n<> u<41> t<List_of_variable_decl_assignments> p<42> c<40> l<4:8> el<4:29>
n<> u<42> t<Variable_declaration> p<43> c<34> l<4:4> el<4:30>
n<> u<43> t<Data_declaration> p<44> c<42> l<4:4> el<4:30>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<4:4> el<4:30>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<4:4> el<4:30>
n<> u<46> t<Module_common_item> p<47> c<45> l<4:4> el<4:30>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<4:4> el<4:30>
n<> u<48> t<Non_port_module_item> p<66> c<47> s<65> l<4:4> el<4:30>
n<> u<49> t<IntegerAtomType_Int> p<50> l<5:4> el<5:7>
n<> u<50> t<Data_type> p<59> c<49> s<58> l<5:4> el<5:7>
n<queue> u<51> t<StringConst> p<57> s<56> l<5:8> el<5:13>
n<> u<52> t<Dollar_keyword> p<53> l<5:15> el<5:16>
n<> u<53> t<Constant_primary> p<54> c<52> l<5:15> el<5:16>
n<> u<54> t<Constant_expression> p<55> c<53> l<5:15> el<5:16>
n<> u<55> t<Unpacked_dimension> p<56> c<54> l<5:14> el<5:17>
n<> u<56> t<Variable_dimension> p<57> c<55> l<5:14> el<5:17>
n<> u<57> t<Variable_decl_assignment> p<58> c<51> l<5:8> el<5:17>
n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<5:8> el<5:17>
n<> u<59> t<Variable_declaration> p<60> c<50> l<5:4> el<5:18>
n<> u<60> t<Data_declaration> p<61> c<59> l<5:4> el<5:18>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<5:4> el<5:18>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<5:4> el<5:18>
n<> u<63> t<Module_common_item> p<64> c<62> l<5:4> el<5:18>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<5:4> el<5:18>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<5:4> el<5:18>
n<> u<66> t<Module_declaration> p<67> c<3> l<1:1> el<6:10>
n<> u<67> t<Description> p<68> c<66> l<1:1> el<6:10>
n<> u<68> t<Source_text> p<69> c<67> l<1:1> el<6:10>
n<> u<69> t<Top_level_rule> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/DynArrayKind/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/DynArrayKind/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/DynArrayKind/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.dynamic), line:2:8, parent:work@top
    |vpiName:dynamic
    |vpiFullName:work@top.dynamic
  |vpiNet:
  \_logic_net: (work@top.assoc), line:3:8, parent:work@top
    |vpiName:assoc
    |vpiFullName:work@top.assoc
  |vpiNet:
  \_logic_net: (work@top.assoc_string), line:4:8, parent:work@top
    |vpiName:assoc_string
    |vpiFullName:work@top.assoc_string
  |vpiNet:
  \_logic_net: (work@top.queue), line:5:8, parent:work@top
    |vpiName:queue
    |vpiFullName:work@top.queue
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.dynamic), line:2:8, endln:2:15, parent:work@top
    |vpiArrayType:2
    |vpiName:dynamic
    |vpiFullName:work@top.dynamic
    |vpiAutomatic:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiSize:1
    |vpiReg:
    \_int_var: (work@top.dynamic), parent:work@top.dynamic
      |vpiFullName:work@top.dynamic
  |vpiVariables:
  \_array_var: (work@top.assoc), line:3:8, endln:3:13, parent:work@top
    |vpiArrayType:3
    |vpiName:assoc
    |vpiFullName:work@top.assoc
    |vpiAutomatic:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiSize:1
    |vpiReg:
    \_int_var: (work@top.assoc), parent:work@top.assoc
      |vpiFullName:work@top.assoc
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:18
  |vpiVariables:
  \_array_var: (work@top.assoc_string), line:4:8, endln:4:20, parent:work@top
    |vpiArrayType:3
    |vpiName:assoc_string
    |vpiFullName:work@top.assoc_string
    |vpiAutomatic:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiSize:1
    |vpiReg:
    \_int_var: (work@top.assoc_string), parent:work@top.assoc_string
      |vpiFullName:work@top.assoc_string
    |vpiTypespec:
    \_string_typespec: , line:4:22, endln:4:28
  |vpiVariables:
  \_array_var: (work@top.queue), line:5:8, endln:5:13, parent:work@top
    |vpiArrayType:4
    |vpiName:queue
    |vpiFullName:work@top.queue
    |vpiAutomatic:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiSize:1
    |vpiReg:
    \_int_var: (work@top.queue), parent:work@top.queue
      |vpiFullName:work@top.queue
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

