#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027c2d10 .scope module, "Johnson_testbench" "Johnson_testbench" 2 3;
 .timescale 0 0;
P_027d3e58 .param/l "CLOCK_PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
v027fcc60_0 .var "clk", 0 0;
v027fc5d8_0 .net "outBus", 3 0, L_027fc630;  1 drivers
v027fccb8_0 .var "rst", 0 0;
S_027c2f20 .scope module, "dut" "Johnson" 2 12, 3 3 0, S_027c2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 4 "outBus"
L_027fb808 .functor NOT 1, L_027fc9a0, C4<0>, C4<0>, C4<0>;
v027fcf20_0 .net *"_s16", 0 0, L_027fc9a0;  1 drivers
v027fc898_0 .net *"_s17", 0 0, L_027fb808;  1 drivers
v027fc840_0 .net *"_s22", 0 0, L_027fc9f8;  1 drivers
v027fc790_0 .net *"_s26", 0 0, L_027fca50;  1 drivers
v027fc478_0 .net *"_s31", 0 0, L_027fcb00;  1 drivers
v027fcd68_0 .net "clk", 0 0, v027fcc60_0;  1 drivers
v027fc580_0 .net "link", 3 0, L_027fc4d0;  1 drivers
v027fcdc0_0 .net "outBus", 3 0, L_027fc630;  alias, 1 drivers
v027fc8f0_0 .net "rst", 0 0, v027fccb8_0;  1 drivers
L_027fcb58 .part L_027fc4d0, 0, 1;
L_027fcc08 .part L_027fc4d0, 1, 1;
L_027fcaa8 .part L_027fc4d0, 2, 1;
L_027fc630 .concat8 [ 1 1 1 1], v008eb4c0_0, v008eb780_0, v008eb410_0, v008eb7d8_0;
L_027fc948 .part L_027fc4d0, 3, 1;
L_027fc9a0 .part L_027fc630, 3, 1;
L_027fc9f8 .part L_027fc630, 0, 1;
L_027fca50 .part L_027fc630, 1, 1;
L_027fc4d0 .concat8 [ 1 1 1 1], L_027fb808, L_027fc9f8, L_027fca50, L_027fcb00;
L_027fcb00 .part L_027fc630, 2, 1;
S_027c2ff0 .scope generate, "eachDFF[0]" "eachDFF[0]" 3 19, 3 19 0, S_027c2f20;
 .timescale 0 0;
P_027d3cc8 .param/l "i" 0 3 19, +C4<00>;
S_027d3358 .scope module, "otherDFF" "DFlipFlop" 3 20, 4 22 0, S_027c2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027fb6e8 .functor NOT 1, v008eb4c0_0, C4<0>, C4<0>, C4<0>;
v008eb620_0 .net "D", 0 0, L_027fcb58;  1 drivers
v008eb200_0 .net "clk", 0 0, v027fcc60_0;  alias, 1 drivers
v008eb4c0_0 .var "q", 0 0;
v008eb2b0_0 .net "qBar", 0 0, L_027fb6e8;  1 drivers
v008eb518_0 .net "rst", 0 0, v027fccb8_0;  alias, 1 drivers
E_027d3f48/0 .event negedge, v008eb518_0;
E_027d3f48/1 .event posedge, v008eb200_0;
E_027d3f48 .event/or E_027d3f48/0, E_027d3f48/1;
S_027d3428 .scope generate, "eachDFF[1]" "eachDFF[1]" 3 19, 3 19 0, S_027c2f20;
 .timescale 0 0;
P_027d3d90 .param/l "i" 0 3 19, +C4<01>;
S_008e4f48 .scope module, "otherDFF" "DFlipFlop" 3 20, 4 22 0, S_027d3428;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027fb7c0 .functor NOT 1, v008eb780_0, C4<0>, C4<0>, C4<0>;
v008eb308_0 .net "D", 0 0, L_027fcc08;  1 drivers
v008eb830_0 .net "clk", 0 0, v027fcc60_0;  alias, 1 drivers
v008eb780_0 .var "q", 0 0;
v008eb888_0 .net "qBar", 0 0, L_027fb7c0;  1 drivers
v008eb3b8_0 .net "rst", 0 0, v027fccb8_0;  alias, 1 drivers
S_008e5018 .scope generate, "eachDFF[2]" "eachDFF[2]" 3 19, 3 19 0, S_027c2f20;
 .timescale 0 0;
P_027faff8 .param/l "i" 0 3 19, +C4<010>;
S_008e3a10 .scope module, "otherDFF" "DFlipFlop" 3 20, 4 22 0, S_008e5018;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027fb898 .functor NOT 1, v008eb410_0, C4<0>, C4<0>, C4<0>;
v008eb678_0 .net "D", 0 0, L_027fcaa8;  1 drivers
v008eb570_0 .net "clk", 0 0, v027fcc60_0;  alias, 1 drivers
v008eb410_0 .var "q", 0 0;
v008eb150_0 .net "qBar", 0 0, L_027fb898;  1 drivers
v008eb5c8_0 .net "rst", 0 0, v027fccb8_0;  alias, 1 drivers
S_008e3ae0 .scope generate, "eachDFF[3]" "eachDFF[3]" 3 19, 3 19 0, S_027c2f20;
 .timescale 0 0;
P_027fb070 .param/l "i" 0 3 19, +C4<011>;
S_027d1520 .scope module, "otherDFF" "DFlipFlop" 3 20, 4 22 0, S_008e3ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027fbbf8 .functor NOT 1, v008eb7d8_0, C4<0>, C4<0>, C4<0>;
v008eb6d0_0 .net "D", 0 0, L_027fc948;  1 drivers
v008eb728_0 .net "clk", 0 0, v027fcc60_0;  alias, 1 drivers
v008eb7d8_0 .var "q", 0 0;
v027fc528_0 .net "qBar", 0 0, L_027fbbf8;  1 drivers
v027fc7e8_0 .net "rst", 0 0, v027fccb8_0;  alias, 1 drivers
    .scope S_027d3358;
T_0 ;
    %wait E_027d3f48;
    %load/vec4 v008eb518_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008eb4c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v008eb620_0;
    %store/vec4 v008eb4c0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_008e4f48;
T_1 ;
    %wait E_027d3f48;
    %load/vec4 v008eb3b8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008eb780_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v008eb308_0;
    %store/vec4 v008eb780_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008e3a10;
T_2 ;
    %wait E_027d3f48;
    %load/vec4 v008eb5c8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008eb410_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v008eb678_0;
    %store/vec4 v008eb410_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_027d1520;
T_3 ;
    %wait E_027d3f48;
    %load/vec4 v027fc7e8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008eb7d8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v008eb6d0_0;
    %store/vec4 v008eb7d8_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_027c2d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027fcc60_0, 0;
    %end;
    .thread T_4;
    .scope S_027c2d10;
T_5 ;
    %delay 5, 0;
    %load/vec4 v027fcc60_0;
    %inv;
    %assign/vec4 v027fcc60_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_027c2d10;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "John.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_027c2f20 {0 0 0};
    %end;
    .thread T_6;
    .scope S_027c2d10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027fccb8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027fccb8_0, 0;
    %delay 10, 0;
    %pushi/vec4 50, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027fccb8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027fccb8_0, 0;
    %delay 10, 0;
    %pushi/vec4 17, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Johnson_testbench.v";
    "./Johnson.v";
    "./DFlipFlop.v";
