/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
/ {
	chosen {
		zephyr,flash-controller = &nvmctrl;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv7m-mpu";
				reg = <0xE000ED90 0x2c>;
			};
		};
	};

	soc {
		sram0: memory@20000000 {
			compatible = "mmio-sram";
			reg = <0x20000000 0x40000>;
		};

		clock: clock@40000800 {
			compatible = "microchip,sam-d5x-e5x-clock";
			reg = <0x40000800 0x24>, <0x40001000 0x58>,
				  <0x40001400 0x20>, <0x40001c00 0x140>;
			reg-names = "mclk", "oscctrl", "osc32kctrl", "gclk";

			gclkperiph: gclkperiph {
				compatible = "microchip,sam-d5x-e5x-gclkperiph";
				#clock-cells = <1>;
			};

			mclkperiph: mclkperiph {
				compatible = "microchip,sam-d5x-e5x-mclkperiph";
				#clock-cells = <1>;
			};
		};

		nvmctrl: nvmctrl@41004000 {
			compatible = "microchip,nvmctrl-g1";
			status = "disabled";
			reg = <0x41004000 0x30>;
			#address-cells = <1>;
			#size-cells = <1>;

			flash0: flash@0 {
				compatible = "soc-nv-flash";
				write-block-size = <8>;
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
