// Seed: 1069952745
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  assign id_6 = 1;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    inout tri1 _id_3
);
  logic [id_3  &  1 'h0 : 1] id_5;
  and primCall (id_1, id_0, id_5, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
