{"top":"global.main",
"namespaces":{
  "global":{
    "modules":{
      "Counter1":{
        "type":["Record",[
          ["O",["Array",1,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "coreir_add1_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",1]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["coreir_add1_inst0.in1","const_1_1.out"],
          ["reg_P_inst0.out","coreir_add1_inst0.in0"],
          ["reg_P_inst0.in","coreir_add1_inst0.out"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out"]
        ]
      },
      "Counter4":{
        "type":["Record",[
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "coreir_add4_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["coreir_add4_inst0.in1","const_1_4.out"],
          ["reg_P_inst0.out","coreir_add4_inst0.in0"],
          ["reg_P_inst0.in","coreir_add4_inst0.out"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out"]
        ]
      },
      "DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "Mux2xNone_inst0":{
            "modref":"global.Mux2xNone"
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["reg_P_inst0.out.0","Mux2xNone_inst0.I0"],
          ["self.I","Mux2xNone_inst0.I1"],
          ["reg_P_inst0.in.0","Mux2xNone_inst0.O"],
          ["self.CE","Mux2xNone_inst0.S"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out.0"]
        ]
      },
      "Decoder4":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "LUT4_1024_inst0":{
            "modref":"global.LUT4_1024"
          },
          "LUT4_128_inst0":{
            "modref":"global.LUT4_128"
          },
          "LUT4_16384_inst0":{
            "modref":"global.LUT4_16384"
          },
          "LUT4_16_inst0":{
            "modref":"global.LUT4_16"
          },
          "LUT4_1_inst0":{
            "modref":"global.LUT4_1"
          },
          "LUT4_2048_inst0":{
            "modref":"global.LUT4_2048"
          },
          "LUT4_256_inst0":{
            "modref":"global.LUT4_256"
          },
          "LUT4_2_inst0":{
            "modref":"global.LUT4_2"
          },
          "LUT4_32768_inst0":{
            "modref":"global.LUT4_32768"
          },
          "LUT4_32_inst0":{
            "modref":"global.LUT4_32"
          },
          "LUT4_4096_inst0":{
            "modref":"global.LUT4_4096"
          },
          "LUT4_4_inst0":{
            "modref":"global.LUT4_4"
          },
          "LUT4_512_inst0":{
            "modref":"global.LUT4_512"
          },
          "LUT4_64_inst0":{
            "modref":"global.LUT4_64"
          },
          "LUT4_8192_inst0":{
            "modref":"global.LUT4_8192"
          },
          "LUT4_8_inst0":{
            "modref":"global.LUT4_8"
          }
        },
        "connections":[
          ["self.I.0","LUT4_1024_inst0.I0"],
          ["self.I.1","LUT4_1024_inst0.I1"],
          ["self.I.2","LUT4_1024_inst0.I2"],
          ["self.I.3","LUT4_1024_inst0.I3"],
          ["self.O.10","LUT4_1024_inst0.O"],
          ["self.I.0","LUT4_128_inst0.I0"],
          ["self.I.1","LUT4_128_inst0.I1"],
          ["self.I.2","LUT4_128_inst0.I2"],
          ["self.I.3","LUT4_128_inst0.I3"],
          ["self.O.7","LUT4_128_inst0.O"],
          ["self.I.0","LUT4_16384_inst0.I0"],
          ["self.I.1","LUT4_16384_inst0.I1"],
          ["self.I.2","LUT4_16384_inst0.I2"],
          ["self.I.3","LUT4_16384_inst0.I3"],
          ["self.O.14","LUT4_16384_inst0.O"],
          ["self.I.0","LUT4_16_inst0.I0"],
          ["self.I.1","LUT4_16_inst0.I1"],
          ["self.I.2","LUT4_16_inst0.I2"],
          ["self.I.3","LUT4_16_inst0.I3"],
          ["self.O.4","LUT4_16_inst0.O"],
          ["self.I.0","LUT4_1_inst0.I0"],
          ["self.I.1","LUT4_1_inst0.I1"],
          ["self.I.2","LUT4_1_inst0.I2"],
          ["self.I.3","LUT4_1_inst0.I3"],
          ["self.O.0","LUT4_1_inst0.O"],
          ["self.I.0","LUT4_2048_inst0.I0"],
          ["self.I.1","LUT4_2048_inst0.I1"],
          ["self.I.2","LUT4_2048_inst0.I2"],
          ["self.I.3","LUT4_2048_inst0.I3"],
          ["self.O.11","LUT4_2048_inst0.O"],
          ["self.I.0","LUT4_256_inst0.I0"],
          ["self.I.1","LUT4_256_inst0.I1"],
          ["self.I.2","LUT4_256_inst0.I2"],
          ["self.I.3","LUT4_256_inst0.I3"],
          ["self.O.8","LUT4_256_inst0.O"],
          ["self.I.0","LUT4_2_inst0.I0"],
          ["self.I.1","LUT4_2_inst0.I1"],
          ["self.I.2","LUT4_2_inst0.I2"],
          ["self.I.3","LUT4_2_inst0.I3"],
          ["self.O.1","LUT4_2_inst0.O"],
          ["self.I.0","LUT4_32768_inst0.I0"],
          ["self.I.1","LUT4_32768_inst0.I1"],
          ["self.I.2","LUT4_32768_inst0.I2"],
          ["self.I.3","LUT4_32768_inst0.I3"],
          ["self.O.15","LUT4_32768_inst0.O"],
          ["self.I.0","LUT4_32_inst0.I0"],
          ["self.I.1","LUT4_32_inst0.I1"],
          ["self.I.2","LUT4_32_inst0.I2"],
          ["self.I.3","LUT4_32_inst0.I3"],
          ["self.O.5","LUT4_32_inst0.O"],
          ["self.I.0","LUT4_4096_inst0.I0"],
          ["self.I.1","LUT4_4096_inst0.I1"],
          ["self.I.2","LUT4_4096_inst0.I2"],
          ["self.I.3","LUT4_4096_inst0.I3"],
          ["self.O.12","LUT4_4096_inst0.O"],
          ["self.I.0","LUT4_4_inst0.I0"],
          ["self.I.1","LUT4_4_inst0.I1"],
          ["self.I.2","LUT4_4_inst0.I2"],
          ["self.I.3","LUT4_4_inst0.I3"],
          ["self.O.2","LUT4_4_inst0.O"],
          ["self.I.0","LUT4_512_inst0.I0"],
          ["self.I.1","LUT4_512_inst0.I1"],
          ["self.I.2","LUT4_512_inst0.I2"],
          ["self.I.3","LUT4_512_inst0.I3"],
          ["self.O.9","LUT4_512_inst0.O"],
          ["self.I.0","LUT4_64_inst0.I0"],
          ["self.I.1","LUT4_64_inst0.I1"],
          ["self.I.2","LUT4_64_inst0.I2"],
          ["self.I.3","LUT4_64_inst0.I3"],
          ["self.O.6","LUT4_64_inst0.O"],
          ["self.I.0","LUT4_8192_inst0.I0"],
          ["self.I.1","LUT4_8192_inst0.I1"],
          ["self.I.2","LUT4_8192_inst0.I2"],
          ["self.I.3","LUT4_8192_inst0.I3"],
          ["self.O.13","LUT4_8192_inst0.O"],
          ["self.I.0","LUT4_8_inst0.I0"],
          ["self.I.1","LUT4_8_inst0.I1"],
          ["self.I.2","LUT4_8_inst0.I2"],
          ["self.I.3","LUT4_8_inst0.I3"],
          ["self.O.3","LUT4_8_inst0.O"]
        ]
      },
      "LUT4_1":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0001"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_1024":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0400"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_128":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0080"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_16":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0010"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_16384":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h4000"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_2":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0002"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_2048":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0800"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_256":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0100"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_32":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0020"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_32768":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h8000"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_4":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0004"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_4096":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h1000"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_512":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0200"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_64":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0040"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_8":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h0008"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "LUT4_8192":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["I2","BitIn"],
          ["I3","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_lut4_inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",4]},
            "modargs":{"init":[["BitVector",16],"16'h2000"]}
          }
        },
        "connections":[
          ["self.I0","coreir_lut4_inst0.in.0"],
          ["self.I1","coreir_lut4_inst0.in.1"],
          ["self.I2","coreir_lut4_inst0.in.2"],
          ["self.I3","coreir_lut4_inst0.in.3"],
          ["self.O","coreir_lut4_inst0.out"]
        ]
      },
      "Mux2x1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",1,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out"]
        ]
      },
      "Mux2xNone":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "RAM16x1":{
        "type":["Record",[
          ["RADDR",["Array",4,"BitIn"]],
          ["RDATA",["Array",1,"Bit"]],
          ["WADDR",["Array",4,"BitIn"]],
          ["WDATA",["Array",1,"BitIn"]],
          ["WE","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Decoder4_inst0":{
            "modref":"global.Decoder4"
          },
          "Mux2x1_inst0":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst1":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst10":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst11":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst12":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst13":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst14":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst2":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst3":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst4":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst5":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst6":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst7":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst8":{
            "modref":"global.Mux2x1"
          },
          "Mux2x1_inst9":{
            "modref":"global.Mux2x1"
          },
          "Register1CE_inst0":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst1":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst10":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst11":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst12":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst13":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst14":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst15":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst2":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst3":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst4":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst5":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst6":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst7":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst8":{
            "modref":"global.Register1CE"
          },
          "Register1CE_inst9":{
            "modref":"global.Register1CE"
          },
          "and16_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.WADDR","Decoder4_inst0.I"],
          ["and16_inst0.in0","Decoder4_inst0.O"],
          ["Register1CE_inst0.O","Mux2x1_inst0.I0"],
          ["Register1CE_inst1.O","Mux2x1_inst0.I1"],
          ["Mux2x1_inst8.I0","Mux2x1_inst0.O"],
          ["self.RADDR.0","Mux2x1_inst0.S"],
          ["Register1CE_inst2.O","Mux2x1_inst1.I0"],
          ["Register1CE_inst3.O","Mux2x1_inst1.I1"],
          ["Mux2x1_inst8.I1","Mux2x1_inst1.O"],
          ["self.RADDR.0","Mux2x1_inst1.S"],
          ["Mux2x1_inst4.O","Mux2x1_inst10.I0"],
          ["Mux2x1_inst5.O","Mux2x1_inst10.I1"],
          ["Mux2x1_inst13.I0","Mux2x1_inst10.O"],
          ["self.RADDR.1","Mux2x1_inst10.S"],
          ["Mux2x1_inst6.O","Mux2x1_inst11.I0"],
          ["Mux2x1_inst7.O","Mux2x1_inst11.I1"],
          ["Mux2x1_inst13.I1","Mux2x1_inst11.O"],
          ["self.RADDR.1","Mux2x1_inst11.S"],
          ["Mux2x1_inst8.O","Mux2x1_inst12.I0"],
          ["Mux2x1_inst9.O","Mux2x1_inst12.I1"],
          ["Mux2x1_inst14.I0","Mux2x1_inst12.O"],
          ["self.RADDR.2","Mux2x1_inst12.S"],
          ["Mux2x1_inst14.I1","Mux2x1_inst13.O"],
          ["self.RADDR.2","Mux2x1_inst13.S"],
          ["self.RDATA","Mux2x1_inst14.O"],
          ["self.RADDR.3","Mux2x1_inst14.S"],
          ["Register1CE_inst4.O","Mux2x1_inst2.I0"],
          ["Register1CE_inst5.O","Mux2x1_inst2.I1"],
          ["Mux2x1_inst9.I0","Mux2x1_inst2.O"],
          ["self.RADDR.0","Mux2x1_inst2.S"],
          ["Register1CE_inst6.O","Mux2x1_inst3.I0"],
          ["Register1CE_inst7.O","Mux2x1_inst3.I1"],
          ["Mux2x1_inst9.I1","Mux2x1_inst3.O"],
          ["self.RADDR.0","Mux2x1_inst3.S"],
          ["Register1CE_inst8.O","Mux2x1_inst4.I0"],
          ["Register1CE_inst9.O","Mux2x1_inst4.I1"],
          ["self.RADDR.0","Mux2x1_inst4.S"],
          ["Register1CE_inst10.O","Mux2x1_inst5.I0"],
          ["Register1CE_inst11.O","Mux2x1_inst5.I1"],
          ["self.RADDR.0","Mux2x1_inst5.S"],
          ["Register1CE_inst12.O","Mux2x1_inst6.I0"],
          ["Register1CE_inst13.O","Mux2x1_inst6.I1"],
          ["self.RADDR.0","Mux2x1_inst6.S"],
          ["Register1CE_inst14.O","Mux2x1_inst7.I0"],
          ["Register1CE_inst15.O","Mux2x1_inst7.I1"],
          ["self.RADDR.0","Mux2x1_inst7.S"],
          ["self.RADDR.1","Mux2x1_inst8.S"],
          ["self.RADDR.1","Mux2x1_inst9.S"],
          ["and16_inst0.out.0","Register1CE_inst0.CE"],
          ["self.CLK","Register1CE_inst0.CLK"],
          ["self.WDATA","Register1CE_inst0.I"],
          ["and16_inst0.out.1","Register1CE_inst1.CE"],
          ["self.CLK","Register1CE_inst1.CLK"],
          ["self.WDATA","Register1CE_inst1.I"],
          ["and16_inst0.out.10","Register1CE_inst10.CE"],
          ["self.CLK","Register1CE_inst10.CLK"],
          ["self.WDATA","Register1CE_inst10.I"],
          ["and16_inst0.out.11","Register1CE_inst11.CE"],
          ["self.CLK","Register1CE_inst11.CLK"],
          ["self.WDATA","Register1CE_inst11.I"],
          ["and16_inst0.out.12","Register1CE_inst12.CE"],
          ["self.CLK","Register1CE_inst12.CLK"],
          ["self.WDATA","Register1CE_inst12.I"],
          ["and16_inst0.out.13","Register1CE_inst13.CE"],
          ["self.CLK","Register1CE_inst13.CLK"],
          ["self.WDATA","Register1CE_inst13.I"],
          ["and16_inst0.out.14","Register1CE_inst14.CE"],
          ["self.CLK","Register1CE_inst14.CLK"],
          ["self.WDATA","Register1CE_inst14.I"],
          ["and16_inst0.out.15","Register1CE_inst15.CE"],
          ["self.CLK","Register1CE_inst15.CLK"],
          ["self.WDATA","Register1CE_inst15.I"],
          ["and16_inst0.out.2","Register1CE_inst2.CE"],
          ["self.CLK","Register1CE_inst2.CLK"],
          ["self.WDATA","Register1CE_inst2.I"],
          ["and16_inst0.out.3","Register1CE_inst3.CE"],
          ["self.CLK","Register1CE_inst3.CLK"],
          ["self.WDATA","Register1CE_inst3.I"],
          ["and16_inst0.out.4","Register1CE_inst4.CE"],
          ["self.CLK","Register1CE_inst4.CLK"],
          ["self.WDATA","Register1CE_inst4.I"],
          ["and16_inst0.out.5","Register1CE_inst5.CE"],
          ["self.CLK","Register1CE_inst5.CLK"],
          ["self.WDATA","Register1CE_inst5.I"],
          ["and16_inst0.out.6","Register1CE_inst6.CE"],
          ["self.CLK","Register1CE_inst6.CLK"],
          ["self.WDATA","Register1CE_inst6.I"],
          ["and16_inst0.out.7","Register1CE_inst7.CE"],
          ["self.CLK","Register1CE_inst7.CLK"],
          ["self.WDATA","Register1CE_inst7.I"],
          ["and16_inst0.out.8","Register1CE_inst8.CE"],
          ["self.CLK","Register1CE_inst8.CLK"],
          ["self.WDATA","Register1CE_inst8.I"],
          ["and16_inst0.out.9","Register1CE_inst9.CE"],
          ["self.CLK","Register1CE_inst9.CLK"],
          ["self.WDATA","Register1CE_inst9.I"],
          ["self.WE","and16_inst0.in1.0"],
          ["self.WE","and16_inst0.in1.10"],
          ["self.WE","and16_inst0.in1.11"],
          ["self.WE","and16_inst0.in1.12"],
          ["self.WE","and16_inst0.in1.13"],
          ["self.WE","and16_inst0.in1.14"],
          ["self.WE","and16_inst0.in1.15"],
          ["self.WE","and16_inst0.in1.1"],
          ["self.WE","and16_inst0.in1.2"],
          ["self.WE","and16_inst0.in1.3"],
          ["self.WE","and16_inst0.in1.4"],
          ["self.WE","and16_inst0.in1.5"],
          ["self.WE","and16_inst0.in1.6"],
          ["self.WE","and16_inst0.in1.7"],
          ["self.WE","and16_inst0.in1.8"],
          ["self.WE","and16_inst0.in1.9"]
        ]
      },
      "Register1CE":{
        "type":["Record",[
          ["I",["Array",1,"BitIn"]],
          ["O",["Array",1,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse_inst0":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CE","DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse_inst0.CE"],
          ["self.CLK","DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse_inst0.CLK"],
          ["self.I.0","DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse_inst0.I"],
          ["self.O.0","DFF_init0_has_ceTrue_has_resetFalse_has_async_resetFalse_inst0.O"]
        ]
      },
      "main":{
        "type":["Record",[
          ["rdata","Bit"],
          ["CLKIN",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Counter1_inst0":{
            "modref":"global.Counter1"
          },
          "Counter4_inst0":{
            "modref":"global.Counter4"
          },
          "Counter4_inst1":{
            "modref":"global.Counter4"
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ram":{
            "modref":"global.RAM16x1"
          }
        },
        "connections":[
          ["self.CLKIN","Counter1_inst0.CLK"],
          ["ram.WDATA","Counter1_inst0.O"],
          ["self.CLKIN","Counter4_inst0.CLK"],
          ["ram.WADDR","Counter4_inst0.O"],
          ["self.CLKIN","Counter4_inst1.CLK"],
          ["ram.RADDR","Counter4_inst1.O"],
          ["ram.WE","bit_const_1_None.out"],
          ["self.CLKIN","ram.CLK"],
          ["self.rdata","ram.RDATA.0"]
        ]
      }
    }
  }
}
}
