;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip alu_Op : UInt<4>, out : SInt<32>}
    
    io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 29:12]
    node _T = eq(io.alu_Op, UInt<4>("h00")) @[ALU.scala 31:22]
    when _T : @[ALU.scala 31:36]
      node _io_out_T = and(io.in_A, io.in_B) @[ALU.scala 32:27]
      node _io_out_T_1 = asSInt(_io_out_T) @[ALU.scala 32:27]
      io.out <= _io_out_T_1 @[ALU.scala 32:16]
      skip @[ALU.scala 31:36]
    node _T_1 = eq(io.alu_Op, UInt<4>("h06")) @[ALU.scala 34:21]
    when _T_1 : @[ALU.scala 34:34]
      node _io_out_T_2 = or(io.in_A, io.in_B) @[ALU.scala 35:27]
      node _io_out_T_3 = asSInt(_io_out_T_2) @[ALU.scala 35:27]
      io.out <= _io_out_T_3 @[ALU.scala 35:16]
      skip @[ALU.scala 34:34]
    node _T_2 = eq(io.alu_Op, UInt<4>("h07")) @[ALU.scala 37:21]
    when _T_2 : @[ALU.scala 37:36]
      node _io_out_T_4 = add(io.in_A, io.in_B) @[ALU.scala 38:27]
      node _io_out_T_5 = tail(_io_out_T_4, 1) @[ALU.scala 38:27]
      node _io_out_T_6 = asSInt(_io_out_T_5) @[ALU.scala 38:27]
      io.out <= _io_out_T_6 @[ALU.scala 38:16]
      skip @[ALU.scala 37:36]
    node _T_3 = eq(io.alu_Op, UInt<4>("h08")) @[ALU.scala 40:21]
    when _T_3 : @[ALU.scala 40:35]
      node _io_out_T_7 = sub(io.in_A, io.in_B) @[ALU.scala 41:27]
      node _io_out_T_8 = tail(_io_out_T_7, 1) @[ALU.scala 41:27]
      node _io_out_T_9 = asSInt(_io_out_T_8) @[ALU.scala 41:27]
      io.out <= _io_out_T_9 @[ALU.scala 41:16]
      skip @[ALU.scala 40:35]
    node _T_4 = eq(io.alu_Op, UInt<4>("h04")) @[ALU.scala 43:21]
    when _T_4 : @[ALU.scala 43:34]
      node _io_out_T_10 = xor(io.in_A, io.in_B) @[ALU.scala 44:27]
      node _io_out_T_11 = asSInt(_io_out_T_10) @[ALU.scala 44:27]
      io.out <= _io_out_T_11 @[ALU.scala 44:16]
      skip @[ALU.scala 43:34]
    node _T_5 = eq(io.alu_Op, UInt<4>("h01")) @[ALU.scala 46:21]
    when _T_5 : @[ALU.scala 46:34]
      node _io_out_T_12 = bits(io.in_B, 4, 0) @[ALU.scala 47:37]
      node _io_out_T_13 = dshl(io.in_A, _io_out_T_12) @[ALU.scala 47:27]
      io.out <= _io_out_T_13 @[ALU.scala 47:16]
      skip @[ALU.scala 46:34]
    node _T_6 = eq(io.alu_Op, UInt<4>("h05")) @[ALU.scala 49:21]
    when _T_6 : @[ALU.scala 49:34]
      node _io_out_T_14 = bits(io.in_B, 4, 0) @[ALU.scala 50:36]
      node _io_out_T_15 = dshl(io.in_A, _io_out_T_14) @[ALU.scala 50:26]
      io.out <= _io_out_T_15 @[ALU.scala 50:15]
      skip @[ALU.scala 49:34]
    node _T_7 = eq(io.alu_Op, UInt<4>("h0d")) @[ALU.scala 52:21]
    when _T_7 : @[ALU.scala 52:34]
      node _io_out_T_16 = bits(io.in_B, 4, 0) @[ALU.scala 53:35]
      node _io_out_T_17 = dshr(io.in_A, _io_out_T_16) @[ALU.scala 53:25]
      io.out <= _io_out_T_17 @[ALU.scala 53:14]
      skip @[ALU.scala 52:34]
    node _T_8 = eq(io.alu_Op, UInt<4>("h02")) @[ALU.scala 55:21]
    when _T_8 : @[ALU.scala 55:34]
      node _io_out_T_18 = lt(io.in_A, io.in_B) @[ALU.scala 56:26]
      node _io_out_T_19 = asSInt(_io_out_T_18) @[ALU.scala 56:37]
      io.out <= _io_out_T_19 @[ALU.scala 56:14]
      skip @[ALU.scala 55:34]
    node _T_9 = eq(io.alu_Op, UInt<4>("h03")) @[ALU.scala 58:21]
    when _T_9 : @[ALU.scala 58:36]
      node _io_out_T_20 = lt(io.in_A, io.in_B) @[ALU.scala 59:27]
      node _io_out_T_21 = asSInt(_io_out_T_20) @[ALU.scala 59:46]
      io.out <= _io_out_T_21 @[ALU.scala 59:14]
      skip @[ALU.scala 58:36]
    
