// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/09/2015 00:50:07"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3_CPU (
	CLOCK_50,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDR,
	LEDG,
	PC_out,
	IR_out,
	CC_out,
	MAR_out,
	MEMORY_out,
	MDR_out,
	MEM_EN_out,
	MEM_W_out,
	BUS_out,
	STATE_out,
	SIGNALS_out);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LEDR;
output 	[7:0] LEDG;
output 	[15:0] PC_out;
output 	[15:0] IR_out;
output 	[2:0] CC_out;
output 	[15:0] MAR_out;
output 	[15:0] MEMORY_out;
output 	[15:0] MDR_out;
output 	MEM_EN_out;
output 	MEM_W_out;
output 	[15:0] BUS_out;
output 	[5:0] STATE_out;
output 	[27:0] SIGNALS_out;

// Design Ports Information
// BUS_out[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[2]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[4]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[5]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[6]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[8]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[9]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[10]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[11]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[12]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[13]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[14]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[15]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[0]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[1]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[4]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[5]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[6]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[7]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[8]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[9]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[10]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[11]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[12]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[13]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[14]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[15]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[3]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[6]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[7]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[8]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[9]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[10]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[11]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[12]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[13]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[14]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[0]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[1]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[2]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[3]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[5]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[7]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[8]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[9]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[10]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[11]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[13]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[14]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[15]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[0]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[1]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[2]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[3]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[4]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[5]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[6]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[9]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[10]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[11]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[12]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[13]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[14]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[15]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[0]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[1]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[2]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[5]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[7]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[9]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[10]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[11]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[12]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[13]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[14]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[15]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEM_EN_out	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEM_W_out	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[3]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[5]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[1]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[2]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[3]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[6]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[7]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[8]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[11]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[12]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[13]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[14]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[15]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[17]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[18]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[19]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[20]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[21]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[22]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[23]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[24]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[25]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[26]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[27]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LC3_CPU_v_fast.sdo");
// synopsys translate_on

wire \PC_PLUS_ONE[4]~8_combout ;
wire \PC_PLUS_ONE[7]~14_combout ;
wire \PC_PLUS_ONE[8]~16_combout ;
wire \PC_PLUS_ONE[9]~18_combout ;
wire \PC_PLUS_ONE[13]~26_combout ;
wire \PC_PLUS_ONE[14]~28_combout ;
wire \ir|out[15]~_Duplicate_1_regout ;
wire \cc|ccReg|out[1]~_Duplicate_1_regout ;
wire \mc|data_out[6]~_Duplicate_1_regout ;
wire \mc|data_out[12]~_Duplicate_1_regout ;
wire \mc|data_out[14]~_Duplicate_1_regout ;
wire \control|WideOr18~0_combout ;
wire \ADDR2MUX[0]~0_combout ;
wire \SR2MUX[0]~0_combout ;
wire \SR2MUX[0]~1_combout ;
wire \BUS[1]~41_combout ;
wire \ADDR2MUX[1]~1_combout ;
wire \ADDR2MUX[2]~2_combout ;
wire \ADDR2MUX[3]~3_combout ;
wire \SR2MUX[3]~6_combout ;
wire \REG|Mux11~0_combout ;
wire \REG|Mux11~1_combout ;
wire \SR2MUX[4]~7_combout ;
wire \ADDR2MUX[4]~4_combout ;
wire \BUS[5]~57_combout ;
wire \REG|Mux9~2_combout ;
wire \ADDR1MUX[5]~5_combout ;
wire \ADDR2MUX[6]~6_combout ;
wire \ADDR2MUX[7]~7_combout ;
wire \ADDR2MUX[8]~8_combout ;
wire \SR2MUX[8]~11_combout ;
wire \ADDR2MUX[9]~9_combout ;
wire \ADDR2MUX[9]~10_combout ;
wire \SR2MUX[9]~12_combout ;
wire \BUS[11]~81_combout ;
wire \ADDR1MUX[11]~11_combout ;
wire \ADDR1MUX[12]~12_combout ;
wire \alu|out[12]~27_combout ;
wire \alu|out[12]~28_combout ;
wire \REG|Mux2~2_combout ;
wire \REG|Mux2~3_combout ;
wire \pc|out~28_combout ;
wire \alu|out[14]~35_combout ;
wire \cc|WideOr0~2_combout ;
wire \mc|Equal1~0_combout ;
wire \control|Mux5~1_combout ;
wire \control|WideOr3~0_combout ;
wire \control|Mux3~0_combout ;
wire \control|WideOr2~0_combout ;
wire \control|WideOr1~0_combout ;
wire \control|WideOr0~0_combout ;
wire \REG|Equal0~6_combout ;
wire \mc|WideOr0~0_combout ;
wire \REG|create_regs[6].r|out[0]~feeder_combout ;
wire \REG|create_regs[7].r|out[0]~feeder_combout ;
wire \REG|create_regs[3].r|out[0]~feeder_combout ;
wire \REG|create_regs[3].r|out[1]~feeder_combout ;
wire \REG|create_regs[1].r|out[1]~feeder_combout ;
wire \REG|create_regs[6].r|out[2]~feeder_combout ;
wire \REG|create_regs[2].r|out[2]~feeder_combout ;
wire \REG|create_regs[1].r|out[2]~feeder_combout ;
wire \REG|create_regs[2].r|out[3]~feeder_combout ;
wire \REG|create_regs[7].r|out[3]~feeder_combout ;
wire \REG|create_regs[1].r|out[3]~feeder_combout ;
wire \REG|create_regs[4].r|out[4]~feeder_combout ;
wire \REG|create_regs[7].r|out[4]~feeder_combout ;
wire \REG|create_regs[2].r|out[5]~feeder_combout ;
wire \REG|create_regs[1].r|out[7]~feeder_combout ;
wire \REG|create_regs[6].r|out[8]~feeder_combout ;
wire \REG|create_regs[2].r|out[8]~feeder_combout ;
wire \REG|create_regs[1].r|out[11]~feeder_combout ;
wire \REG|create_regs[3].r|out[11]~feeder_combout ;
wire \REG|create_regs[1].r|out[12]~feeder_combout ;
wire \REG|create_regs[7].r|out[12]~feeder_combout ;
wire \REG|create_regs[7].r|out[13]~feeder_combout ;
wire \REG|create_regs[1].r|out[13]~feeder_combout ;
wire \REG|create_regs[2].r|out[14]~feeder_combout ;
wire \REG|create_regs[1].r|out[14]~feeder_combout ;
wire \ir|out[15]~_Duplicate_1feeder_combout ;
wire \mc|data_out[14]~_Duplicate_1feeder_combout ;
wire \control|WideOr20~2_combout ;
wire \control|WideOr5~1_combout ;
wire \control|WideOr5~0_combout ;
wire \control|WideOr5~2_combout ;
wire \control|Decoder6~5_combout ;
wire \control|stateReg|out~0_combout ;
wire \control|stateReg|out~3_combout ;
wire \control|stateReg|out[4]~_Duplicate_1_regout ;
wire \control|WideOr20~3_combout ;
wire \control|drALU~0_combout ;
wire \control|drALU~1_combout ;
wire \control|WideOr21~0_combout ;
wire \control|WideOr21~1_combout ;
wire \control|WideOr21~2_combout ;
wire \BUS[0]~39_combout ;
wire \BUS[6]~62_combout ;
wire \control|WideOr12~2_combout ;
wire \control|WideOr12~0_combout ;
wire \control|WideOr13~1_combout ;
wire \control|WideOr12~1_combout ;
wire \control|WideOr12~3_combout ;
wire \control|WideOr11~1_combout ;
wire \control|WideOr10~2_combout ;
wire \control|Decoder6~4_combout ;
wire \control|WideOr11~0_combout ;
wire \control|WideOr11~2_combout ;
wire \ADDR2MUX[15]~11_combout ;
wire \ADDR2MUX[15]~12_combout ;
wire \control|WideOr15~2_combout ;
wire \control|WideOr15~3_combout ;
wire \control|Decoder6~2_combout ;
wire \control|Decoder6~7_combout ;
wire \pc|out[7]~0_combout ;
wire \pc|out[7]~1_combout ;
wire \control|WideOr19~0_combout ;
wire \control|WideOr19~1_combout ;
wire \control|WideOr19~2_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \control|WideOr23~clkctrl_outclk ;
wire \control|WideOr18~1_combout ;
wire \BUS[0]~40_combout ;
wire \mar|out~0_combout ;
wire \mar|out[1]~_Duplicate_1feeder_combout ;
wire \mar|out[1]~_Duplicate_1_regout ;
wire \BUS[1]~44_combout ;
wire \mar|out~1_combout ;
wire \mar|out[2]~_Duplicate_1feeder_combout ;
wire \mar|out[2]~_Duplicate_1_regout ;
wire \ir|out~7_combout ;
wire \ir|out[6]~_Duplicate_1feeder_combout ;
wire \control|Decoder6~3_combout ;
wire \ir|out[6]~1_combout ;
wire \ir|out[6]~_Duplicate_1_regout ;
wire \ir|out~10_combout ;
wire \ir|out[9]~_Duplicate_1_regout ;
wire \ir|out~2_combout ;
wire \ir|out[1]~_Duplicate_1_regout ;
wire \ir|out~0_combout ;
wire \ir|out[0]~_Duplicate_1_regout ;
wire \ir|out~3_combout ;
wire \ir|out[2]~_Duplicate_1_regout ;
wire \sel_SR1~0_combout ;
wire \sel_SR1[0]~1_combout ;
wire \ir|out~4_combout ;
wire \control|WideOr17~1_combout ;
wire \control|WideOr17~0_combout ;
wire \control|WideOr17~2_combout ;
wire \mar|out[5]~_Duplicate_1feeder_combout ;
wire \mar|out[5]~_Duplicate_1_regout ;
wire \BUS[5]~60_combout ;
wire \mar|out~5_combout ;
wire \control|Decoder5~1_combout ;
wire \ir|out~8_combout ;
wire \REG|create_regs[3].r|out[7]~feeder_combout ;
wire \sel_DR[0]~0_combout ;
wire \REG|Equal0~7_combout ;
wire \REG|create_regs[3].r|out[10]~0_combout ;
wire \REG|Equal0~4_combout ;
wire \REG|create_regs[2].r|out[7]~0_combout ;
wire \REG|create_regs[0].r|out[15]~0_combout ;
wire \REG|Mux8~2_combout ;
wire \REG|Mux8~3_combout ;
wire \REG|Equal0~2_combout ;
wire \REG|create_regs[4].r|out[13]~0_combout ;
wire \REG|Mux8~0_combout ;
wire \REG|Mux8~1_combout ;
wire \REG|Mux8~4_combout ;
wire \SR2MUX[7]~10_combout ;
wire \REG|Mux9~3_combout ;
wire \REG|Equal0~3_combout ;
wire \REG|create_regs[7].r|out[11]~0_combout ;
wire \REG|Mux9~0_combout ;
wire \REG|Mux9~1_combout ;
wire \REG|Mux9~4_combout ;
wire \SR2MUX[6]~9_combout ;
wire \ir|out~5_combout ;
wire \ir|out[4]~_Duplicate_1_regout ;
wire \SR2MUX[5]~8_combout ;
wire \REG|create_regs[1].r|out[4]~feeder_combout ;
wire \REG|Mux11~2_combout ;
wire \REG|Mux11~3_combout ;
wire \REG|Mux11~4_combout ;
wire \SR2MUX[2]~4_combout ;
wire \REG|Mux13~2_combout ;
wire \REG|Mux13~3_combout ;
wire \REG|Mux13~0_combout ;
wire \REG|Mux13~1_combout ;
wire \SR2MUX[2]~5_combout ;
wire \SR2MUX[1]~2_combout ;
wire \REG|Mux14~2_combout ;
wire \REG|Mux14~3_combout ;
wire \REG|Equal0~1_combout ;
wire \REG|create_regs[6].r|out[13]~0_combout ;
wire \REG|Mux14~0_combout ;
wire \REG|Mux14~1_combout ;
wire \SR2MUX[1]~3_combout ;
wire \REG|Mux15~0_combout ;
wire \REG|Mux15~1_combout ;
wire \REG|Mux15~2_combout ;
wire \REG|Mux15~3_combout ;
wire \REG|Mux15~4_combout ;
wire \alu|ADD[0]~1 ;
wire \alu|ADD[1]~3 ;
wire \alu|ADD[2]~5 ;
wire \alu|ADD[3]~7 ;
wire \alu|ADD[4]~9 ;
wire \alu|ADD[5]~11 ;
wire \alu|ADD[6]~13 ;
wire \alu|ADD[7]~14_combout ;
wire \alu|out[7]~16_combout ;
wire \alu|out[7]~17_combout ;
wire \BUS[7]~66_combout ;
wire \control|WideOr13~0_combout ;
wire \control|WideOr13~2_combout ;
wire \control|WideOr13~3_combout ;
wire \ADDR1MUX[7]~7_combout ;
wire \REG|Mux14~4_combout ;
wire \ADDR1MUX[1]~1_combout ;
wire \PC_PLUS_ONE[0]~0_combout ;
wire \pc|out~2_combout ;
wire \pc|out~3_combout ;
wire \pc|out[0]~_Duplicate_1feeder_combout ;
wire \pc|out[0]~_Duplicate_1_regout ;
wire \ADDR1MUX[0]~0_combout ;
wire \ADDER[0]~1 ;
wire \ADDER[1]~2_combout ;
wire \PC_PLUS_ONE[0]~1 ;
wire \PC_PLUS_ONE[1]~2_combout ;
wire \pc|out~4_combout ;
wire \pc|out~5_combout ;
wire \pc|out[1]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[1]~3 ;
wire \PC_PLUS_ONE[2]~4_combout ;
wire \pc|out~6_combout ;
wire \ADDER[1]~3 ;
wire \ADDER[2]~4_combout ;
wire \pc|out~7_combout ;
wire \pc|out[2]~_Duplicate_1_regout ;
wire \REG|Mux13~4_combout ;
wire \ADDR1MUX[2]~2_combout ;
wire \ADDER[2]~5 ;
wire \ADDER[3]~7 ;
wire \ADDER[4]~8_combout ;
wire \pc|out~10_combout ;
wire \pc|out~11_combout ;
wire \pc|out[4]~_Duplicate_1feeder_combout ;
wire \pc|out[4]~_Duplicate_1_regout ;
wire \ADDR1MUX[4]~4_combout ;
wire \ADDER[4]~9 ;
wire \ADDER[5]~11 ;
wire \ADDER[6]~13 ;
wire \ADDER[7]~14_combout ;
wire \BUS[7]~65_combout ;
wire \BUS[7]~67_combout ;
wire \BUS[7]~68_combout ;
wire \mar|out~7_combout ;
wire \mar|out[0]~_Duplicate_1feeder_combout ;
wire \mar|out[0]~_Duplicate_1_regout ;
wire \mar|out[7]~_Duplicate_1feeder_combout ;
wire \mar|out[7]~_Duplicate_1_regout ;
wire \mdr|out[6]~6_combout ;
wire \mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[6]~_Duplicate_1_regout ;
wire \ADDER[11]~23 ;
wire \ADDER[12]~24_combout ;
wire \BUS[12]~85_combout ;
wire \control|ALUK[0]~0_combout ;
wire \control|ALUK[0]~1_combout ;
wire \alu|out[12]~29_combout ;
wire \ir|out~13_combout ;
wire \REG|Mux3~2_combout ;
wire \REG|Mux3~3_combout ;
wire \REG|create_regs[4].r|out[12]~feeder_combout ;
wire \REG|Mux3~0_combout ;
wire \REG|Mux3~1_combout ;
wire \REG|Mux3~4_combout ;
wire \SR2MUX[12]~15_combout ;
wire \REG|Mux4~2_combout ;
wire \REG|Mux4~3_combout ;
wire \REG|create_regs[5].r|out[11]~feeder_combout ;
wire \REG|create_regs[6].r|out[11]~feeder_combout ;
wire \REG|Mux4~0_combout ;
wire \REG|Mux4~1_combout ;
wire \REG|Mux4~4_combout ;
wire \SR2MUX[11]~14_combout ;
wire \REG|Mux5~2_combout ;
wire \REG|Mux5~3_combout ;
wire \REG|create_regs[4].r|out[10]~feeder_combout ;
wire \REG|Mux5~0_combout ;
wire \REG|Mux5~1_combout ;
wire \REG|Mux5~4_combout ;
wire \SR2MUX[10]~13_combout ;
wire \REG|Mux7~2_combout ;
wire \REG|Mux7~3_combout ;
wire \REG|Mux7~0_combout ;
wire \REG|Mux7~1_combout ;
wire \REG|Mux7~4_combout ;
wire \alu|ADD[7]~15 ;
wire \alu|ADD[8]~17 ;
wire \alu|ADD[9]~19 ;
wire \alu|ADD[10]~21 ;
wire \alu|ADD[11]~23 ;
wire \alu|ADD[12]~24_combout ;
wire \alu|out[12]~30_combout ;
wire \BUS[12]~87_combout ;
wire \BUS[12]~88_combout ;
wire \mdr|out[12]~12_combout ;
wire \mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[12]~_Duplicate_1_regout ;
wire \mdr|out[14]~14_combout ;
wire \mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[14]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \mc|data_out~9_combout ;
wire \mc|data_out[15]~_Duplicate_1feeder_combout ;
wire \control|WideOr22~2_combout ;
wire \control|WideOr22~3_combout ;
wire \mc|data_out[15]~_Duplicate_1_regout ;
wire \ir|out~16_combout ;
wire \REG|Mux0~2_combout ;
wire \REG|Mux0~3_combout ;
wire \REG|create_regs[7].r|out[15]~feeder_combout ;
wire \REG|Mux0~0_combout ;
wire \REG|Mux0~1_combout ;
wire \REG|Mux0~4_combout ;
wire \SR2MUX[15]~18_combout ;
wire \SR2MUX[14]~17_combout ;
wire \REG|Mux2~0_combout ;
wire \REG|Mux2~1_combout ;
wire \REG|Mux2~4_combout ;
wire \SR2MUX[13]~16_combout ;
wire \alu|ADD[12]~25 ;
wire \alu|ADD[13]~27 ;
wire \alu|ADD[14]~29 ;
wire \alu|ADD[15]~30_combout ;
wire \BUS[15]~101_combout ;
wire \BUS[15]~99_combout ;
wire \pc|out~30_combout ;
wire \pc|out~31_combout ;
wire \pc|out[14]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[10]~21 ;
wire \PC_PLUS_ONE[11]~23 ;
wire \PC_PLUS_ONE[12]~24_combout ;
wire \pc|out~26_combout ;
wire \pc|out~27_combout ;
wire \pc|out[12]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[12]~25 ;
wire \PC_PLUS_ONE[13]~27 ;
wire \PC_PLUS_ONE[14]~29 ;
wire \PC_PLUS_ONE[15]~30_combout ;
wire \pc|out~32_combout ;
wire \pc|out~33_combout ;
wire \pc|out[15]~_Duplicate_1_regout ;
wire \ADDR1MUX[15]~15_combout ;
wire \ADDR1MUX[13]~13_combout ;
wire \ADDER[12]~25 ;
wire \ADDER[13]~27 ;
wire \ADDER[14]~29 ;
wire \ADDER[15]~30_combout ;
wire \BUS[15]~97_combout ;
wire \BUS[15]~98_combout ;
wire \BUS[15]~102_combout ;
wire \BUS[15]~100_combout ;
wire \mdr|out[15]~15_combout ;
wire \mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[15]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \mc|data_out~5_combout ;
wire \mc|data_out[11]~_Duplicate_1feeder_combout ;
wire \mc|data_out[11]~_Duplicate_1_regout ;
wire \BUS[11]~84_combout ;
wire \mdr|out[11]~11_combout ;
wire \mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[11]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \mc|data_out~4_combout ;
wire \mc|data_out[10]~_Duplicate_1feeder_combout ;
wire \mc|data_out[10]~_Duplicate_1_regout ;
wire \BUS[10]~80_combout ;
wire \mdr|out[10]~10_combout ;
wire \mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[10]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \mc|Selector26~0_combout ;
wire \mc|data_out[7]~_Duplicate_1feeder_combout ;
wire \mc|data_out[7]~_Duplicate_1_regout ;
wire \mdr|out[7]~7_combout ;
wire \mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[7]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \mc|Selector28~0_combout ;
wire \mc|data_out[5]~_Duplicate_1feeder_combout ;
wire \mc|data_out[5]~_Duplicate_1_regout ;
wire \mdr|out[5]~5_combout ;
wire \mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[5]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \mc|data_out[3]~3_combout ;
wire \mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[3]~_Duplicate_1feeder_combout ;
wire \mc|data_out[3]~_Duplicate_1_regout ;
wire \mdr|out[3]~3_combout ;
wire \mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[3]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \mc|data_out[1]~1_combout ;
wire \mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[1]~_Duplicate_1feeder_combout ;
wire \mc|data_out[1]~_Duplicate_1_regout ;
wire \mdr|out[1]~1_combout ;
wire \mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[1]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \mc|data_out~7_combout ;
wire \mc|data_out[13]~_Duplicate_1feeder_combout ;
wire \mc|data_out[13]~_Duplicate_1_regout ;
wire \mdr|out[13]~13_combout ;
wire \mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[13]~_Duplicate_1_regout ;
wire \BUS[13]~90_combout ;
wire \ADDER[13]~26_combout ;
wire \pc|out~29_combout ;
wire \pc|out[13]~_Duplicate_1_regout ;
wire \alu|out[13]~31_combout ;
wire \alu|out[13]~32_combout ;
wire \alu|ADD[13]~26_combout ;
wire \alu|out[13]~33_combout ;
wire \BUS[13]~91_combout ;
wire \BUS[13]~89_combout ;
wire \BUS[13]~92_combout ;
wire \ir|out~14_combout ;
wire \ir|out[13]~_Duplicate_1_regout ;
wire \ir|out[12]~_Duplicate_1feeder_combout ;
wire \ir|out[12]~_Duplicate_1_regout ;
wire \Equal0~0_combout ;
wire \sel_DR[1]~1_combout ;
wire \REG|Equal0~5_combout ;
wire \REG|create_regs[1].r|out[7]~0_combout ;
wire \REG|Mux6~2_combout ;
wire \REG|Mux6~3_combout ;
wire \REG|Mux6~0_combout ;
wire \REG|Mux6~1_combout ;
wire \REG|Mux6~4_combout ;
wire \ADDR1MUX[9]~9_combout ;
wire \BUS[8]~72_combout ;
wire \pc|out~18_combout ;
wire \ADDER[7]~15 ;
wire \ADDER[8]~16_combout ;
wire \pc|out~19_combout ;
wire \pc|out[8]~_Duplicate_1feeder_combout ;
wire \pc|out[8]~_Duplicate_1_regout ;
wire \ADDR1MUX[8]~8_combout ;
wire \ADDER[8]~17 ;
wire \ADDER[9]~19 ;
wire \ADDER[10]~20_combout ;
wire \BUS[10]~77_combout ;
wire \alu|ADD[10]~20_combout ;
wire \alu|out[10]~22_combout ;
wire \alu|out[10]~23_combout ;
wire \BUS[10]~78_combout ;
wire \BUS[10]~79_combout ;
wire \ir|out~11_combout ;
wire \ir|out[10]~_Duplicate_1_regout ;
wire \ir|out[7]~_Duplicate_1_regout ;
wire \sel_SR1[1]~2_combout ;
wire \REG|Mux12~0_combout ;
wire \REG|Mux12~1_combout ;
wire \REG|Mux12~2_combout ;
wire \REG|Mux12~3_combout ;
wire \REG|Mux12~4_combout ;
wire \PC_PLUS_ONE[2]~5 ;
wire \PC_PLUS_ONE[3]~6_combout ;
wire \pc|out~8_combout ;
wire \pc|out~9_combout ;
wire \pc|out[3]~_Duplicate_1_regout ;
wire \ADDR1MUX[3]~3_combout ;
wire \ADDER[3]~6_combout ;
wire \BUS[3]~49_combout ;
wire \ir|out[3]~_Duplicate_1_regout ;
wire \alu|ADD[3]~6_combout ;
wire \alu|out[3]~8_combout ;
wire \alu|out[3]~9_combout ;
wire \BUS[3]~50_combout ;
wire \BUS[3]~51_combout ;
wire \BUS[3]~52_combout ;
wire \mar|out~3_combout ;
wire \mar|out[3]~_Duplicate_1feeder_combout ;
wire \mar|out[3]~_Duplicate_1_regout ;
wire \mc|Equal0~0_combout ;
wire \mc|Selector24~3_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \mc|data_out[2]~2_combout ;
wire \mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[2]~_Duplicate_1_regout ;
wire \mdr|out[2]~2_combout ;
wire \mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[2]~_Duplicate_1_regout ;
wire \BUS[2]~45_combout ;
wire \alu|ADD[2]~4_combout ;
wire \alu|out[2]~6_combout ;
wire \alu|out[2]~7_combout ;
wire \BUS[2]~46_combout ;
wire \BUS[2]~47_combout ;
wire \BUS[2]~48_combout ;
wire \mar|out~2_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \mc|Selector24~2_combout ;
wire \mc|data_out[9]~_Duplicate_1feeder_combout ;
wire \mc|data_out[9]~_Duplicate_1_regout ;
wire \mdr|out[9]~9_combout ;
wire \mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[9]~_Duplicate_1_regout ;
wire \alu|ADD[9]~18_combout ;
wire \alu|out[9]~20_combout ;
wire \alu|out[9]~21_combout ;
wire \BUS[9]~74_combout ;
wire \ADDER[9]~18_combout ;
wire \BUS[9]~73_combout ;
wire \BUS[9]~75_combout ;
wire \BUS[9]~76_combout ;
wire \pc|out~20_combout ;
wire \pc|out~21_combout ;
wire \pc|out[9]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[6]~13 ;
wire \PC_PLUS_ONE[7]~15 ;
wire \PC_PLUS_ONE[8]~17 ;
wire \PC_PLUS_ONE[9]~19 ;
wire \PC_PLUS_ONE[10]~20_combout ;
wire \pc|out~22_combout ;
wire \pc|out~23_combout ;
wire \pc|out[10]~_Duplicate_1_regout ;
wire \ADDR1MUX[10]~10_combout ;
wire \ADDER[10]~21 ;
wire \ADDER[11]~22_combout ;
wire \PC_PLUS_ONE[11]~22_combout ;
wire \pc|out~24_combout ;
wire \pc|out~25_combout ;
wire \pc|out[11]~_Duplicate_1_regout ;
wire \alu|ADD[11]~22_combout ;
wire \alu|out[11]~24_combout ;
wire \alu|out[11]~25_combout ;
wire \alu|out[11]~26_combout ;
wire \BUS[11]~82_combout ;
wire \BUS[11]~83_combout ;
wire \ir|out~12_combout ;
wire \ir|out[11]~_Duplicate_1feeder_combout ;
wire \ir|out[11]~_Duplicate_1_regout ;
wire \sel_DR[2]~2_combout ;
wire \REG|Equal0~0_combout ;
wire \REG|create_regs[5].r|out[11]~0_combout ;
wire \REG|create_regs[6].r|out[5]~feeder_combout ;
wire \REG|Mux10~0_combout ;
wire \REG|Mux10~1_combout ;
wire \REG|create_regs[0].r|out[5]~feeder_combout ;
wire \REG|Mux10~2_combout ;
wire \REG|Mux10~3_combout ;
wire \REG|Mux10~4_combout ;
wire \alu|ADD[5]~10_combout ;
wire \alu|out[5]~12_combout ;
wire \alu|out[5]~13_combout ;
wire \BUS[5]~58_combout ;
wire \BUS[5]~59_combout ;
wire \ir|out~6_combout ;
wire \ir|out[5]~_Duplicate_1_regout ;
wire \ADDR2MUX[5]~5_combout ;
wire \ADDER[5]~10_combout ;
wire \PC_PLUS_ONE[3]~7 ;
wire \PC_PLUS_ONE[4]~9 ;
wire \PC_PLUS_ONE[5]~10_combout ;
wire \pc|out~12_combout ;
wire \pc|out~13_combout ;
wire \pc|out[5]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[5]~11 ;
wire \PC_PLUS_ONE[6]~12_combout ;
wire \pc|out~14_combout ;
wire \pc|out~15_combout ;
wire \pc|out[6]~_Duplicate_1_regout ;
wire \ADDR1MUX[6]~6_combout ;
wire \ADDER[6]~12_combout ;
wire \BUS[6]~61_combout ;
wire \alu|ADD[6]~12_combout ;
wire \alu|out[6]~14_combout ;
wire \alu|out[6]~15_combout ;
wire \BUS[6]~63_combout ;
wire \BUS[6]~64_combout ;
wire \mar|out~6_combout ;
wire \mar|out[6]~_Duplicate_1feeder_combout ;
wire \mar|out[6]~_Duplicate_1_regout ;
wire \mc|memory~0_combout ;
wire \control|WideOr14~0_combout ;
wire \mc|memory~1_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \mc|Selector29~0_combout ;
wire \mc|data_out[4]~_Duplicate_1feeder_combout ;
wire \mc|data_out[4]~_Duplicate_1_regout ;
wire \mdr|out[4]~4_combout ;
wire \mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[4]~_Duplicate_1_regout ;
wire \BUS[4]~53_combout ;
wire \alu|ADD[4]~8_combout ;
wire \alu|out[4]~10_combout ;
wire \alu|out[4]~11_combout ;
wire \BUS[4]~54_combout ;
wire \BUS[4]~55_combout ;
wire \BUS[4]~56_combout ;
wire \mar|out~4_combout ;
wire \mar|out[4]~_Duplicate_1feeder_combout ;
wire \mar|out[4]~_Duplicate_1_regout ;
wire \mc|Equal0~1_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ;
wire \mc|Selector25~0_combout ;
wire \mc|data_out[8]~_Duplicate_1feeder_combout ;
wire \mc|data_out[8]~_Duplicate_1_regout ;
wire \mdr|out[8]~8_combout ;
wire \mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[8]~_Duplicate_1_regout ;
wire \BUS[8]~69_combout ;
wire \alu|ADD[8]~16_combout ;
wire \alu|out[8]~18_combout ;
wire \alu|out[8]~19_combout ;
wire \BUS[8]~70_combout ;
wire \BUS[8]~71_combout ;
wire \ir|out~9_combout ;
wire \ir|out[8]~_Duplicate_1_regout ;
wire \sel_SR1[2]~3_combout ;
wire \REG|Mux1~2_combout ;
wire \REG|Mux1~3_combout ;
wire \REG|create_regs[5].r|out[14]~feeder_combout ;
wire \REG|Mux1~0_combout ;
wire \REG|Mux1~1_combout ;
wire \REG|Mux1~4_combout ;
wire \ADDR1MUX[14]~14_combout ;
wire \ADDER[14]~28_combout ;
wire \BUS[14]~93_combout ;
wire \alu|out[14]~34_combout ;
wire \alu|out[14]~37_combout ;
wire \alu|ADD[14]~28_combout ;
wire \alu|out[14]~36_combout ;
wire \BUS[14]~95_combout ;
wire \BUS[14]~96_combout ;
wire \ir|out~15_combout ;
wire \ir|out[14]~_Duplicate_1feeder_combout ;
wire \ir|out[14]~_Duplicate_1_regout ;
wire \control|WideOr4~0_combout ;
wire \control|stateReg|out~1_combout ;
wire \control|stateReg|out[1]~_Duplicate_1feeder_combout ;
wire \control|stateReg|out[1]~_Duplicate_1_regout ;
wire \control|WideOr6~0_combout ;
wire \control|WideOr6~1_combout ;
wire \control|stateReg|out~2_combout ;
wire \control|stateReg|out[3]~_Duplicate_1feeder_combout ;
wire \control|stateReg|out[3]~_Duplicate_1_regout ;
wire \control|WideOr14~2_combout ;
wire \control|WideOr14~1_combout ;
wire \control|WideOr14~3_combout ;
wire \alu|ADD[1]~2_combout ;
wire \alu|out[1]~4_combout ;
wire \alu|out[1]~5_combout ;
wire \BUS[1]~42_combout ;
wire \BUS[1]~43_combout ;
wire \cc|WideOr0~0_combout ;
wire \cc|WideOr0~1_combout ;
wire \cc|WideOr0~4_combout ;
wire \cc|WideOr0~3_combout ;
wire \cc|WideOr0~5_combout ;
wire \cc|ccReg|out~0_combout ;
wire \control|Decoder5~0_combout ;
wire \control|WideOr16~0_combout ;
wire \control|WideOr16~1_combout ;
wire \control|WideOr16~2_combout ;
wire \control|WideOr16~3_combout ;
wire \cc|ccReg|out[1]~1_combout ;
wire \cc|ccReg|out[0]~_Duplicate_1_regout ;
wire \control|Mux5~0_combout ;
wire \control|Mux5~2_combout ;
wire \control|Mux3~1_combout ;
wire \control|stateReg|out[2]~_Duplicate_1_regout ;
wire \control|Decoder6~6_combout ;
wire \control|WideOr7~0_combout ;
wire \control|stateReg|out~4_combout ;
wire \control|stateReg|out[5]~_Duplicate_1_regout ;
wire \control|WideOr9~0_combout ;
wire \control|WideOr9~1_combout ;
wire \control|Mux5~3_combout ;
wire \control|Mux5~4_combout ;
wire \control|Mux5~5_combout ;
wire \control|Mux5~6_combout ;
wire \control|stateReg|out[0]~_Duplicate_1_regout ;
wire \control|WideOr23~0_combout ;
wire \control|WideOr23~1_combout ;
wire \control|WideOr23~2_combout ;
wire \control|WideOr23~3_combout ;
wire \control|WideOr23~4_combout ;
wire \control|WideOr23~5_combout ;
wire \control|WideOr23~6_combout ;
wire \control|WideOr23~7_combout ;
wire \control|WideOr23~8_combout ;
wire \control|WideOr23~9_combout ;
wire \control|WideOr23~combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \mc|data_out[0]~0_combout ;
wire \mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[0]~_Duplicate_1feeder_combout ;
wire \mc|data_out[0]~_Duplicate_1_regout ;
wire \mdr|out[0]~0_combout ;
wire \mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[0]~_Duplicate_1_regout ;
wire \alu|ADD[0]~0_combout ;
wire \alu|out[0]~2_combout ;
wire \alu|out[0]~3_combout ;
wire \BUS[0]~37_combout ;
wire \ADDER[0]~0_combout ;
wire \BUS[0]~36_combout ;
wire \BUS[0]~38_combout ;
wire \BUS[6]~103_combout ;
wire \BUS[12]~86_combout ;
wire \BUS[12]~104_combout ;
wire \BUS[13]~105_combout ;
wire \BUS[14]~94_combout ;
wire \BUS[14]~106_combout ;
wire \mc|Decoder0~0_combout ;
wire \mc|Decoder0~1_combout ;
wire \mc|Decoder0~2_combout ;
wire \mc|Decoder0~3_combout ;
wire \mc|Decoder0~4_combout ;
wire \mc|Decoder0~5_combout ;
wire \mc|Decoder0~6_combout ;
wire \pc|out[7]~_Duplicate_1_regout ;
wire \pc|out~16_combout ;
wire \pc|out~17_combout ;
wire \cc|ccReg|out~2_combout ;
wire \cc|ccReg|out[2]~_Duplicate_1_regout ;
wire \cc|ccReg|out~3_combout ;
wire \mar|out[13]~8_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \mc|Selector27~0_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 ;
wire \mc|data_out~6_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \mc|data_out~8_combout ;
wire \control|WideOr10~3_combout ;
wire \control|WideOr10~4_combout ;
wire \control|WideOr8~0_combout ;
wire \control|WideOr8~1_combout ;
wire \control|WideOr7~1_combout ;
wire \control|WideOr7~2_combout ;
wire [15:0] \REG|create_regs[0].r|out ;
wire [15:0] \REG|create_regs[1].r|out ;
wire [15:0] \REG|create_regs[2].r|out ;
wire [15:0] \REG|create_regs[3].r|out ;
wire [15:0] \REG|create_regs[4].r|out ;
wire [15:0] \REG|create_regs[5].r|out ;
wire [15:0] \REG|create_regs[6].r|out ;
wire [15:0] \REG|create_regs[7].r|out ;
wire [15:0] \alu|AND ;
wire [3:0] \KEY~combout ;
wire [9:0] \SW~combout ;

wire [15:0] \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;

assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \PC_PLUS_ONE[4]~8 (
// Equation(s):
// \PC_PLUS_ONE[4]~8_combout  = (\pc|out[4]~_Duplicate_1_regout  & (\PC_PLUS_ONE[3]~7  $ (GND))) # (!\pc|out[4]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[3]~7  & VCC))
// \PC_PLUS_ONE[4]~9  = CARRY((\pc|out[4]~_Duplicate_1_regout  & !\PC_PLUS_ONE[3]~7 ))

	.dataa(\pc|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[3]~7 ),
	.combout(\PC_PLUS_ONE[4]~8_combout ),
	.cout(\PC_PLUS_ONE[4]~9 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[4]~8 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \PC_PLUS_ONE[7]~14 (
// Equation(s):
// \PC_PLUS_ONE[7]~14_combout  = (\pc|out[7]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[6]~13 )) # (!\pc|out[7]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[6]~13 ) # (GND)))
// \PC_PLUS_ONE[7]~15  = CARRY((!\PC_PLUS_ONE[6]~13 ) # (!\pc|out[7]~_Duplicate_1_regout ))

	.dataa(\pc|out[7]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[6]~13 ),
	.combout(\PC_PLUS_ONE[7]~14_combout ),
	.cout(\PC_PLUS_ONE[7]~15 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[7]~14 .lut_mask = 16'h5A5F;
defparam \PC_PLUS_ONE[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \PC_PLUS_ONE[8]~16 (
// Equation(s):
// \PC_PLUS_ONE[8]~16_combout  = (\pc|out[8]~_Duplicate_1_regout  & (\PC_PLUS_ONE[7]~15  $ (GND))) # (!\pc|out[8]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[7]~15  & VCC))
// \PC_PLUS_ONE[8]~17  = CARRY((\pc|out[8]~_Duplicate_1_regout  & !\PC_PLUS_ONE[7]~15 ))

	.dataa(vcc),
	.datab(\pc|out[8]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[7]~15 ),
	.combout(\PC_PLUS_ONE[8]~16_combout ),
	.cout(\PC_PLUS_ONE[8]~17 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[8]~16 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \PC_PLUS_ONE[9]~18 (
// Equation(s):
// \PC_PLUS_ONE[9]~18_combout  = (\pc|out[9]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[8]~17 )) # (!\pc|out[9]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[8]~17 ) # (GND)))
// \PC_PLUS_ONE[9]~19  = CARRY((!\PC_PLUS_ONE[8]~17 ) # (!\pc|out[9]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[9]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[8]~17 ),
	.combout(\PC_PLUS_ONE[9]~18_combout ),
	.cout(\PC_PLUS_ONE[9]~19 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[9]~18 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \PC_PLUS_ONE[13]~26 (
// Equation(s):
// \PC_PLUS_ONE[13]~26_combout  = (\pc|out[13]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[12]~25 )) # (!\pc|out[13]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[12]~25 ) # (GND)))
// \PC_PLUS_ONE[13]~27  = CARRY((!\PC_PLUS_ONE[12]~25 ) # (!\pc|out[13]~_Duplicate_1_regout ))

	.dataa(\pc|out[13]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[12]~25 ),
	.combout(\PC_PLUS_ONE[13]~26_combout ),
	.cout(\PC_PLUS_ONE[13]~27 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[13]~26 .lut_mask = 16'h5A5F;
defparam \PC_PLUS_ONE[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \PC_PLUS_ONE[14]~28 (
// Equation(s):
// \PC_PLUS_ONE[14]~28_combout  = (\pc|out[14]~_Duplicate_1_regout  & (\PC_PLUS_ONE[13]~27  $ (GND))) # (!\pc|out[14]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[13]~27  & VCC))
// \PC_PLUS_ONE[14]~29  = CARRY((\pc|out[14]~_Duplicate_1_regout  & !\PC_PLUS_ONE[13]~27 ))

	.dataa(vcc),
	.datab(\pc|out[14]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[13]~27 ),
	.combout(\PC_PLUS_ONE[14]~28_combout ),
	.cout(\PC_PLUS_ONE[14]~29 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[14]~28 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \ir|out[15]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out[15]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[15]~_Duplicate_1_regout ));

// Location: LCFF_X22_Y23_N5
cycloneii_lcell_ff \cc|ccReg|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cc|ccReg|out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cc|ccReg|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[1]~_Duplicate_1_regout ));

// Location: LCFF_X20_Y1_N9
cycloneii_lcell_ff \mc|data_out[6]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mc|Selector27~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[6]~_Duplicate_1_regout ));

// Location: LCFF_X19_Y14_N11
cycloneii_lcell_ff \mc|data_out[12]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mc|data_out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[12]~_Duplicate_1_regout ));

// Location: LCFF_X16_Y3_N25
cycloneii_lcell_ff \mc|data_out[14]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[14]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \control|WideOr18~0 (
// Equation(s):
// \control|WideOr18~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[3]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (((!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~0 .lut_mask = 16'h41DA;
defparam \control|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \REG|create_regs[6].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [0]));

// Location: LCFF_X19_Y17_N13
cycloneii_lcell_ff \REG|create_regs[7].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [0]));

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \REG|create_regs[1].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [0]));

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \REG|create_regs[3].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [0]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \ADDR2MUX[0]~0 (
// Equation(s):
// \ADDR2MUX[0]~0_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((!\control|WideOr11~2_combout ) # (!\control|WideOr12~3_combout )))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr12~3_combout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[0]~0 .lut_mask = 16'h0AAA;
defparam \ADDR2MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \alu|AND[0] (
// Equation(s):
// \alu|AND [0] = (\REG|Mux15~4_combout  & ((\ir|out[0]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\REG|Mux15~4_combout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\ir|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|AND [0]),
	.cout());
// synopsys translate_off
defparam \alu|AND[0] .lut_mask = 16'hAA0A;
defparam \alu|AND[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \SR2MUX[0]~0 (
// Equation(s):
// \SR2MUX[0]~0_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[0]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\sel_SR1[2]~3_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\sel_SR1[2]~3_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~0 .lut_mask = 16'hDD88;
defparam \SR2MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \SR2MUX[0]~1 (
// Equation(s):
// \SR2MUX[0]~1_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\SR2MUX[0]~0_combout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\SR2MUX[0]~0_combout  & (\REG|Mux15~1_combout )) # (!\SR2MUX[0]~0_combout  & ((\REG|Mux15~3_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\SR2MUX[0]~0_combout ),
	.datac(\REG|Mux15~1_combout ),
	.datad(\REG|Mux15~3_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~1 .lut_mask = 16'hD9C8;
defparam \SR2MUX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N31
cycloneii_lcell_ff \REG|create_regs[1].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [1]));

// Location: LCFF_X18_Y19_N17
cycloneii_lcell_ff \REG|create_regs[3].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [1]));

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \BUS[1]~41 (
// Equation(s):
// \BUS[1]~41_combout  = (\mdr|out[1]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(\mdr|out[1]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~41 .lut_mask = 16'hCCFF;
defparam \BUS[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y19_N29
cycloneii_lcell_ff \REG|create_regs[6].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [2]));

// Location: LCFF_X20_Y18_N27
cycloneii_lcell_ff \REG|create_regs[7].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [2]));

// Location: LCFF_X23_Y20_N29
cycloneii_lcell_ff \REG|create_regs[2].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [2]));

// Location: LCFF_X24_Y16_N15
cycloneii_lcell_ff \REG|create_regs[1].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [2]));

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \ADDR2MUX[1]~1 (
// Equation(s):
// \ADDR2MUX[1]~1_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((!\control|WideOr12~3_combout ) # (!\control|WideOr11~2_combout )))

	.dataa(vcc),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\control|WideOr11~2_combout ),
	.datad(\control|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[1]~1 .lut_mask = 16'h0CCC;
defparam \ADDR2MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \ADDR2MUX[2]~2 (
// Equation(s):
// \ADDR2MUX[2]~2_combout  = (\ir|out[2]~_Duplicate_1_regout  & ((!\control|WideOr11~2_combout ) # (!\control|WideOr12~3_combout )))

	.dataa(\ir|out[2]~_Duplicate_1_regout ),
	.datab(\control|WideOr12~3_combout ),
	.datac(vcc),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[2]~2 .lut_mask = 16'h22AA;
defparam \ADDR2MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \REG|create_regs[6].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [3]));

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \REG|create_regs[7].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [3]));

// Location: LCFF_X23_Y24_N17
cycloneii_lcell_ff \REG|create_regs[2].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [3]));

// Location: LCFF_X24_Y16_N21
cycloneii_lcell_ff \REG|create_regs[1].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [3]));

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \ADDR2MUX[3]~3 (
// Equation(s):
// \ADDR2MUX[3]~3_combout  = (\ir|out[3]~_Duplicate_1_regout  & ((!\control|WideOr12~3_combout ) # (!\control|WideOr11~2_combout )))

	.dataa(vcc),
	.datab(\control|WideOr11~2_combout ),
	.datac(\ir|out[3]~_Duplicate_1_regout ),
	.datad(\control|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[3]~3 .lut_mask = 16'h30F0;
defparam \ADDR2MUX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \SR2MUX[3]~6 (
// Equation(s):
// \SR2MUX[3]~6_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[3]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux12~4_combout )))

	.dataa(vcc),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\ir|out[3]~_Duplicate_1_regout ),
	.datad(\REG|Mux12~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~6 .lut_mask = 16'hF3C0;
defparam \SR2MUX[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N13
cycloneii_lcell_ff \REG|create_regs[5].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [4]));

// Location: LCFF_X20_Y16_N1
cycloneii_lcell_ff \REG|create_regs[6].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [4]));

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \REG|create_regs[4].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [4]));

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \REG|Mux11~0 (
// Equation(s):
// \REG|Mux11~0_combout  = (\sel_SR1[0]~1_combout  & (\sel_SR1[1]~2_combout )) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [4])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [4])))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[6].r|out [4]),
	.datad(\REG|create_regs[4].r|out [4]),
	.cin(gnd),
	.combout(\REG|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~0 .lut_mask = 16'hD9C8;
defparam \REG|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N9
cycloneii_lcell_ff \REG|create_regs[7].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [4]));

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \REG|Mux11~1 (
// Equation(s):
// \REG|Mux11~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux11~0_combout  & (\REG|create_regs[7].r|out [4])) # (!\REG|Mux11~0_combout  & ((\REG|create_regs[5].r|out [4]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux11~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [4]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [4]),
	.datad(\REG|Mux11~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N11
cycloneii_lcell_ff \REG|create_regs[2].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [4]));

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \SR2MUX[4]~7 (
// Equation(s):
// \SR2MUX[4]~7_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux11~4_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~7 .lut_mask = 16'hF5A0;
defparam \SR2MUX[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N5
cycloneii_lcell_ff \REG|create_regs[2].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [5]));

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \ADDR2MUX[4]~4 (
// Equation(s):
// \ADDR2MUX[4]~4_combout  = (\ir|out[4]~_Duplicate_1_regout  & ((!\control|WideOr11~2_combout ) # (!\control|WideOr12~3_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(\control|WideOr12~3_combout ),
	.datac(vcc),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[4]~4 .lut_mask = 16'h22AA;
defparam \ADDR2MUX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \BUS[5]~57 (
// Equation(s):
// \BUS[5]~57_combout  = (\mdr|out[5]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mdr|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~57 .lut_mask = 16'hF0FF;
defparam \BUS[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \REG|create_regs[6].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [6]));

// Location: LCFF_X21_Y15_N31
cycloneii_lcell_ff \REG|create_regs[1].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [6]));

// Location: LCFF_X20_Y15_N21
cycloneii_lcell_ff \REG|create_regs[0].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [6]));

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \REG|Mux9~2 (
// Equation(s):
// \REG|Mux9~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [6]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [6] & !\sel_SR1[1]~2_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[1].r|out [6]),
	.datac(\REG|create_regs[0].r|out [6]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~2 .lut_mask = 16'hAAD8;
defparam \REG|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \ADDR1MUX[5]~5 (
// Equation(s):
// \ADDR1MUX[5]~5_combout  = (\control|WideOr13~3_combout  & (\pc|out[5]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux10~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\REG|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[5]~5 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \ADDR2MUX[6]~6 (
// Equation(s):
// \ADDR2MUX[6]~6_combout  = (\control|WideOr11~2_combout  & (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr12~3_combout )))) # (!\control|WideOr11~2_combout  & (((\ir|out[6]~_Duplicate_1_regout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[6]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~3_combout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[6]~6 .lut_mask = 16'h0ACC;
defparam \ADDR2MUX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \REG|create_regs[6].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [7]));

// Location: LCFF_X20_Y26_N29
cycloneii_lcell_ff \REG|create_regs[7].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [7]));

// Location: LCFF_X18_Y16_N17
cycloneii_lcell_ff \REG|create_regs[1].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [7]));

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \ADDR2MUX[7]~7 (
// Equation(s):
// \ADDR2MUX[7]~7_combout  = (\control|WideOr11~2_combout  & (!\control|WideOr12~3_combout  & ((\ir|out[5]~_Duplicate_1_regout )))) # (!\control|WideOr11~2_combout  & (((\ir|out[7]~_Duplicate_1_regout ))))

	.dataa(\control|WideOr12~3_combout ),
	.datab(\ir|out[7]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[7]~7 .lut_mask = 16'h50CC;
defparam \ADDR2MUX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N19
cycloneii_lcell_ff \REG|create_regs[6].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [8]));

// Location: LCFF_X20_Y18_N15
cycloneii_lcell_ff \REG|create_regs[7].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [8]));

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \REG|create_regs[2].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [8]));

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \ADDR2MUX[8]~8 (
// Equation(s):
// \ADDR2MUX[8]~8_combout  = (\control|WideOr11~2_combout  & (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr12~3_combout )))) # (!\control|WideOr11~2_combout  & (((\ir|out[8]~_Duplicate_1_regout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[8]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~3_combout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[8]~8 .lut_mask = 16'h0ACC;
defparam \ADDR2MUX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \SR2MUX[8]~11 (
// Equation(s):
// \SR2MUX[8]~11_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux7~4_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux7~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~11 .lut_mask = 16'hAFA0;
defparam \SR2MUX[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N31
cycloneii_lcell_ff \REG|create_regs[6].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [9]));

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \REG|create_regs[7].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [9]));

// Location: LCFF_X18_Y16_N31
cycloneii_lcell_ff \REG|create_regs[3].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [9]));

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \ADDR2MUX[9]~9 (
// Equation(s):
// \ADDR2MUX[9]~9_combout  = (!\control|WideOr11~2_combout  & ((\control|WideOr12~3_combout  & ((\ir|out[8]~_Duplicate_1_regout ))) # (!\control|WideOr12~3_combout  & (\ir|out[9]~_Duplicate_1_regout ))))

	.dataa(\ir|out[9]~_Duplicate_1_regout ),
	.datab(\ir|out[8]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~3_combout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[9]~9 .lut_mask = 16'h00CA;
defparam \ADDR2MUX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \ADDR2MUX[9]~10 (
// Equation(s):
// \ADDR2MUX[9]~10_combout  = (\ADDR2MUX[9]~9_combout ) # ((!\control|WideOr12~3_combout  & (\ir|out[5]~_Duplicate_1_regout  & \control|WideOr11~2_combout )))

	.dataa(\control|WideOr12~3_combout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr11~2_combout ),
	.datad(\ADDR2MUX[9]~9_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[9]~10 .lut_mask = 16'hFF40;
defparam \ADDR2MUX[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \SR2MUX[9]~12 (
// Equation(s):
// \SR2MUX[9]~12_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux6~4_combout )))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\REG|Mux6~4_combout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~12 .lut_mask = 16'hCCF0;
defparam \SR2MUX[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \REG|create_regs[5].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [10]));

// Location: LCFF_X19_Y16_N23
cycloneii_lcell_ff \REG|create_regs[2].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [10]));

// Location: LCFF_X18_Y16_N3
cycloneii_lcell_ff \REG|create_regs[1].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [11]));

// Location: LCFF_X18_Y16_N21
cycloneii_lcell_ff \REG|create_regs[3].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [11]));

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \BUS[11]~81 (
// Equation(s):
// \BUS[11]~81_combout  = (\mdr|out[11]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(\control|WideOr21~2_combout ),
	.datac(\mdr|out[11]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~81 .lut_mask = 16'hF3F3;
defparam \BUS[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N3
cycloneii_lcell_ff \REG|create_regs[7].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [12]));

// Location: LCFF_X18_Y18_N5
cycloneii_lcell_ff \REG|create_regs[1].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [12]));

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \ADDR1MUX[11]~11 (
// Equation(s):
// \ADDR1MUX[11]~11_combout  = (\control|WideOr13~3_combout  & (\pc|out[11]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux4~4_combout )))

	.dataa(vcc),
	.datab(\control|WideOr13~3_combout ),
	.datac(\pc|out[11]~_Duplicate_1_regout ),
	.datad(\REG|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[11]~11 .lut_mask = 16'hF3C0;
defparam \ADDR1MUX[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \ADDR1MUX[12]~12 (
// Equation(s):
// \ADDR1MUX[12]~12_combout  = (\control|WideOr13~3_combout  & (\pc|out[12]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux3~4_combout )))

	.dataa(\pc|out[12]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(vcc),
	.datad(\REG|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[12]~12 .lut_mask = 16'hBB88;
defparam \ADDR1MUX[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \alu|out[12]~27 (
// Equation(s):
// \alu|out[12]~27_combout  = ((\ir|out[4]~_Duplicate_1_regout ) # (\control|Decoder5~1_combout )) # (!\ir|out[5]~_Duplicate_1_regout )

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~27 .lut_mask = 16'hFFDD;
defparam \alu|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \alu|out[12]~28 (
// Equation(s):
// \alu|out[12]~28_combout  = (\control|ALUK[0]~1_combout  & ((\REG|Mux3~4_combout  & (\alu|out[12]~27_combout )) # (!\REG|Mux3~4_combout  & ((\control|Decoder5~1_combout ))))) # (!\control|ALUK[0]~1_combout  & (((!\REG|Mux3~4_combout ) # 
// (!\control|Decoder5~1_combout ))))

	.dataa(\alu|out[12]~27_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\REG|Mux3~4_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~28 .lut_mask = 16'h8BF3;
defparam \alu|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \REG|create_regs[6].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [13]));

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \REG|create_regs[7].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [13]));

// Location: LCFF_X19_Y16_N7
cycloneii_lcell_ff \REG|create_regs[2].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [13]));

// Location: LCFF_X18_Y16_N23
cycloneii_lcell_ff \REG|create_regs[1].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [13]));

// Location: LCFF_X19_Y16_N13
cycloneii_lcell_ff \REG|create_regs[0].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [13]));

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \REG|Mux2~2 (
// Equation(s):
// \REG|Mux2~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [13]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [13] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [13]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [13]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \REG|create_regs[3].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [13]));

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \REG|Mux2~3 (
// Equation(s):
// \REG|Mux2~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux2~2_combout  & (\REG|create_regs[3].r|out [13])) # (!\REG|Mux2~2_combout  & ((\REG|create_regs[2].r|out [13]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux2~2_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[3].r|out [13]),
	.datac(\REG|create_regs[2].r|out [13]),
	.datad(\REG|Mux2~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~3 .lut_mask = 16'hDDA0;
defparam \REG|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \REG|create_regs[6].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [14]));

// Location: LCFF_X19_Y16_N31
cycloneii_lcell_ff \REG|create_regs[2].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [14]));

// Location: LCFF_X18_Y16_N1
cycloneii_lcell_ff \REG|create_regs[1].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [14]));

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \pc|out~28 (
// Equation(s):
// \pc|out~28_combout  = (\pc|out[7]~1_combout  & (((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[13]~26_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[13]~92_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\PC_PLUS_ONE[13]~26_combout ),
	.datac(\BUS[13]~92_combout ),
	.datad(\pc|out[7]~0_combout ),
	.cin(gnd),
	.combout(\pc|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~28 .lut_mask = 16'hEE50;
defparam \pc|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \alu|out[14]~35 (
// Equation(s):
// \alu|out[14]~35_combout  = ((\control|ALUK[0]~1_combout  & (\REG|Mux0~4_combout )) # (!\control|ALUK[0]~1_combout  & ((!\REG|Mux1~4_combout )))) # (!\control|Decoder5~1_combout )

	.dataa(\REG|Mux0~4_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\REG|Mux1~4_combout ),
	.datad(\control|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\alu|out[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~35 .lut_mask = 16'h8BFF;
defparam \alu|out[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \cc|WideOr0~2 (
// Equation(s):
// \cc|WideOr0~2_combout  = (\BUS[0]~39_combout  & (!\BUS[7]~67_combout  & (!\BUS[6]~64_combout  & !\BUS[8]~71_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\BUS[7]~67_combout ),
	.datac(\BUS[6]~64_combout ),
	.datad(\BUS[8]~71_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~2 .lut_mask = 16'h0002;
defparam \cc|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneii_lcell_comb \mc|Equal1~0 (
// Equation(s):
// \mc|Equal1~0_combout  = (!\mar|out[1]~_Duplicate_1_regout  & !\mar|out[2]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mar|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal1~0 .lut_mask = 16'h000F;
defparam \mc|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \control|Mux5~1 (
// Equation(s):
// \control|Mux5~1_combout  = (\cc|ccReg|out[2]~_Duplicate_1_regout  & ((\ir|out[11]~_Duplicate_1_regout ) # ((\cc|ccReg|out[1]~_Duplicate_1_regout  & \ir|out[10]~_Duplicate_1_regout )))) # (!\cc|ccReg|out[2]~_Duplicate_1_regout  & 
// (\cc|ccReg|out[1]~_Duplicate_1_regout  & (\ir|out[10]~_Duplicate_1_regout )))

	.dataa(\cc|ccReg|out[2]~_Duplicate_1_regout ),
	.datab(\cc|ccReg|out[1]~_Duplicate_1_regout ),
	.datac(\ir|out[10]~_Duplicate_1_regout ),
	.datad(\ir|out[11]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~1 .lut_mask = 16'hEAC0;
defparam \control|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = (\ir|out[15]~_Duplicate_1_regout  & ((\ir|out[14]~_Duplicate_1_regout  $ (\ir|out[12]~_Duplicate_1_regout )) # (!\ir|out[13]~_Duplicate_1_regout ))) # (!\ir|out[15]~_Duplicate_1_regout  & (!\ir|out[12]~_Duplicate_1_regout  & 
// ((\ir|out[14]~_Duplicate_1_regout ) # (\ir|out[13]~_Duplicate_1_regout ))))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3~0 .lut_mask = 16'h2ADE;
defparam \control|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \control|Mux3~0 (
// Equation(s):
// \control|Mux3~0_combout  = (!\control|Decoder6~5_combout  & ((\control|Decoder6~6_combout  & (!\control|WideOr3~0_combout )) # (!\control|Decoder6~6_combout  & ((\control|WideOr7~2_combout )))))

	.dataa(\control|WideOr3~0_combout ),
	.datab(\control|Decoder6~6_combout ),
	.datac(\control|Decoder6~5_combout ),
	.datad(\control|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\control|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux3~0 .lut_mask = 16'h0704;
defparam \control|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \control|WideOr2~0 (
// Equation(s):
// \control|WideOr2~0_combout  = (\ir|out[13]~_Duplicate_1_regout  & (\ir|out[14]~_Duplicate_1_regout  $ (((\ir|out[15]~_Duplicate_1_regout ) # (!\ir|out[12]~_Duplicate_1_regout ))))) # (!\ir|out[13]~_Duplicate_1_regout  & (\ir|out[15]~_Duplicate_1_regout  & 
// (\ir|out[12]~_Duplicate_1_regout )))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[13]~_Duplicate_1_regout ),
	.datac(\ir|out[12]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2~0 .lut_mask = 16'h60AC;
defparam \control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = (\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[14]~_Duplicate_1_regout  & (!\ir|out[15]~_Duplicate_1_regout )) # (!\ir|out[14]~_Duplicate_1_regout  & ((\ir|out[12]~_Duplicate_1_regout )))))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'h7040;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \control|WideOr0~0 (
// Equation(s):
// \control|WideOr0~0_combout  = (\ir|out[14]~_Duplicate_1_regout  & ((\ir|out[13]~_Duplicate_1_regout  & (\ir|out[15]~_Duplicate_1_regout )) # (!\ir|out[13]~_Duplicate_1_regout  & ((!\ir|out[12]~_Duplicate_1_regout )))))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr0~0 .lut_mask = 16'h808C;
defparam \control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \REG|Equal0~6 (
// Equation(s):
// \REG|Equal0~6_combout  = (!\sel_DR[0]~0_combout  & (!\sel_DR[2]~2_combout  & (\control|WideOr17~2_combout  & !\sel_DR[1]~1_combout )))

	.dataa(\sel_DR[0]~0_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\control|WideOr17~2_combout ),
	.datad(\sel_DR[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~6 .lut_mask = 16'h0010;
defparam \REG|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneii_lcell_comb \mc|WideOr0~0 (
// Equation(s):
// \mc|WideOr0~0_combout  = (\mar|out[3]~_Duplicate_1_regout  & (\mar|out[4]~_Duplicate_1_regout  & ((\mar|out[2]~_Duplicate_1_regout ) # (\mar|out[1]~_Duplicate_1_regout ))))

	.dataa(\mar|out[3]~_Duplicate_1_regout ),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mar|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|WideOr0~0 .lut_mask = 16'hA800;
defparam \mc|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \REG|create_regs[6].r|out[0]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[0]~feeder_combout  = \ir|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[0]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \REG|create_regs[7].r|out[0]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[0]~feeder_combout  = \ir|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[0]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \REG|create_regs[3].r|out[0]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[0]~feeder_combout  = \ir|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[0]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \REG|create_regs[3].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \REG|create_regs[1].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N28
cycloneii_lcell_comb \REG|create_regs[6].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \REG|create_regs[2].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \REG|create_regs[1].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \REG|create_regs[2].r|out[3]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[3]~feeder_combout  = \ir|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~4_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[3]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \REG|create_regs[7].r|out[3]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[3]~feeder_combout  = \ir|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~4_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[3]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \REG|create_regs[1].r|out[3]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[3]~feeder_combout  = \ir|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~4_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[3]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \REG|create_regs[4].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \REG|create_regs[7].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \REG|create_regs[2].r|out[5]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[5]~feeder_combout  = \ir|out~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~6_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[5]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \REG|create_regs[1].r|out[7]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[7]~feeder_combout  = \ir|out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~8_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \REG|create_regs[6].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \REG|create_regs[2].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \REG|create_regs[1].r|out[11]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[11]~feeder_combout  = \ir|out~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~12_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[11]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \REG|create_regs[3].r|out[11]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[11]~feeder_combout  = \ir|out~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~12_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[11]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \REG|create_regs[1].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \REG|create_regs[7].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \REG|create_regs[7].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \REG|create_regs[1].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \REG|create_regs[2].r|out[14]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[14]~feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \REG|create_regs[1].r|out[14]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[14]~feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \ir|out[15]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[15]~_Duplicate_1feeder_combout  = \ir|out~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~16_combout ),
	.cin(gnd),
	.combout(\ir|out[15]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[15]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[15]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
cycloneii_lcell_comb \mc|data_out[14]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[14]~_Duplicate_1feeder_combout  = \mc|data_out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~8_combout ),
	.cin(gnd),
	.combout(\mc|data_out[14]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[14]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[14]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \control|WideOr20~2 (
// Equation(s):
// \control|WideOr20~2_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout ) # (\control|stateReg|out[5]~_Duplicate_1_regout  $ (((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr20~2 .lut_mask = 16'hFF1E;
defparam \control|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \control|WideOr5~1 (
// Equation(s):
// \control|WideOr5~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ ((!\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[3]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~1 .lut_mask = 16'h9092;
defparam \control|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = (\control|Decoder6~4_combout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & \control|stateReg|out[3]~_Duplicate_1_regout )))

	.dataa(\control|Decoder6~4_combout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~0 .lut_mask = 16'h0800;
defparam \control|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \control|WideOr5~2 (
// Equation(s):
// \control|WideOr5~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|WideOr5~0_combout ) # ((\control|stateReg|out[4]~_Duplicate_1_regout  & !\control|WideOr5~1_combout ))))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr5~1_combout ),
	.datad(\control|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~2 .lut_mask = 16'h3302;
defparam \control|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \control|Decoder6~5 (
// Equation(s):
// \control|Decoder6~5_combout  = (\control|Decoder6~2_combout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|Decoder6~2_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder6~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~5 .lut_mask = 16'h0020;
defparam \control|Decoder6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \control|stateReg|out~0 (
// Equation(s):
// \control|stateReg|out~0_combout  = (!\control|Decoder6~5_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|Decoder6~5_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\control|stateReg|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~0 .lut_mask = 16'h0F00;
defparam \control|stateReg|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \control|stateReg|out~3 (
// Equation(s):
// \control|stateReg|out~3_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~6_combout  & (\control|WideOr1~0_combout )) # (!\control|Decoder6~6_combout  & ((\control|WideOr5~2_combout )))))

	.dataa(\control|WideOr1~0_combout ),
	.datab(\control|Decoder6~6_combout ),
	.datac(\control|WideOr5~2_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~3 .lut_mask = 16'hB800;
defparam \control|stateReg|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \control|stateReg|out[4]~_Duplicate_1 (
	.clk(\CLOCK_50~combout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \control|WideOr20~3 (
// Equation(s):
// \control|WideOr20~3_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout ) # ((\control|WideOr20~2_combout ) # (\control|stateReg|out[4]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|WideOr20~2_combout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr20~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr20~3 .lut_mask = 16'hFFFC;
defparam \control|WideOr20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \control|drALU~0 (
// Equation(s):
// \control|drALU~0_combout  = (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[3]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|stateReg|out[3]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|drALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|drALU~0 .lut_mask = 16'h0120;
defparam \control|drALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \control|drALU~1 (
// Equation(s):
// \control|drALU~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|drALU~0_combout )

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|drALU~0_combout ),
	.cin(gnd),
	.combout(\control|drALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|drALU~1 .lut_mask = 16'h3300;
defparam \control|drALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \control|WideOr21~0 (
// Equation(s):
// \control|WideOr21~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[3]~_Duplicate_1_regout ))) # 
// (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & \control|stateReg|out[3]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr21~0 .lut_mask = 16'h4002;
defparam \control|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \control|WideOr21~1 (
// Equation(s):
// \control|WideOr21~1_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  $ (!\control|stateReg|out[3]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  $ (\control|stateReg|out[3]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr21~1 .lut_mask = 16'h1824;
defparam \control|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \control|WideOr21~2 (
// Equation(s):
// \control|WideOr21~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|WideOr21~0_combout )) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|WideOr21~1_combout )))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~0_combout ),
	.datad(\control|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr21~2 .lut_mask = 16'h3120;
defparam \control|WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \BUS[0]~39 (
// Equation(s):
// \BUS[0]~39_combout  = (\control|WideOr14~3_combout ) # (((\control|drALU~1_combout ) # (\control|WideOr21~2_combout )) # (!\control|WideOr20~3_combout ))

	.dataa(\control|WideOr14~3_combout ),
	.datab(\control|WideOr20~3_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~39 .lut_mask = 16'hFFFB;
defparam \BUS[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \BUS[6]~62 (
// Equation(s):
// \BUS[6]~62_combout  = (\mdr|out[6]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(\mdr|out[6]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~62 .lut_mask = 16'hAAFF;
defparam \BUS[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \control|WideOr12~2 (
// Equation(s):
// \control|WideOr12~2_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout ) # ((\control|stateReg|out[3]~_Duplicate_1_regout ) # (\control|stateReg|out[1]~_Duplicate_1_regout  $ (\control|stateReg|out[0]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~2 .lut_mask = 16'hFFF6;
defparam \control|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout  & ((!\control|stateReg|out[0]~_Duplicate_1_regout ))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  $ 
// (!\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~0 .lut_mask = 16'h42A4;
defparam \control|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \control|WideOr13~1 (
// Equation(s):
// \control|WideOr13~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (((!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[0]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~1 .lut_mask = 16'h0A40;
defparam \control|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \control|WideOr12~1 (
// Equation(s):
// \control|WideOr12~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|WideOr12~0_combout )) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr13~1_combout )))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~0_combout ),
	.datad(\control|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~1 .lut_mask = 16'h5140;
defparam \control|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \control|WideOr12~3 (
// Equation(s):
// \control|WideOr12~3_combout  = (\control|WideOr12~1_combout ) # ((\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & !\control|WideOr12~2_combout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~2_combout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~3 .lut_mask = 16'hFF02;
defparam \control|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \control|WideOr11~1 (
// Equation(s):
// \control|WideOr11~1_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[3]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~1 .lut_mask = 16'h5890;
defparam \control|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \control|WideOr10~2 (
// Equation(s):
// \control|WideOr10~2_combout  = (!\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~2 .lut_mask = 16'h0033;
defparam \control|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \control|Decoder6~4 (
// Equation(s):
// \control|Decoder6~4_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder6~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~4 .lut_mask = 16'hF000;
defparam \control|Decoder6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \control|WideOr11~0 (
// Equation(s):
// \control|WideOr11~0_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|WideOr10~2_combout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|Decoder6~4_combout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr10~2_combout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|Decoder6~4_combout ),
	.cin(gnd),
	.combout(\control|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~0 .lut_mask = 16'h0800;
defparam \control|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \control|WideOr11~2 (
// Equation(s):
// \control|WideOr11~2_combout  = (\control|WideOr11~0_combout ) # ((!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  & \control|WideOr11~1_combout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr11~1_combout ),
	.datad(\control|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~2 .lut_mask = 16'hFF40;
defparam \control|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \ADDR2MUX[15]~11 (
// Equation(s):
// \ADDR2MUX[15]~11_combout  = (!\control|WideOr11~2_combout  & ((\control|WideOr12~3_combout  & ((\ir|out[8]~_Duplicate_1_regout ))) # (!\control|WideOr12~3_combout  & (\ir|out[10]~_Duplicate_1_regout ))))

	.dataa(\ir|out[10]~_Duplicate_1_regout ),
	.datab(\control|WideOr12~3_combout ),
	.datac(\ir|out[8]~_Duplicate_1_regout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[15]~11 .lut_mask = 16'h00E2;
defparam \ADDR2MUX[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \ADDR2MUX[15]~12 (
// Equation(s):
// \ADDR2MUX[15]~12_combout  = (\ADDR2MUX[15]~11_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & (\control|WideOr11~2_combout  & !\control|WideOr12~3_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr11~2_combout ),
	.datac(\control|WideOr12~3_combout ),
	.datad(\ADDR2MUX[15]~11_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[15]~12 .lut_mask = 16'hFF08;
defparam \ADDR2MUX[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \control|WideOr15~2 (
// Equation(s):
// \control|WideOr15~2_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # ((!\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[2]~_Duplicate_1_regout  $ (\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~2 .lut_mask = 16'hBDBE;
defparam \control|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \control|WideOr15~3 (
// Equation(s):
// \control|WideOr15~3_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout ) # ((\control|WideOr15~2_combout ) # (\control|stateReg|out[3]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr15~2_combout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~3 .lut_mask = 16'hFFFC;
defparam \control|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \control|Decoder6~2 (
// Equation(s):
// \control|Decoder6~2_combout  = (!\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & !\control|stateReg|out[0]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder6~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~2 .lut_mask = 16'h0003;
defparam \control|Decoder6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \control|Decoder6~7 (
// Equation(s):
// \control|Decoder6~7_combout  = (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|Decoder6~2_combout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|Decoder6~2_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~7 .lut_mask = 16'h0100;
defparam \control|Decoder6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \pc|out[7]~0 (
// Equation(s):
// \pc|out[7]~0_combout  = (!\control|WideOr15~3_combout  & ((\control|WideOr10~4_combout ) # (\control|Decoder6~7_combout )))

	.dataa(\control|WideOr10~4_combout ),
	.datab(\control|WideOr15~3_combout ),
	.datac(\control|Decoder6~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[7]~0 .lut_mask = 16'h3232;
defparam \pc|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \pc|out[7]~1 (
// Equation(s):
// \pc|out[7]~1_combout  = (\control|WideOr15~3_combout ) # ((\control|WideOr10~4_combout  & !\control|Decoder6~7_combout ))

	.dataa(\control|WideOr10~4_combout ),
	.datab(\control|WideOr15~3_combout ),
	.datac(\control|Decoder6~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[7]~1 .lut_mask = 16'hCECE;
defparam \pc|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \control|WideOr19~0 (
// Equation(s):
// \control|WideOr19~0_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19~0 .lut_mask = 16'h0890;
defparam \control|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \control|WideOr19~1 (
// Equation(s):
// \control|WideOr19~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout ) # ((!\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (\control|stateReg|out[0]~_Duplicate_1_regout  $ (((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[3]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19~1 .lut_mask = 16'h9B9E;
defparam \control|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \control|WideOr19~2 (
// Equation(s):
// \control|WideOr19~2_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr19~1_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|WideOr19~0_combout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr19~0_combout ),
	.datac(\control|WideOr19~1_combout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19~2 .lut_mask = 16'hFABB;
defparam \control|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \control|WideOr23~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\control|WideOr23~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|WideOr23~clkctrl_outclk ));
// synopsys translate_off
defparam \control|WideOr23~clkctrl .clock_type = "global clock";
defparam \control|WideOr23~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \control|WideOr18~1 (
// Equation(s):
// \control|WideOr18~1_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\control|WideOr18~0_combout  & ((!\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|stateReg|out[2]~_Duplicate_1_regout ))) # (!\control|WideOr18~0_combout  & 
// ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|WideOr18~0_combout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~1 .lut_mask = 16'hFF7E;
defparam \control|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneii_lcell_comb \BUS[0]~40 (
// Equation(s):
// \BUS[0]~40_combout  = (\BUS[0]~38_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[0]~38_combout ),
	.cin(gnd),
	.combout(\BUS[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~40 .lut_mask = 16'hFF0F;
defparam \BUS[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N26
cycloneii_lcell_comb \mar|out~0 (
// Equation(s):
// \mar|out~0_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[0]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[0]~40_combout )))))

	.dataa(\mar|out[0]~_Duplicate_1_regout ),
	.datab(\control|WideOr18~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[0]~40_combout ),
	.cin(gnd),
	.combout(\mar|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~0 .lut_mask = 16'hB080;
defparam \mar|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N8
cycloneii_lcell_comb \mar|out[1]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[1]~_Duplicate_1feeder_combout  = \mar|out~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~1_combout ),
	.cin(gnd),
	.combout(\mar|out[1]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[1]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[1]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y1_N9
cycloneii_lcell_ff \mar|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[1]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \BUS[1]~44 (
// Equation(s):
// \BUS[1]~44_combout  = (\BUS[1]~43_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(\BUS[0]~39_combout ),
	.datac(vcc),
	.datad(\BUS[1]~43_combout ),
	.cin(gnd),
	.combout(\BUS[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~44 .lut_mask = 16'hFF33;
defparam \BUS[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N2
cycloneii_lcell_comb \mar|out~1 (
// Equation(s):
// \mar|out~1_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[1]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[1]~44_combout )))))

	.dataa(\control|WideOr18~1_combout ),
	.datab(\KEY~combout [0]),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\BUS[1]~44_combout ),
	.cin(gnd),
	.combout(\mar|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~1 .lut_mask = 16'hC480;
defparam \mar|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N0
cycloneii_lcell_comb \mar|out[2]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[2]~_Duplicate_1feeder_combout  = \mar|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~2_combout ),
	.cin(gnd),
	.combout(\mar|out[2]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[2]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[2]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N1
cycloneii_lcell_ff \mar|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[2]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[2]~_Duplicate_1_regout ));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \ir|out~7 (
// Equation(s):
// \ir|out~7_combout  = (\KEY~combout [0] & \BUS[6]~64_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\BUS[6]~64_combout ),
	.cin(gnd),
	.combout(\ir|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~7 .lut_mask = 16'hCC00;
defparam \ir|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \ir|out[6]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[6]~_Duplicate_1feeder_combout  = \ir|out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~7_combout ),
	.cin(gnd),
	.combout(\ir|out[6]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[6]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[6]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \control|Decoder6~3 (
// Equation(s):
// \control|Decoder6~3_combout  = (\control|Decoder6~2_combout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|Decoder6~2_combout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder6~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~3 .lut_mask = 16'h0200;
defparam \control|Decoder6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \ir|out[6]~1 (
// Equation(s):
// \ir|out[6]~1_combout  = (\control|Decoder6~3_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\control|Decoder6~3_combout ),
	.cin(gnd),
	.combout(\ir|out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[6]~1 .lut_mask = 16'hFF0F;
defparam \ir|out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N3
cycloneii_lcell_ff \ir|out[6]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out[6]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \ir|out~10 (
// Equation(s):
// \ir|out~10_combout  = (\KEY~combout [0] & ((\BUS[9]~75_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\BUS[9]~75_combout ),
	.cin(gnd),
	.combout(\ir|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~10 .lut_mask = 16'hCC44;
defparam \ir|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N25
cycloneii_lcell_ff \ir|out[9]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X16_Y25_N16
cycloneii_lcell_comb \ir|out~2 (
// Equation(s):
// \ir|out~2_combout  = (\KEY~combout [0] & ((\BUS[1]~43_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[1]~43_combout ),
	.cin(gnd),
	.combout(\ir|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~2 .lut_mask = 16'hAA0A;
defparam \ir|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N15
cycloneii_lcell_ff \ir|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y26_N26
cycloneii_lcell_comb \ir|out~0 (
// Equation(s):
// \ir|out~0_combout  = (\KEY~combout [0] & ((\BUS[0]~38_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[0]~38_combout ),
	.cin(gnd),
	.combout(\ir|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~0 .lut_mask = 16'hCC0C;
defparam \ir|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N17
cycloneii_lcell_ff \ir|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X1_Y19_N22
cycloneii_lcell_comb \ir|out~3 (
// Equation(s):
// \ir|out~3_combout  = (\KEY~combout [0] & ((\BUS[2]~47_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[2]~47_combout ),
	.cin(gnd),
	.combout(\ir|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~3 .lut_mask = 16'hCC0C;
defparam \ir|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N29
cycloneii_lcell_ff \ir|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \sel_SR1~0 (
// Equation(s):
// \sel_SR1~0_combout  = (\ir|out[3]~_Duplicate_1_regout  & (\ir|out[2]~_Duplicate_1_regout  & ((!\ir|out[0]~_Duplicate_1_regout ) # (!\ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\ir|out[3]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\ir|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\sel_SR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1~0 .lut_mask = 16'h2A00;
defparam \sel_SR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \sel_SR1[0]~1 (
// Equation(s):
// \sel_SR1[0]~1_combout  = (\sel_SR1~0_combout  & ((\ir|out[9]~_Duplicate_1_regout ))) # (!\sel_SR1~0_combout  & (\ir|out[6]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[6]~_Duplicate_1_regout ),
	.datac(\ir|out[9]~_Duplicate_1_regout ),
	.datad(\sel_SR1~0_combout ),
	.cin(gnd),
	.combout(\sel_SR1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[0]~1 .lut_mask = 16'hF0CC;
defparam \sel_SR1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \ir|out~4 (
// Equation(s):
// \ir|out~4_combout  = (\KEY~combout [0] & ((\BUS[3]~51_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[3]~51_combout ),
	.cin(gnd),
	.combout(\ir|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~4 .lut_mask = 16'hAA0A;
defparam \ir|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N5
cycloneii_lcell_ff \REG|create_regs[5].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [3]));

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \control|WideOr17~1 (
// Equation(s):
// \control|WideOr17~1_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout ) # (\control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr17~1 .lut_mask = 16'hFFF0;
defparam \control|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \control|WideOr17~0 (
// Equation(s):
// \control|WideOr17~0_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout ) # ((\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  $ (((!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[4]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr17~0 .lut_mask = 16'hEDB0;
defparam \control|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \control|WideOr17~2 (
// Equation(s):
// \control|WideOr17~2_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|WideOr17~1_combout  & (\control|WideOr17~0_combout  $ (\control|stateReg|out[5]~_Duplicate_1_regout )))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// (!\control|WideOr17~0_combout  & (\control|WideOr17~1_combout  $ (\control|stateReg|out[5]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|WideOr17~1_combout ),
	.datac(\control|WideOr17~0_combout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr17~2 .lut_mask = 16'h0324;
defparam \control|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N4
cycloneii_lcell_comb \mar|out[5]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[5]~_Duplicate_1feeder_combout  = \mar|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~5_combout ),
	.cin(gnd),
	.combout(\mar|out[5]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[5]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[5]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y1_N5
cycloneii_lcell_ff \mar|out[5]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[5]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \BUS[5]~60 (
// Equation(s):
// \BUS[5]~60_combout  = (\BUS[5]~59_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[5]~59_combout ),
	.cin(gnd),
	.combout(\BUS[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~60 .lut_mask = 16'hFF0F;
defparam \BUS[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N26
cycloneii_lcell_comb \mar|out~5 (
// Equation(s):
// \mar|out~5_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[5]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[5]~60_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\control|WideOr18~1_combout ),
	.datac(\mar|out[5]~_Duplicate_1_regout ),
	.datad(\BUS[5]~60_combout ),
	.cin(gnd),
	.combout(\mar|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~5 .lut_mask = 16'hA280;
defparam \mar|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \control|Decoder5~1 (
// Equation(s):
// \control|Decoder5~1_combout  = (\control|Decoder5~0_combout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|stateReg|out[3]~_Duplicate_1_regout )))

	.dataa(\control|Decoder5~0_combout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder5~1 .lut_mask = 16'h0200;
defparam \control|Decoder5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneii_lcell_comb \ir|out~8 (
// Equation(s):
// \ir|out~8_combout  = (\KEY~combout [0] & ((\BUS[7]~67_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[7]~67_combout ),
	.cin(gnd),
	.combout(\ir|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~8 .lut_mask = 16'hCC0C;
defparam \ir|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \REG|create_regs[3].r|out[7]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[7]~feeder_combout  = \ir|out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~8_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \sel_DR[0]~0 (
// Equation(s):
// \sel_DR[0]~0_combout  = (\ir|out[9]~_Duplicate_1_regout ) # (\Equal0~0_combout )

	.dataa(\ir|out[9]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[0]~0 .lut_mask = 16'hFFAA;
defparam \sel_DR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \REG|Equal0~7 (
// Equation(s):
// \REG|Equal0~7_combout  = (\control|WideOr17~2_combout  & (!\sel_DR[2]~2_combout  & (\sel_DR[1]~1_combout  & \sel_DR[0]~0_combout )))

	.dataa(\control|WideOr17~2_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\sel_DR[1]~1_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~7 .lut_mask = 16'h2000;
defparam \REG|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \REG|create_regs[3].r|out[10]~0 (
// Equation(s):
// \REG|create_regs[3].r|out[10]~0_combout  = (\REG|Equal0~7_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~7_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[10]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[3].r|out[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N7
cycloneii_lcell_ff \REG|create_regs[3].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [7]));

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \REG|Equal0~4 (
// Equation(s):
// \REG|Equal0~4_combout  = (\control|WideOr17~2_combout  & (!\sel_DR[2]~2_combout  & (\sel_DR[1]~1_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\control|WideOr17~2_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\sel_DR[1]~1_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~4 .lut_mask = 16'h0020;
defparam \REG|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \REG|create_regs[2].r|out[7]~0 (
// Equation(s):
// \REG|create_regs[2].r|out[7]~0_combout  = (\REG|Equal0~4_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[7]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[2].r|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N11
cycloneii_lcell_ff \REG|create_regs[2].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [7]));

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \REG|create_regs[0].r|out[15]~0 (
// Equation(s):
// \REG|create_regs[0].r|out[15]~0_combout  = (\REG|Equal0~6_combout ) # (!\KEY~combout [0])

	.dataa(\REG|Equal0~6_combout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG|create_regs[0].r|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[0].r|out[15]~0 .lut_mask = 16'hAFAF;
defparam \REG|create_regs[0].r|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N1
cycloneii_lcell_ff \REG|create_regs[0].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [7]));

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \REG|Mux8~2 (
// Equation(s):
// \REG|Mux8~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [7]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [7] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [7]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [7]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \REG|Mux8~3 (
// Equation(s):
// \REG|Mux8~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux8~2_combout  & (\REG|create_regs[3].r|out [7])) # (!\REG|Mux8~2_combout  & ((\REG|create_regs[2].r|out [7]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux8~2_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[3].r|out [7]),
	.datac(\REG|create_regs[2].r|out [7]),
	.datad(\REG|Mux8~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~3 .lut_mask = 16'hDDA0;
defparam \REG|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N13
cycloneii_lcell_ff \REG|create_regs[5].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [7]));

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \REG|Equal0~2 (
// Equation(s):
// \REG|Equal0~2_combout  = (!\sel_DR[1]~1_combout  & (\sel_DR[2]~2_combout  & (\control|WideOr17~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\control|WideOr17~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~2 .lut_mask = 16'h0040;
defparam \REG|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \REG|create_regs[4].r|out[13]~0 (
// Equation(s):
// \REG|create_regs[4].r|out[13]~0_combout  = (\REG|Equal0~2_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\REG|Equal0~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[13]~0 .lut_mask = 16'hFF33;
defparam \REG|create_regs[4].r|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N31
cycloneii_lcell_ff \REG|create_regs[4].r|out[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [7]));

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \REG|Mux8~0 (
// Equation(s):
// \REG|Mux8~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [7])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [7])))))

	.dataa(\REG|create_regs[6].r|out [7]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [7]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~0 .lut_mask = 16'hEE30;
defparam \REG|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \REG|Mux8~1 (
// Equation(s):
// \REG|Mux8~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux8~0_combout  & (\REG|create_regs[7].r|out [7])) # (!\REG|Mux8~0_combout  & ((\REG|create_regs[5].r|out [7]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux8~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [7]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [7]),
	.datad(\REG|Mux8~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \REG|Mux8~4 (
// Equation(s):
// \REG|Mux8~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux8~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux8~3_combout ))

	.dataa(\sel_SR1[2]~3_combout ),
	.datab(vcc),
	.datac(\REG|Mux8~3_combout ),
	.datad(\REG|Mux8~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~4 .lut_mask = 16'hFA50;
defparam \REG|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \alu|AND[7] (
// Equation(s):
// \alu|AND [7] = (\REG|Mux8~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\REG|Mux8~4_combout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|AND [7]),
	.cout());
// synopsys translate_off
defparam \alu|AND[7] .lut_mask = 16'hA0F0;
defparam \alu|AND[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \SR2MUX[7]~10 (
// Equation(s):
// \SR2MUX[7]~10_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux8~4_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux8~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~10 .lut_mask = 16'hAFA0;
defparam \SR2MUX[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N13
cycloneii_lcell_ff \REG|create_regs[2].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [6]));

// Location: LCFF_X20_Y15_N15
cycloneii_lcell_ff \REG|create_regs[3].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [6]));

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \REG|Mux9~3 (
// Equation(s):
// \REG|Mux9~3_combout  = (\REG|Mux9~2_combout  & (((\REG|create_regs[3].r|out [6]) # (!\sel_SR1[1]~2_combout )))) # (!\REG|Mux9~2_combout  & (\REG|create_regs[2].r|out [6] & ((\sel_SR1[1]~2_combout ))))

	.dataa(\REG|Mux9~2_combout ),
	.datab(\REG|create_regs[2].r|out [6]),
	.datac(\REG|create_regs[3].r|out [6]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~3 .lut_mask = 16'hE4AA;
defparam \REG|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \REG|Equal0~3 (
// Equation(s):
// \REG|Equal0~3_combout  = (\sel_DR[0]~0_combout  & (\sel_DR[2]~2_combout  & (\control|WideOr17~2_combout  & \sel_DR[1]~1_combout )))

	.dataa(\sel_DR[0]~0_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\control|WideOr17~2_combout ),
	.datad(\sel_DR[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~3 .lut_mask = 16'h8000;
defparam \REG|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \REG|create_regs[7].r|out[11]~0 (
// Equation(s):
// \REG|create_regs[7].r|out[11]~0_combout  = (\REG|Equal0~3_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\REG|Equal0~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[11]~0 .lut_mask = 16'hFF33;
defparam \REG|create_regs[7].r|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N13
cycloneii_lcell_ff \REG|create_regs[7].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [6]));

// Location: LCFF_X19_Y15_N15
cycloneii_lcell_ff \REG|create_regs[5].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [6]));

// Location: LCFF_X20_Y18_N23
cycloneii_lcell_ff \REG|create_regs[4].r|out[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [6]));

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \REG|Mux9~0 (
// Equation(s):
// \REG|Mux9~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [6])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [6])))))

	.dataa(\REG|create_regs[6].r|out [6]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [6]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~0 .lut_mask = 16'hEE30;
defparam \REG|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \REG|Mux9~1 (
// Equation(s):
// \REG|Mux9~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux9~0_combout  & (\REG|create_regs[7].r|out [6])) # (!\REG|Mux9~0_combout  & ((\REG|create_regs[5].r|out [6]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux9~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[7].r|out [6]),
	.datac(\REG|create_regs[5].r|out [6]),
	.datad(\REG|Mux9~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~1 .lut_mask = 16'hDDA0;
defparam \REG|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \REG|Mux9~4 (
// Equation(s):
// \REG|Mux9~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux9~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux9~3_combout ),
	.datad(\REG|Mux9~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~4 .lut_mask = 16'hFC30;
defparam \REG|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \SR2MUX[6]~9 (
// Equation(s):
// \SR2MUX[6]~9_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux9~4_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux9~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~9 .lut_mask = 16'hAFA0;
defparam \SR2MUX[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \ir|out~5 (
// Equation(s):
// \ir|out~5_combout  = (\KEY~combout [0] & ((\BUS[4]~55_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[4]~55_combout ),
	.cin(gnd),
	.combout(\ir|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~5 .lut_mask = 16'hCC0C;
defparam \ir|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N17
cycloneii_lcell_ff \ir|out[4]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \SR2MUX[5]~8 (
// Equation(s):
// \SR2MUX[5]~8_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux10~4_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\REG|Mux10~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~8 .lut_mask = 16'hF5A0;
defparam \SR2MUX[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N11
cycloneii_lcell_ff \REG|create_regs[3].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [4]));

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \REG|create_regs[1].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N13
cycloneii_lcell_ff \REG|create_regs[1].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [4]));

// Location: LCFF_X20_Y15_N1
cycloneii_lcell_ff \REG|create_regs[0].r|out[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [4]));

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \REG|Mux11~2 (
// Equation(s):
// \REG|Mux11~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [4]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [4] & !\sel_SR1[1]~2_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[1].r|out [4]),
	.datac(\REG|create_regs[0].r|out [4]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~2 .lut_mask = 16'hAAD8;
defparam \REG|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \REG|Mux11~3 (
// Equation(s):
// \REG|Mux11~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux11~2_combout  & ((\REG|create_regs[3].r|out [4]))) # (!\REG|Mux11~2_combout  & (\REG|create_regs[2].r|out [4])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux11~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [4]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [4]),
	.datad(\REG|Mux11~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~3 .lut_mask = 16'hF388;
defparam \REG|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \REG|Mux11~4 (
// Equation(s):
// \REG|Mux11~4_combout  = (\sel_SR1[2]~3_combout  & (\REG|Mux11~1_combout )) # (!\sel_SR1[2]~3_combout  & ((\REG|Mux11~3_combout )))

	.dataa(\REG|Mux11~1_combout ),
	.datab(vcc),
	.datac(\sel_SR1[2]~3_combout ),
	.datad(\REG|Mux11~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~4 .lut_mask = 16'hAFA0;
defparam \REG|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \SR2MUX[2]~4 (
// Equation(s):
// \SR2MUX[2]~4_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[2]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\sel_SR1[2]~3_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[2]~_Duplicate_1_regout ),
	.datad(\sel_SR1[2]~3_combout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~4 .lut_mask = 16'hF5A0;
defparam \SR2MUX[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N27
cycloneii_lcell_ff \REG|create_regs[3].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [2]));

// Location: LCFF_X23_Y16_N13
cycloneii_lcell_ff \REG|create_regs[0].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [2]));

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \REG|Mux13~2 (
// Equation(s):
// \REG|Mux13~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [2]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [2] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [2]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [2]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \REG|Mux13~3 (
// Equation(s):
// \REG|Mux13~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux13~2_combout  & ((\REG|create_regs[3].r|out [2]))) # (!\REG|Mux13~2_combout  & (\REG|create_regs[2].r|out [2])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux13~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [2]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [2]),
	.datad(\REG|Mux13~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~3 .lut_mask = 16'hF388;
defparam \REG|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \REG|create_regs[5].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [2]));

// Location: LCFF_X20_Y18_N25
cycloneii_lcell_ff \REG|create_regs[4].r|out[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [2]));

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \REG|Mux13~0 (
// Equation(s):
// \REG|Mux13~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [2])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [2])))))

	.dataa(\REG|create_regs[6].r|out [2]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [2]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~0 .lut_mask = 16'hEE30;
defparam \REG|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \REG|Mux13~1 (
// Equation(s):
// \REG|Mux13~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux13~0_combout  & (\REG|create_regs[7].r|out [2])) # (!\REG|Mux13~0_combout  & ((\REG|create_regs[5].r|out [2]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux13~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [2]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [2]),
	.datad(\REG|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \SR2MUX[2]~5 (
// Equation(s):
// \SR2MUX[2]~5_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\SR2MUX[2]~4_combout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\SR2MUX[2]~4_combout  & ((\REG|Mux13~1_combout ))) # (!\SR2MUX[2]~4_combout  & (\REG|Mux13~3_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\SR2MUX[2]~4_combout ),
	.datac(\REG|Mux13~3_combout ),
	.datad(\REG|Mux13~1_combout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~5 .lut_mask = 16'hDC98;
defparam \SR2MUX[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \SR2MUX[1]~2 (
// Equation(s):
// \SR2MUX[1]~2_combout  = (\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ))) # (!\ir|out[5]~_Duplicate_1_regout  & (\sel_SR1[2]~3_combout ))

	.dataa(vcc),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\sel_SR1[2]~3_combout ),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~2 .lut_mask = 16'hFC30;
defparam \SR2MUX[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N5
cycloneii_lcell_ff \REG|create_regs[2].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [1]));

// Location: LCFF_X20_Y19_N11
cycloneii_lcell_ff \REG|create_regs[0].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [1]));

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \REG|Mux14~2 (
// Equation(s):
// \REG|Mux14~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [1])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [1])))))

	.dataa(\REG|create_regs[1].r|out [1]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[0].r|out [1]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~2 .lut_mask = 16'hEE30;
defparam \REG|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \REG|Mux14~3 (
// Equation(s):
// \REG|Mux14~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux14~2_combout  & (\REG|create_regs[3].r|out [1])) # (!\REG|Mux14~2_combout  & ((\REG|create_regs[2].r|out [1]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux14~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [1]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[2].r|out [1]),
	.datad(\REG|Mux14~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N1
cycloneii_lcell_ff \REG|create_regs[7].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [1]));

// Location: LCFF_X19_Y17_N23
cycloneii_lcell_ff \REG|create_regs[5].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [1]));

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \REG|Equal0~1 (
// Equation(s):
// \REG|Equal0~1_combout  = (\sel_DR[1]~1_combout  & (\sel_DR[2]~2_combout  & (\control|WideOr17~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\control|WideOr17~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~1 .lut_mask = 16'h0080;
defparam \REG|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \REG|create_regs[6].r|out[13]~0 (
// Equation(s):
// \REG|create_regs[6].r|out[13]~0_combout  = (\REG|Equal0~1_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\REG|Equal0~1_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[13]~0 .lut_mask = 16'hFF33;
defparam \REG|create_regs[6].r|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N7
cycloneii_lcell_ff \REG|create_regs[6].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [1]));

// Location: LCFF_X16_Y25_N21
cycloneii_lcell_ff \REG|create_regs[4].r|out[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [1]));

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \REG|Mux14~0 (
// Equation(s):
// \REG|Mux14~0_combout  = (\sel_SR1[0]~1_combout  & (\sel_SR1[1]~2_combout )) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [1])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [1])))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[6].r|out [1]),
	.datad(\REG|create_regs[4].r|out [1]),
	.cin(gnd),
	.combout(\REG|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~0 .lut_mask = 16'hD9C8;
defparam \REG|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \REG|Mux14~1 (
// Equation(s):
// \REG|Mux14~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux14~0_combout  & (\REG|create_regs[7].r|out [1])) # (!\REG|Mux14~0_combout  & ((\REG|create_regs[5].r|out [1]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux14~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[7].r|out [1]),
	.datac(\REG|create_regs[5].r|out [1]),
	.datad(\REG|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~1 .lut_mask = 16'hDDA0;
defparam \REG|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \SR2MUX[1]~3 (
// Equation(s):
// \SR2MUX[1]~3_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\SR2MUX[1]~2_combout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\SR2MUX[1]~2_combout  & ((\REG|Mux14~1_combout ))) # (!\SR2MUX[1]~2_combout  & (\REG|Mux14~3_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\SR2MUX[1]~2_combout ),
	.datac(\REG|Mux14~3_combout ),
	.datad(\REG|Mux14~1_combout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~3 .lut_mask = 16'hDC98;
defparam \SR2MUX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N15
cycloneii_lcell_ff \REG|create_regs[5].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [0]));

// Location: LCFF_X19_Y19_N3
cycloneii_lcell_ff \REG|create_regs[4].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [0]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \REG|Mux15~0 (
// Equation(s):
// \REG|Mux15~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [0])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [0])))))

	.dataa(\REG|create_regs[6].r|out [0]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [0]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~0 .lut_mask = 16'hEE30;
defparam \REG|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \REG|Mux15~1 (
// Equation(s):
// \REG|Mux15~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux15~0_combout  & (\REG|create_regs[7].r|out [0])) # (!\REG|Mux15~0_combout  & ((\REG|create_regs[5].r|out [0]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux15~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [0]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [0]),
	.datad(\REG|Mux15~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N29
cycloneii_lcell_ff \REG|create_regs[2].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [0]));

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \REG|create_regs[0].r|out[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [0]));

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \REG|Mux15~2 (
// Equation(s):
// \REG|Mux15~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [0]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [0] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [0]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [0]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \REG|Mux15~3 (
// Equation(s):
// \REG|Mux15~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux15~2_combout  & (\REG|create_regs[3].r|out [0])) # (!\REG|Mux15~2_combout  & ((\REG|create_regs[2].r|out [0]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux15~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [0]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[2].r|out [0]),
	.datad(\REG|Mux15~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \REG|Mux15~4 (
// Equation(s):
// \REG|Mux15~4_combout  = (\sel_SR1[2]~3_combout  & (\REG|Mux15~1_combout )) # (!\sel_SR1[2]~3_combout  & ((\REG|Mux15~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux15~1_combout ),
	.datad(\REG|Mux15~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \alu|ADD[0]~0 (
// Equation(s):
// \alu|ADD[0]~0_combout  = (\SR2MUX[0]~1_combout  & (\REG|Mux15~4_combout  $ (VCC))) # (!\SR2MUX[0]~1_combout  & (\REG|Mux15~4_combout  & VCC))
// \alu|ADD[0]~1  = CARRY((\SR2MUX[0]~1_combout  & \REG|Mux15~4_combout ))

	.dataa(\SR2MUX[0]~1_combout ),
	.datab(\REG|Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ADD[0]~0_combout ),
	.cout(\alu|ADD[0]~1 ));
// synopsys translate_off
defparam \alu|ADD[0]~0 .lut_mask = 16'h6688;
defparam \alu|ADD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \alu|ADD[1]~2 (
// Equation(s):
// \alu|ADD[1]~2_combout  = (\REG|Mux14~4_combout  & ((\SR2MUX[1]~3_combout  & (\alu|ADD[0]~1  & VCC)) # (!\SR2MUX[1]~3_combout  & (!\alu|ADD[0]~1 )))) # (!\REG|Mux14~4_combout  & ((\SR2MUX[1]~3_combout  & (!\alu|ADD[0]~1 )) # (!\SR2MUX[1]~3_combout  & 
// ((\alu|ADD[0]~1 ) # (GND)))))
// \alu|ADD[1]~3  = CARRY((\REG|Mux14~4_combout  & (!\SR2MUX[1]~3_combout  & !\alu|ADD[0]~1 )) # (!\REG|Mux14~4_combout  & ((!\alu|ADD[0]~1 ) # (!\SR2MUX[1]~3_combout ))))

	.dataa(\REG|Mux14~4_combout ),
	.datab(\SR2MUX[1]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[0]~1 ),
	.combout(\alu|ADD[1]~2_combout ),
	.cout(\alu|ADD[1]~3 ));
// synopsys translate_off
defparam \alu|ADD[1]~2 .lut_mask = 16'h9617;
defparam \alu|ADD[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \alu|ADD[2]~4 (
// Equation(s):
// \alu|ADD[2]~4_combout  = ((\REG|Mux13~4_combout  $ (\SR2MUX[2]~5_combout  $ (!\alu|ADD[1]~3 )))) # (GND)
// \alu|ADD[2]~5  = CARRY((\REG|Mux13~4_combout  & ((\SR2MUX[2]~5_combout ) # (!\alu|ADD[1]~3 ))) # (!\REG|Mux13~4_combout  & (\SR2MUX[2]~5_combout  & !\alu|ADD[1]~3 )))

	.dataa(\REG|Mux13~4_combout ),
	.datab(\SR2MUX[2]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[1]~3 ),
	.combout(\alu|ADD[2]~4_combout ),
	.cout(\alu|ADD[2]~5 ));
// synopsys translate_off
defparam \alu|ADD[2]~4 .lut_mask = 16'h698E;
defparam \alu|ADD[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \alu|ADD[3]~6 (
// Equation(s):
// \alu|ADD[3]~6_combout  = (\SR2MUX[3]~6_combout  & ((\REG|Mux12~4_combout  & (\alu|ADD[2]~5  & VCC)) # (!\REG|Mux12~4_combout  & (!\alu|ADD[2]~5 )))) # (!\SR2MUX[3]~6_combout  & ((\REG|Mux12~4_combout  & (!\alu|ADD[2]~5 )) # (!\REG|Mux12~4_combout  & 
// ((\alu|ADD[2]~5 ) # (GND)))))
// \alu|ADD[3]~7  = CARRY((\SR2MUX[3]~6_combout  & (!\REG|Mux12~4_combout  & !\alu|ADD[2]~5 )) # (!\SR2MUX[3]~6_combout  & ((!\alu|ADD[2]~5 ) # (!\REG|Mux12~4_combout ))))

	.dataa(\SR2MUX[3]~6_combout ),
	.datab(\REG|Mux12~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[2]~5 ),
	.combout(\alu|ADD[3]~6_combout ),
	.cout(\alu|ADD[3]~7 ));
// synopsys translate_off
defparam \alu|ADD[3]~6 .lut_mask = 16'h9617;
defparam \alu|ADD[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \alu|ADD[4]~8 (
// Equation(s):
// \alu|ADD[4]~8_combout  = ((\SR2MUX[4]~7_combout  $ (\REG|Mux11~4_combout  $ (!\alu|ADD[3]~7 )))) # (GND)
// \alu|ADD[4]~9  = CARRY((\SR2MUX[4]~7_combout  & ((\REG|Mux11~4_combout ) # (!\alu|ADD[3]~7 ))) # (!\SR2MUX[4]~7_combout  & (\REG|Mux11~4_combout  & !\alu|ADD[3]~7 )))

	.dataa(\SR2MUX[4]~7_combout ),
	.datab(\REG|Mux11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[3]~7 ),
	.combout(\alu|ADD[4]~8_combout ),
	.cout(\alu|ADD[4]~9 ));
// synopsys translate_off
defparam \alu|ADD[4]~8 .lut_mask = 16'h698E;
defparam \alu|ADD[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \alu|ADD[5]~10 (
// Equation(s):
// \alu|ADD[5]~10_combout  = (\REG|Mux10~4_combout  & ((\SR2MUX[5]~8_combout  & (\alu|ADD[4]~9  & VCC)) # (!\SR2MUX[5]~8_combout  & (!\alu|ADD[4]~9 )))) # (!\REG|Mux10~4_combout  & ((\SR2MUX[5]~8_combout  & (!\alu|ADD[4]~9 )) # (!\SR2MUX[5]~8_combout  & 
// ((\alu|ADD[4]~9 ) # (GND)))))
// \alu|ADD[5]~11  = CARRY((\REG|Mux10~4_combout  & (!\SR2MUX[5]~8_combout  & !\alu|ADD[4]~9 )) # (!\REG|Mux10~4_combout  & ((!\alu|ADD[4]~9 ) # (!\SR2MUX[5]~8_combout ))))

	.dataa(\REG|Mux10~4_combout ),
	.datab(\SR2MUX[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[4]~9 ),
	.combout(\alu|ADD[5]~10_combout ),
	.cout(\alu|ADD[5]~11 ));
// synopsys translate_off
defparam \alu|ADD[5]~10 .lut_mask = 16'h9617;
defparam \alu|ADD[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \alu|ADD[6]~12 (
// Equation(s):
// \alu|ADD[6]~12_combout  = ((\REG|Mux9~4_combout  $ (\SR2MUX[6]~9_combout  $ (!\alu|ADD[5]~11 )))) # (GND)
// \alu|ADD[6]~13  = CARRY((\REG|Mux9~4_combout  & ((\SR2MUX[6]~9_combout ) # (!\alu|ADD[5]~11 ))) # (!\REG|Mux9~4_combout  & (\SR2MUX[6]~9_combout  & !\alu|ADD[5]~11 )))

	.dataa(\REG|Mux9~4_combout ),
	.datab(\SR2MUX[6]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[5]~11 ),
	.combout(\alu|ADD[6]~12_combout ),
	.cout(\alu|ADD[6]~13 ));
// synopsys translate_off
defparam \alu|ADD[6]~12 .lut_mask = 16'h698E;
defparam \alu|ADD[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \alu|ADD[7]~14 (
// Equation(s):
// \alu|ADD[7]~14_combout  = (\REG|Mux8~4_combout  & ((\SR2MUX[7]~10_combout  & (\alu|ADD[6]~13  & VCC)) # (!\SR2MUX[7]~10_combout  & (!\alu|ADD[6]~13 )))) # (!\REG|Mux8~4_combout  & ((\SR2MUX[7]~10_combout  & (!\alu|ADD[6]~13 )) # (!\SR2MUX[7]~10_combout  & 
// ((\alu|ADD[6]~13 ) # (GND)))))
// \alu|ADD[7]~15  = CARRY((\REG|Mux8~4_combout  & (!\SR2MUX[7]~10_combout  & !\alu|ADD[6]~13 )) # (!\REG|Mux8~4_combout  & ((!\alu|ADD[6]~13 ) # (!\SR2MUX[7]~10_combout ))))

	.dataa(\REG|Mux8~4_combout ),
	.datab(\SR2MUX[7]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[6]~13 ),
	.combout(\alu|ADD[7]~14_combout ),
	.cout(\alu|ADD[7]~15 ));
// synopsys translate_off
defparam \alu|ADD[7]~14 .lut_mask = 16'h9617;
defparam \alu|ADD[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \alu|out[7]~16 (
// Equation(s):
// \alu|out[7]~16_combout  = (\control|ALUK[0]~1_combout  & ((\alu|AND [7]) # ((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~1_combout  & (((!\control|Decoder5~1_combout  & \alu|ADD[7]~14_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\alu|AND [7]),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[7]~14_combout ),
	.cin(gnd),
	.combout(\alu|out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[7]~16 .lut_mask = 16'hADA8;
defparam \alu|out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \alu|out[7]~17 (
// Equation(s):
// \alu|out[7]~17_combout  = (\control|Decoder5~1_combout  & ((\alu|out[7]~16_combout  & (\REG|Mux7~4_combout )) # (!\alu|out[7]~16_combout  & ((!\REG|Mux8~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[7]~16_combout ))))

	.dataa(\REG|Mux7~4_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\REG|Mux8~4_combout ),
	.datad(\alu|out[7]~16_combout ),
	.cin(gnd),
	.combout(\alu|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[7]~17 .lut_mask = 16'hBB0C;
defparam \alu|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \BUS[7]~66 (
// Equation(s):
// \BUS[7]~66_combout  = (\pc|out[7]~_Duplicate_1_regout  & (((\alu|out[7]~17_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[7]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[7]~17_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[7]~_Duplicate_1_regout ),
	.datab(\control|WideOr20~3_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[7]~17_combout ),
	.cin(gnd),
	.combout(\BUS[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~66 .lut_mask = 16'hEE0E;
defparam \BUS[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \control|WideOr13~0 (
// Equation(s):
// \control|WideOr13~0_combout  = (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~0 .lut_mask = 16'h1002;
defparam \control|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \control|WideOr13~2 (
// Equation(s):
// \control|WideOr13~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr13~0_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|WideOr13~1_combout ))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~1_combout ),
	.datad(\control|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~2 .lut_mask = 16'h5410;
defparam \control|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \control|WideOr13~3 (
// Equation(s):
// \control|WideOr13~3_combout  = (\control|WideOr13~2_combout ) # ((!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[5]~_Duplicate_1_regout  & \control|Decoder6~2_combout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder6~2_combout ),
	.datad(\control|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~3 .lut_mask = 16'hFF40;
defparam \control|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \ADDR1MUX[7]~7 (
// Equation(s):
// \ADDR1MUX[7]~7_combout  = (\control|WideOr13~3_combout  & (\pc|out[7]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux8~4_combout )))

	.dataa(\pc|out[7]~_Duplicate_1_regout ),
	.datab(\REG|Mux8~4_combout ),
	.datac(vcc),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[7]~7 .lut_mask = 16'hAACC;
defparam \ADDR1MUX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \REG|Mux14~4 (
// Equation(s):
// \REG|Mux14~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux14~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux14~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux14~3_combout ),
	.datad(\REG|Mux14~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~4 .lut_mask = 16'hFC30;
defparam \REG|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \ADDR1MUX[1]~1 (
// Equation(s):
// \ADDR1MUX[1]~1_combout  = (\control|WideOr13~3_combout  & (\pc|out[1]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux14~4_combout )))

	.dataa(\pc|out[1]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\REG|Mux14~4_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[1]~1 .lut_mask = 16'hAAF0;
defparam \ADDR1MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \PC_PLUS_ONE[0]~0 (
// Equation(s):
// \PC_PLUS_ONE[0]~0_combout  = \pc|out[0]~_Duplicate_1_regout  $ (VCC)
// \PC_PLUS_ONE[0]~1  = CARRY(\pc|out[0]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\pc|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_PLUS_ONE[0]~0_combout ),
	.cout(\PC_PLUS_ONE[0]~1 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[0]~0 .lut_mask = 16'h33CC;
defparam \PC_PLUS_ONE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneii_lcell_comb \pc|out~2 (
// Equation(s):
// \pc|out~2_combout  = (\pc|out[7]~1_combout  & ((\pc|out[0]~_Duplicate_1_regout ) # ((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & (((!\pc|out[7]~0_combout  & \BUS[0]~40_combout ))))

	.dataa(\pc|out[0]~_Duplicate_1_regout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\BUS[0]~40_combout ),
	.cin(gnd),
	.combout(\pc|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~2 .lut_mask = 16'hCBC8;
defparam \pc|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneii_lcell_comb \pc|out~3 (
// Equation(s):
// \pc|out~3_combout  = (\pc|out[7]~0_combout  & ((\pc|out~2_combout  & (\ADDER[0]~0_combout )) # (!\pc|out~2_combout  & ((\PC_PLUS_ONE[0]~0_combout ))))) # (!\pc|out[7]~0_combout  & (((\pc|out~2_combout ))))

	.dataa(\ADDER[0]~0_combout ),
	.datab(\PC_PLUS_ONE[0]~0_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\pc|out~2_combout ),
	.cin(gnd),
	.combout(\pc|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~3 .lut_mask = 16'hAFC0;
defparam \pc|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneii_lcell_comb \pc|out[0]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[0]~_Duplicate_1feeder_combout  = \pc|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out~3_combout ),
	.cin(gnd),
	.combout(\pc|out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \pc|out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y6_N29
cycloneii_lcell_ff \pc|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out[0]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \ADDR1MUX[0]~0 (
// Equation(s):
// \ADDR1MUX[0]~0_combout  = (\control|WideOr13~3_combout  & (\pc|out[0]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux15~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[0]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\REG|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[0]~0 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \ADDER[0]~0 (
// Equation(s):
// \ADDER[0]~0_combout  = (\ADDR2MUX[0]~0_combout  & (\ADDR1MUX[0]~0_combout  $ (VCC))) # (!\ADDR2MUX[0]~0_combout  & (\ADDR1MUX[0]~0_combout  & VCC))
// \ADDER[0]~1  = CARRY((\ADDR2MUX[0]~0_combout  & \ADDR1MUX[0]~0_combout ))

	.dataa(\ADDR2MUX[0]~0_combout ),
	.datab(\ADDR1MUX[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADDER[0]~0_combout ),
	.cout(\ADDER[0]~1 ));
// synopsys translate_off
defparam \ADDER[0]~0 .lut_mask = 16'h6688;
defparam \ADDER[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \ADDER[1]~2 (
// Equation(s):
// \ADDER[1]~2_combout  = (\ADDR2MUX[1]~1_combout  & ((\ADDR1MUX[1]~1_combout  & (\ADDER[0]~1  & VCC)) # (!\ADDR1MUX[1]~1_combout  & (!\ADDER[0]~1 )))) # (!\ADDR2MUX[1]~1_combout  & ((\ADDR1MUX[1]~1_combout  & (!\ADDER[0]~1 )) # (!\ADDR1MUX[1]~1_combout  & 
// ((\ADDER[0]~1 ) # (GND)))))
// \ADDER[1]~3  = CARRY((\ADDR2MUX[1]~1_combout  & (!\ADDR1MUX[1]~1_combout  & !\ADDER[0]~1 )) # (!\ADDR2MUX[1]~1_combout  & ((!\ADDER[0]~1 ) # (!\ADDR1MUX[1]~1_combout ))))

	.dataa(\ADDR2MUX[1]~1_combout ),
	.datab(\ADDR1MUX[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[0]~1 ),
	.combout(\ADDER[1]~2_combout ),
	.cout(\ADDER[1]~3 ));
// synopsys translate_off
defparam \ADDER[1]~2 .lut_mask = 16'h9617;
defparam \ADDER[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \PC_PLUS_ONE[1]~2 (
// Equation(s):
// \PC_PLUS_ONE[1]~2_combout  = (\pc|out[1]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[0]~1 )) # (!\pc|out[1]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[0]~1 ) # (GND)))
// \PC_PLUS_ONE[1]~3  = CARRY((!\PC_PLUS_ONE[0]~1 ) # (!\pc|out[1]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[1]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[0]~1 ),
	.combout(\PC_PLUS_ONE[1]~2_combout ),
	.cout(\PC_PLUS_ONE[1]~3 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[1]~2 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \pc|out~4 (
// Equation(s):
// \pc|out~4_combout  = (\pc|out[7]~1_combout  & (((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[1]~2_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[1]~44_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\PC_PLUS_ONE[1]~2_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\BUS[1]~44_combout ),
	.cin(gnd),
	.combout(\pc|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~4 .lut_mask = 16'hE5E0;
defparam \pc|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \pc|out~5 (
// Equation(s):
// \pc|out~5_combout  = (\pc|out[7]~1_combout  & ((\pc|out~4_combout  & ((\ADDER[1]~2_combout ))) # (!\pc|out~4_combout  & (\pc|out[1]~_Duplicate_1_regout )))) # (!\pc|out[7]~1_combout  & (((\pc|out~4_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[1]~_Duplicate_1_regout ),
	.datac(\ADDER[1]~2_combout ),
	.datad(\pc|out~4_combout ),
	.cin(gnd),
	.combout(\pc|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~5 .lut_mask = 16'hF588;
defparam \pc|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \pc|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~5_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \PC_PLUS_ONE[2]~4 (
// Equation(s):
// \PC_PLUS_ONE[2]~4_combout  = (\pc|out[2]~_Duplicate_1_regout  & (\PC_PLUS_ONE[1]~3  $ (GND))) # (!\pc|out[2]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[1]~3  & VCC))
// \PC_PLUS_ONE[2]~5  = CARRY((\pc|out[2]~_Duplicate_1_regout  & !\PC_PLUS_ONE[1]~3 ))

	.dataa(\pc|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[1]~3 ),
	.combout(\PC_PLUS_ONE[2]~4_combout ),
	.cout(\PC_PLUS_ONE[2]~5 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[2]~4 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \pc|out~6 (
// Equation(s):
// \pc|out~6_combout  = (\pc|out[7]~0_combout  & (((\pc|out[7]~1_combout )))) # (!\pc|out[7]~0_combout  & ((\pc|out[7]~1_combout  & (\pc|out[2]~_Duplicate_1_regout )) # (!\pc|out[7]~1_combout  & ((\BUS[2]~48_combout )))))

	.dataa(\pc|out[2]~_Duplicate_1_regout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\pc|out[7]~1_combout ),
	.datad(\BUS[2]~48_combout ),
	.cin(gnd),
	.combout(\pc|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~6 .lut_mask = 16'hE3E0;
defparam \pc|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \ADDER[2]~4 (
// Equation(s):
// \ADDER[2]~4_combout  = ((\ADDR2MUX[2]~2_combout  $ (\ADDR1MUX[2]~2_combout  $ (!\ADDER[1]~3 )))) # (GND)
// \ADDER[2]~5  = CARRY((\ADDR2MUX[2]~2_combout  & ((\ADDR1MUX[2]~2_combout ) # (!\ADDER[1]~3 ))) # (!\ADDR2MUX[2]~2_combout  & (\ADDR1MUX[2]~2_combout  & !\ADDER[1]~3 )))

	.dataa(\ADDR2MUX[2]~2_combout ),
	.datab(\ADDR1MUX[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[1]~3 ),
	.combout(\ADDER[2]~4_combout ),
	.cout(\ADDER[2]~5 ));
// synopsys translate_off
defparam \ADDER[2]~4 .lut_mask = 16'h698E;
defparam \ADDER[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \pc|out~7 (
// Equation(s):
// \pc|out~7_combout  = (\pc|out[7]~0_combout  & ((\pc|out~6_combout  & ((\ADDER[2]~4_combout ))) # (!\pc|out~6_combout  & (\PC_PLUS_ONE[2]~4_combout )))) # (!\pc|out[7]~0_combout  & (((\pc|out~6_combout ))))

	.dataa(\pc|out[7]~0_combout ),
	.datab(\PC_PLUS_ONE[2]~4_combout ),
	.datac(\pc|out~6_combout ),
	.datad(\ADDER[2]~4_combout ),
	.cin(gnd),
	.combout(\pc|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~7 .lut_mask = 16'hF858;
defparam \pc|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \pc|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~7_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \REG|Mux13~4 (
// Equation(s):
// \REG|Mux13~4_combout  = (\sel_SR1[2]~3_combout  & (\REG|Mux13~1_combout )) # (!\sel_SR1[2]~3_combout  & ((\REG|Mux13~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux13~1_combout ),
	.datad(\REG|Mux13~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \ADDR1MUX[2]~2 (
// Equation(s):
// \ADDR1MUX[2]~2_combout  = (\control|WideOr13~3_combout  & (\pc|out[2]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux13~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[2]~_Duplicate_1_regout ),
	.datac(\REG|Mux13~4_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[2]~2 .lut_mask = 16'hCCF0;
defparam \ADDR1MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \ADDER[3]~6 (
// Equation(s):
// \ADDER[3]~6_combout  = (\ADDR2MUX[3]~3_combout  & ((\ADDR1MUX[3]~3_combout  & (\ADDER[2]~5  & VCC)) # (!\ADDR1MUX[3]~3_combout  & (!\ADDER[2]~5 )))) # (!\ADDR2MUX[3]~3_combout  & ((\ADDR1MUX[3]~3_combout  & (!\ADDER[2]~5 )) # (!\ADDR1MUX[3]~3_combout  & 
// ((\ADDER[2]~5 ) # (GND)))))
// \ADDER[3]~7  = CARRY((\ADDR2MUX[3]~3_combout  & (!\ADDR1MUX[3]~3_combout  & !\ADDER[2]~5 )) # (!\ADDR2MUX[3]~3_combout  & ((!\ADDER[2]~5 ) # (!\ADDR1MUX[3]~3_combout ))))

	.dataa(\ADDR2MUX[3]~3_combout ),
	.datab(\ADDR1MUX[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[2]~5 ),
	.combout(\ADDER[3]~6_combout ),
	.cout(\ADDER[3]~7 ));
// synopsys translate_off
defparam \ADDER[3]~6 .lut_mask = 16'h9617;
defparam \ADDER[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \ADDER[4]~8 (
// Equation(s):
// \ADDER[4]~8_combout  = ((\ADDR2MUX[4]~4_combout  $ (\ADDR1MUX[4]~4_combout  $ (!\ADDER[3]~7 )))) # (GND)
// \ADDER[4]~9  = CARRY((\ADDR2MUX[4]~4_combout  & ((\ADDR1MUX[4]~4_combout ) # (!\ADDER[3]~7 ))) # (!\ADDR2MUX[4]~4_combout  & (\ADDR1MUX[4]~4_combout  & !\ADDER[3]~7 )))

	.dataa(\ADDR2MUX[4]~4_combout ),
	.datab(\ADDR1MUX[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[3]~7 ),
	.combout(\ADDER[4]~8_combout ),
	.cout(\ADDER[4]~9 ));
// synopsys translate_off
defparam \ADDER[4]~8 .lut_mask = 16'h698E;
defparam \ADDER[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \pc|out~10 (
// Equation(s):
// \pc|out~10_combout  = (\pc|out[7]~1_combout  & ((\pc|out[4]~_Duplicate_1_regout ) # ((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & (((!\pc|out[7]~0_combout  & \BUS[4]~56_combout ))))

	.dataa(\pc|out[4]~_Duplicate_1_regout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\BUS[4]~56_combout ),
	.cin(gnd),
	.combout(\pc|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~10 .lut_mask = 16'hCBC8;
defparam \pc|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \pc|out~11 (
// Equation(s):
// \pc|out~11_combout  = (\pc|out[7]~0_combout  & ((\pc|out~10_combout  & ((\ADDER[4]~8_combout ))) # (!\pc|out~10_combout  & (\PC_PLUS_ONE[4]~8_combout )))) # (!\pc|out[7]~0_combout  & (((\pc|out~10_combout ))))

	.dataa(\PC_PLUS_ONE[4]~8_combout ),
	.datab(\ADDER[4]~8_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\pc|out~10_combout ),
	.cin(gnd),
	.combout(\pc|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~11 .lut_mask = 16'hCFA0;
defparam \pc|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \pc|out[4]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[4]~_Duplicate_1feeder_combout  = \pc|out~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|out~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[4]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \pc|out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N21
cycloneii_lcell_ff \pc|out[4]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \ADDR1MUX[4]~4 (
// Equation(s):
// \ADDR1MUX[4]~4_combout  = (\control|WideOr13~3_combout  & (\pc|out[4]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux11~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[4]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[4]~4 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \ADDER[5]~10 (
// Equation(s):
// \ADDER[5]~10_combout  = (\ADDR1MUX[5]~5_combout  & ((\ADDR2MUX[5]~5_combout  & (\ADDER[4]~9  & VCC)) # (!\ADDR2MUX[5]~5_combout  & (!\ADDER[4]~9 )))) # (!\ADDR1MUX[5]~5_combout  & ((\ADDR2MUX[5]~5_combout  & (!\ADDER[4]~9 )) # (!\ADDR2MUX[5]~5_combout  & 
// ((\ADDER[4]~9 ) # (GND)))))
// \ADDER[5]~11  = CARRY((\ADDR1MUX[5]~5_combout  & (!\ADDR2MUX[5]~5_combout  & !\ADDER[4]~9 )) # (!\ADDR1MUX[5]~5_combout  & ((!\ADDER[4]~9 ) # (!\ADDR2MUX[5]~5_combout ))))

	.dataa(\ADDR1MUX[5]~5_combout ),
	.datab(\ADDR2MUX[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[4]~9 ),
	.combout(\ADDER[5]~10_combout ),
	.cout(\ADDER[5]~11 ));
// synopsys translate_off
defparam \ADDER[5]~10 .lut_mask = 16'h9617;
defparam \ADDER[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \ADDER[6]~12 (
// Equation(s):
// \ADDER[6]~12_combout  = ((\ADDR2MUX[6]~6_combout  $ (\ADDR1MUX[6]~6_combout  $ (!\ADDER[5]~11 )))) # (GND)
// \ADDER[6]~13  = CARRY((\ADDR2MUX[6]~6_combout  & ((\ADDR1MUX[6]~6_combout ) # (!\ADDER[5]~11 ))) # (!\ADDR2MUX[6]~6_combout  & (\ADDR1MUX[6]~6_combout  & !\ADDER[5]~11 )))

	.dataa(\ADDR2MUX[6]~6_combout ),
	.datab(\ADDR1MUX[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[5]~11 ),
	.combout(\ADDER[6]~12_combout ),
	.cout(\ADDER[6]~13 ));
// synopsys translate_off
defparam \ADDER[6]~12 .lut_mask = 16'h698E;
defparam \ADDER[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \ADDER[7]~14 (
// Equation(s):
// \ADDER[7]~14_combout  = (\ADDR2MUX[7]~7_combout  & ((\ADDR1MUX[7]~7_combout  & (\ADDER[6]~13  & VCC)) # (!\ADDR1MUX[7]~7_combout  & (!\ADDER[6]~13 )))) # (!\ADDR2MUX[7]~7_combout  & ((\ADDR1MUX[7]~7_combout  & (!\ADDER[6]~13 )) # (!\ADDR1MUX[7]~7_combout  
// & ((\ADDER[6]~13 ) # (GND)))))
// \ADDER[7]~15  = CARRY((\ADDR2MUX[7]~7_combout  & (!\ADDR1MUX[7]~7_combout  & !\ADDER[6]~13 )) # (!\ADDR2MUX[7]~7_combout  & ((!\ADDER[6]~13 ) # (!\ADDR1MUX[7]~7_combout ))))

	.dataa(\ADDR2MUX[7]~7_combout ),
	.datab(\ADDR1MUX[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[6]~13 ),
	.combout(\ADDER[7]~14_combout ),
	.cout(\ADDER[7]~15 ));
// synopsys translate_off
defparam \ADDER[7]~14 .lut_mask = 16'h9617;
defparam \ADDER[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \BUS[7]~65 (
// Equation(s):
// \BUS[7]~65_combout  = (\ADDER[7]~14_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ADDER[7]~14_combout ),
	.datad(\control|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\BUS[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~65 .lut_mask = 16'hF0FF;
defparam \BUS[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \BUS[7]~67 (
// Equation(s):
// \BUS[7]~67_combout  = (\BUS[7]~66_combout  & (\BUS[7]~65_combout  & ((\mdr|out[7]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\mdr|out[7]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~2_combout ),
	.datac(\BUS[7]~66_combout ),
	.datad(\BUS[7]~65_combout ),
	.cin(gnd),
	.combout(\BUS[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~67 .lut_mask = 16'hB000;
defparam \BUS[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \BUS[7]~68 (
// Equation(s):
// \BUS[7]~68_combout  = (\BUS[7]~67_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[7]~67_combout ),
	.cin(gnd),
	.combout(\BUS[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~68 .lut_mask = 16'hFF0F;
defparam \BUS[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \mar|out~7 (
// Equation(s):
// \mar|out~7_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[7]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[7]~68_combout )))))

	.dataa(\mar|out[7]~_Duplicate_1_regout ),
	.datab(\control|WideOr18~1_combout ),
	.datac(\BUS[7]~68_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\mar|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~7 .lut_mask = 16'hB800;
defparam \mar|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N8
cycloneii_lcell_comb \mar|out[0]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[0]~_Duplicate_1feeder_combout  = \mar|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~0_combout ),
	.cin(gnd),
	.combout(\mar|out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y1_N9
cycloneii_lcell_ff \mar|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[0]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \mar|out[7]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[7]~_Duplicate_1feeder_combout  = \mar|out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~7_combout ),
	.cin(gnd),
	.combout(\mar|out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[7]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N25
cycloneii_lcell_ff \mar|out[7]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[7]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[7]~_Duplicate_1_regout ));

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \mdr|out[6]~6 (
// Equation(s):
// \mdr|out[6]~6_combout  = (\control|WideOr23~combout  & (\mc|data_out[6]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[6]~64_combout )))

	.dataa(\mc|data_out[6]~_Duplicate_1_regout ),
	.datab(\control|WideOr23~combout ),
	.datac(vcc),
	.datad(\BUS[6]~64_combout ),
	.cin(gnd),
	.combout(\mdr|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[6]~6 .lut_mask = 16'hBB88;
defparam \mdr|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \mdr|out[6]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[6]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[6]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[6]~6_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[6]~_Duplicate_1_regout ),
	.datad(\mdr|out[6]~6_combout ),
	.cin(gnd),
	.combout(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[6]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[6]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
cycloneii_lcell_ff \mdr|out[6]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[6]~_Duplicate_1_regout ));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \ADDER[11]~22 (
// Equation(s):
// \ADDER[11]~22_combout  = (\ADDR1MUX[11]~11_combout  & ((\ADDR2MUX[15]~12_combout  & (\ADDER[10]~21  & VCC)) # (!\ADDR2MUX[15]~12_combout  & (!\ADDER[10]~21 )))) # (!\ADDR1MUX[11]~11_combout  & ((\ADDR2MUX[15]~12_combout  & (!\ADDER[10]~21 )) # 
// (!\ADDR2MUX[15]~12_combout  & ((\ADDER[10]~21 ) # (GND)))))
// \ADDER[11]~23  = CARRY((\ADDR1MUX[11]~11_combout  & (!\ADDR2MUX[15]~12_combout  & !\ADDER[10]~21 )) # (!\ADDR1MUX[11]~11_combout  & ((!\ADDER[10]~21 ) # (!\ADDR2MUX[15]~12_combout ))))

	.dataa(\ADDR1MUX[11]~11_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[10]~21 ),
	.combout(\ADDER[11]~22_combout ),
	.cout(\ADDER[11]~23 ));
// synopsys translate_off
defparam \ADDER[11]~22 .lut_mask = 16'h9617;
defparam \ADDER[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \ADDER[12]~24 (
// Equation(s):
// \ADDER[12]~24_combout  = ((\ADDR1MUX[12]~12_combout  $ (\ADDR2MUX[15]~12_combout  $ (!\ADDER[11]~23 )))) # (GND)
// \ADDER[12]~25  = CARRY((\ADDR1MUX[12]~12_combout  & ((\ADDR2MUX[15]~12_combout ) # (!\ADDER[11]~23 ))) # (!\ADDR1MUX[12]~12_combout  & (\ADDR2MUX[15]~12_combout  & !\ADDER[11]~23 )))

	.dataa(\ADDR1MUX[12]~12_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[11]~23 ),
	.combout(\ADDER[12]~24_combout ),
	.cout(\ADDER[12]~25 ));
// synopsys translate_off
defparam \ADDER[12]~24 .lut_mask = 16'h698E;
defparam \ADDER[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \BUS[12]~85 (
// Equation(s):
// \BUS[12]~85_combout  = (\ADDER[12]~24_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[12]~24_combout ),
	.cin(gnd),
	.combout(\BUS[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~85 .lut_mask = 16'hFF0F;
defparam \BUS[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \control|ALUK[0]~0 (
// Equation(s):
// \control|ALUK[0]~0_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|ALUK[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|ALUK[0]~0 .lut_mask = 16'h2008;
defparam \control|ALUK[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \control|ALUK[0]~1 (
// Equation(s):
// \control|ALUK[0]~1_combout  = (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|ALUK[0]~0_combout  & !\control|stateReg|out[5]~_Duplicate_1_regout ))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|ALUK[0]~0_combout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|ALUK[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|ALUK[0]~1 .lut_mask = 16'h0050;
defparam \control|ALUK[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \alu|out[12]~29 (
// Equation(s):
// \alu|out[12]~29_combout  = (\control|Decoder5~1_combout  & ((\REG|Mux2~4_combout ) # (!\control|ALUK[0]~1_combout ))) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout )))

	.dataa(\REG|Mux2~4_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(vcc),
	.datad(\control|ALUK[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~29 .lut_mask = 16'hBBCC;
defparam \alu|out[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \ir|out~13 (
// Equation(s):
// \ir|out~13_combout  = (\KEY~combout [0] & \BUS[12]~88_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\BUS[12]~88_combout ),
	.cin(gnd),
	.combout(\ir|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~13 .lut_mask = 16'hCC00;
defparam \ir|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \REG|create_regs[0].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [12]));

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \REG|Mux3~2 (
// Equation(s):
// \REG|Mux3~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [12]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [12] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [12]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [12]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N5
cycloneii_lcell_ff \REG|create_regs[2].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [12]));

// Location: LCFF_X21_Y17_N19
cycloneii_lcell_ff \REG|create_regs[3].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [12]));

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \REG|Mux3~3 (
// Equation(s):
// \REG|Mux3~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux3~2_combout  & ((\REG|create_regs[3].r|out [12]))) # (!\REG|Mux3~2_combout  & (\REG|create_regs[2].r|out [12])))) # (!\sel_SR1[1]~2_combout  & (\REG|Mux3~2_combout ))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|Mux3~2_combout ),
	.datac(\REG|create_regs[2].r|out [12]),
	.datad(\REG|create_regs[3].r|out [12]),
	.cin(gnd),
	.combout(\REG|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~3 .lut_mask = 16'hEC64;
defparam \REG|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N21
cycloneii_lcell_ff \REG|create_regs[5].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [12]));

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \REG|create_regs[4].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \REG|create_regs[4].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [12]));

// Location: LCFF_X21_Y18_N7
cycloneii_lcell_ff \REG|create_regs[6].r|out[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [12]));

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \REG|Mux3~0 (
// Equation(s):
// \REG|Mux3~0_combout  = (\sel_SR1[1]~2_combout  & (((\REG|create_regs[6].r|out [12]) # (\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & (\REG|create_regs[4].r|out [12] & ((!\sel_SR1[0]~1_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[4].r|out [12]),
	.datac(\REG|create_regs[6].r|out [12]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~0 .lut_mask = 16'hAAE4;
defparam \REG|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \REG|Mux3~1 (
// Equation(s):
// \REG|Mux3~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux3~0_combout  & (\REG|create_regs[7].r|out [12])) # (!\REG|Mux3~0_combout  & ((\REG|create_regs[5].r|out [12]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux3~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [12]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [12]),
	.datad(\REG|Mux3~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \REG|Mux3~4 (
// Equation(s):
// \REG|Mux3~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux3~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux3~3_combout ),
	.datad(\REG|Mux3~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~4 .lut_mask = 16'hFC30;
defparam \REG|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \SR2MUX[12]~15 (
// Equation(s):
// \SR2MUX[12]~15_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux3~4_combout )))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux3~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~15 .lut_mask = 16'hCFC0;
defparam \SR2MUX[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \REG|create_regs[2].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [11]));

// Location: LCFF_X19_Y16_N3
cycloneii_lcell_ff \REG|create_regs[0].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [11]));

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \REG|Mux4~2 (
// Equation(s):
// \REG|Mux4~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [11]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [11] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [11]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [11]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \REG|Mux4~3 (
// Equation(s):
// \REG|Mux4~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux4~2_combout  & (\REG|create_regs[3].r|out [11])) # (!\REG|Mux4~2_combout  & ((\REG|create_regs[2].r|out [11]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux4~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [11]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[2].r|out [11]),
	.datad(\REG|Mux4~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \REG|create_regs[5].r|out[11]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[11]~feeder_combout  = \ir|out~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~12_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[11]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N25
cycloneii_lcell_ff \REG|create_regs[5].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [11]));

// Location: LCFF_X22_Y15_N23
cycloneii_lcell_ff \REG|create_regs[7].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [11]));

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \REG|create_regs[6].r|out[11]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[11]~feeder_combout  = \ir|out~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~12_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[11]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N29
cycloneii_lcell_ff \REG|create_regs[6].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [11]));

// Location: LCFF_X19_Y19_N23
cycloneii_lcell_ff \REG|create_regs[4].r|out[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [11]));

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \REG|Mux4~0 (
// Equation(s):
// \REG|Mux4~0_combout  = (\sel_SR1[1]~2_combout  & ((\REG|create_regs[6].r|out [11]) # ((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & (((\REG|create_regs[4].r|out [11] & !\sel_SR1[0]~1_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[6].r|out [11]),
	.datac(\REG|create_regs[4].r|out [11]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~0 .lut_mask = 16'hAAD8;
defparam \REG|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \REG|Mux4~1 (
// Equation(s):
// \REG|Mux4~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux4~0_combout  & ((\REG|create_regs[7].r|out [11]))) # (!\REG|Mux4~0_combout  & (\REG|create_regs[5].r|out [11])))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux4~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[5].r|out [11]),
	.datac(\REG|create_regs[7].r|out [11]),
	.datad(\REG|Mux4~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~1 .lut_mask = 16'hF588;
defparam \REG|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \REG|Mux4~4 (
// Equation(s):
// \REG|Mux4~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux4~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux4~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux4~3_combout ),
	.datad(\REG|Mux4~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~4 .lut_mask = 16'hFC30;
defparam \REG|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \SR2MUX[11]~14 (
// Equation(s):
// \SR2MUX[11]~14_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux4~4_combout )))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux4~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~14 .lut_mask = 16'hCFC0;
defparam \SR2MUX[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N21
cycloneii_lcell_ff \REG|create_regs[3].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [10]));

// Location: LCFF_X18_Y16_N25
cycloneii_lcell_ff \REG|create_regs[1].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [10]));

// Location: LCFF_X19_Y16_N29
cycloneii_lcell_ff \REG|create_regs[0].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [10]));

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \REG|Mux5~2 (
// Equation(s):
// \REG|Mux5~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [10])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [10])))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[1].r|out [10]),
	.datac(\REG|create_regs[0].r|out [10]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~2 .lut_mask = 16'hEE50;
defparam \REG|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \REG|Mux5~3 (
// Equation(s):
// \REG|Mux5~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux5~2_combout  & ((\REG|create_regs[3].r|out [10]))) # (!\REG|Mux5~2_combout  & (\REG|create_regs[2].r|out [10])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux5~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [10]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [10]),
	.datad(\REG|Mux5~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~3 .lut_mask = 16'hF388;
defparam \REG|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \REG|create_regs[7].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [10]));

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \REG|create_regs[4].r|out[10]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[10]~feeder_combout  = \ir|out~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~11_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[10]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \REG|create_regs[4].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [10]));

// Location: LCFF_X20_Y16_N9
cycloneii_lcell_ff \REG|create_regs[6].r|out[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [10]));

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \REG|Mux5~0 (
// Equation(s):
// \REG|Mux5~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & ((\REG|create_regs[6].r|out [10]))) # (!\sel_SR1[1]~2_combout  & (\REG|create_regs[4].r|out [10]))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[4].r|out [10]),
	.datac(\REG|create_regs[6].r|out [10]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~0 .lut_mask = 16'hFA44;
defparam \REG|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \REG|Mux5~1 (
// Equation(s):
// \REG|Mux5~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux5~0_combout  & ((\REG|create_regs[7].r|out [10]))) # (!\REG|Mux5~0_combout  & (\REG|create_regs[5].r|out [10])))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux5~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [10]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[7].r|out [10]),
	.datad(\REG|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~1 .lut_mask = 16'hF388;
defparam \REG|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \REG|Mux5~4 (
// Equation(s):
// \REG|Mux5~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux5~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux5~3_combout ))

	.dataa(\sel_SR1[2]~3_combout ),
	.datab(vcc),
	.datac(\REG|Mux5~3_combout ),
	.datad(\REG|Mux5~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~4 .lut_mask = 16'hFA50;
defparam \REG|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \SR2MUX[10]~13 (
// Equation(s):
// \SR2MUX[10]~13_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux5~4_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\SR2MUX[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~13 .lut_mask = 16'hD8D8;
defparam \SR2MUX[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \REG|create_regs[3].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [8]));

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \REG|create_regs[1].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [8]));

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \REG|create_regs[0].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [8]));

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \REG|Mux7~2 (
// Equation(s):
// \REG|Mux7~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [8])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [8])))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[1].r|out [8]),
	.datac(\REG|create_regs[0].r|out [8]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~2 .lut_mask = 16'hEE50;
defparam \REG|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \REG|Mux7~3 (
// Equation(s):
// \REG|Mux7~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux7~2_combout  & ((\REG|create_regs[3].r|out [8]))) # (!\REG|Mux7~2_combout  & (\REG|create_regs[2].r|out [8])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux7~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [8]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [8]),
	.datad(\REG|Mux7~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~3 .lut_mask = 16'hF388;
defparam \REG|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N9
cycloneii_lcell_ff \REG|create_regs[5].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [8]));

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \REG|create_regs[4].r|out[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [8]));

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \REG|Mux7~0 (
// Equation(s):
// \REG|Mux7~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [8])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [8])))))

	.dataa(\REG|create_regs[6].r|out [8]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [8]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~0 .lut_mask = 16'hEE30;
defparam \REG|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \REG|Mux7~1 (
// Equation(s):
// \REG|Mux7~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux7~0_combout  & (\REG|create_regs[7].r|out [8])) # (!\REG|Mux7~0_combout  & ((\REG|create_regs[5].r|out [8]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux7~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [8]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [8]),
	.datad(\REG|Mux7~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \REG|Mux7~4 (
// Equation(s):
// \REG|Mux7~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux7~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux7~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux7~3_combout ),
	.datad(\REG|Mux7~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~4 .lut_mask = 16'hFC30;
defparam \REG|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \alu|ADD[8]~16 (
// Equation(s):
// \alu|ADD[8]~16_combout  = ((\SR2MUX[8]~11_combout  $ (\REG|Mux7~4_combout  $ (!\alu|ADD[7]~15 )))) # (GND)
// \alu|ADD[8]~17  = CARRY((\SR2MUX[8]~11_combout  & ((\REG|Mux7~4_combout ) # (!\alu|ADD[7]~15 ))) # (!\SR2MUX[8]~11_combout  & (\REG|Mux7~4_combout  & !\alu|ADD[7]~15 )))

	.dataa(\SR2MUX[8]~11_combout ),
	.datab(\REG|Mux7~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[7]~15 ),
	.combout(\alu|ADD[8]~16_combout ),
	.cout(\alu|ADD[8]~17 ));
// synopsys translate_off
defparam \alu|ADD[8]~16 .lut_mask = 16'h698E;
defparam \alu|ADD[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \alu|ADD[9]~18 (
// Equation(s):
// \alu|ADD[9]~18_combout  = (\SR2MUX[9]~12_combout  & ((\REG|Mux6~4_combout  & (\alu|ADD[8]~17  & VCC)) # (!\REG|Mux6~4_combout  & (!\alu|ADD[8]~17 )))) # (!\SR2MUX[9]~12_combout  & ((\REG|Mux6~4_combout  & (!\alu|ADD[8]~17 )) # (!\REG|Mux6~4_combout  & 
// ((\alu|ADD[8]~17 ) # (GND)))))
// \alu|ADD[9]~19  = CARRY((\SR2MUX[9]~12_combout  & (!\REG|Mux6~4_combout  & !\alu|ADD[8]~17 )) # (!\SR2MUX[9]~12_combout  & ((!\alu|ADD[8]~17 ) # (!\REG|Mux6~4_combout ))))

	.dataa(\SR2MUX[9]~12_combout ),
	.datab(\REG|Mux6~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[8]~17 ),
	.combout(\alu|ADD[9]~18_combout ),
	.cout(\alu|ADD[9]~19 ));
// synopsys translate_off
defparam \alu|ADD[9]~18 .lut_mask = 16'h9617;
defparam \alu|ADD[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \alu|ADD[10]~20 (
// Equation(s):
// \alu|ADD[10]~20_combout  = ((\REG|Mux5~4_combout  $ (\SR2MUX[10]~13_combout  $ (!\alu|ADD[9]~19 )))) # (GND)
// \alu|ADD[10]~21  = CARRY((\REG|Mux5~4_combout  & ((\SR2MUX[10]~13_combout ) # (!\alu|ADD[9]~19 ))) # (!\REG|Mux5~4_combout  & (\SR2MUX[10]~13_combout  & !\alu|ADD[9]~19 )))

	.dataa(\REG|Mux5~4_combout ),
	.datab(\SR2MUX[10]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[9]~19 ),
	.combout(\alu|ADD[10]~20_combout ),
	.cout(\alu|ADD[10]~21 ));
// synopsys translate_off
defparam \alu|ADD[10]~20 .lut_mask = 16'h698E;
defparam \alu|ADD[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \alu|ADD[11]~22 (
// Equation(s):
// \alu|ADD[11]~22_combout  = (\REG|Mux4~4_combout  & ((\SR2MUX[11]~14_combout  & (\alu|ADD[10]~21  & VCC)) # (!\SR2MUX[11]~14_combout  & (!\alu|ADD[10]~21 )))) # (!\REG|Mux4~4_combout  & ((\SR2MUX[11]~14_combout  & (!\alu|ADD[10]~21 )) # 
// (!\SR2MUX[11]~14_combout  & ((\alu|ADD[10]~21 ) # (GND)))))
// \alu|ADD[11]~23  = CARRY((\REG|Mux4~4_combout  & (!\SR2MUX[11]~14_combout  & !\alu|ADD[10]~21 )) # (!\REG|Mux4~4_combout  & ((!\alu|ADD[10]~21 ) # (!\SR2MUX[11]~14_combout ))))

	.dataa(\REG|Mux4~4_combout ),
	.datab(\SR2MUX[11]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[10]~21 ),
	.combout(\alu|ADD[11]~22_combout ),
	.cout(\alu|ADD[11]~23 ));
// synopsys translate_off
defparam \alu|ADD[11]~22 .lut_mask = 16'h9617;
defparam \alu|ADD[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \alu|ADD[12]~24 (
// Equation(s):
// \alu|ADD[12]~24_combout  = ((\REG|Mux3~4_combout  $ (\SR2MUX[12]~15_combout  $ (!\alu|ADD[11]~23 )))) # (GND)
// \alu|ADD[12]~25  = CARRY((\REG|Mux3~4_combout  & ((\SR2MUX[12]~15_combout ) # (!\alu|ADD[11]~23 ))) # (!\REG|Mux3~4_combout  & (\SR2MUX[12]~15_combout  & !\alu|ADD[11]~23 )))

	.dataa(\REG|Mux3~4_combout ),
	.datab(\SR2MUX[12]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[11]~23 ),
	.combout(\alu|ADD[12]~24_combout ),
	.cout(\alu|ADD[12]~25 ));
// synopsys translate_off
defparam \alu|ADD[12]~24 .lut_mask = 16'h698E;
defparam \alu|ADD[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \alu|out[12]~30 (
// Equation(s):
// \alu|out[12]~30_combout  = (\alu|out[12]~28_combout  & ((\alu|out[12]~29_combout ) # ((\alu|ADD[12]~24_combout  & !\control|Decoder5~1_combout ))))

	.dataa(\alu|out[12]~28_combout ),
	.datab(\alu|out[12]~29_combout ),
	.datac(\alu|ADD[12]~24_combout ),
	.datad(\control|Decoder5~1_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~30 .lut_mask = 16'h88A8;
defparam \alu|out[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \BUS[12]~87 (
// Equation(s):
// \BUS[12]~87_combout  = (\pc|out[12]~_Duplicate_1_regout  & (((\alu|out[12]~30_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[12]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[12]~30_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[12]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[12]~30_combout ),
	.cin(gnd),
	.combout(\BUS[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~87 .lut_mask = 16'hFA32;
defparam \BUS[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \BUS[12]~88 (
// Equation(s):
// \BUS[12]~88_combout  = ((\BUS[12]~86_combout  & (\BUS[12]~85_combout  & \BUS[12]~87_combout ))) # (!\BUS[0]~39_combout )

	.dataa(\BUS[12]~86_combout ),
	.datab(\BUS[12]~85_combout ),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[12]~87_combout ),
	.cin(gnd),
	.combout(\BUS[12]~88_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~88 .lut_mask = 16'h8F0F;
defparam \BUS[12]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \mdr|out[12]~12 (
// Equation(s):
// \mdr|out[12]~12_combout  = (\control|WideOr23~combout  & (\mc|data_out[12]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[12]~88_combout )))

	.dataa(\mc|data_out[12]~_Duplicate_1_regout ),
	.datab(\control|WideOr23~combout ),
	.datac(vcc),
	.datad(\BUS[12]~88_combout ),
	.cin(gnd),
	.combout(\mdr|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[12]~12 .lut_mask = 16'hBB88;
defparam \mdr|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \mdr|out[12]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[12]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[12]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[12]~12_combout )))

	.dataa(vcc),
	.datab(\mdr|out[12]~_Duplicate_1_regout ),
	.datac(\mdr|out[12]~12_combout ),
	.datad(\control|WideOr19~2_combout ),
	.cin(gnd),
	.combout(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[12]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCCF0;
defparam \mdr|out[12]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \mdr|out[12]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \mdr|out[14]~14 (
// Equation(s):
// \mdr|out[14]~14_combout  = (\control|WideOr23~combout  & (\mc|data_out[14]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[14]~96_combout )))

	.dataa(\mc|data_out[14]~_Duplicate_1_regout ),
	.datab(\control|WideOr23~combout ),
	.datac(vcc),
	.datad(\BUS[14]~96_combout ),
	.cin(gnd),
	.combout(\mdr|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[14]~14 .lut_mask = 16'hBB88;
defparam \mdr|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \mdr|out[14]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[14]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[14]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[14]~14_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[14]~_Duplicate_1_regout ),
	.datad(\mdr|out[14]~14_combout ),
	.cin(gnd),
	.combout(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[14]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[14]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N9
cycloneii_lcell_ff \mdr|out[14]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[14]~_Duplicate_1_regout ));

// Location: M4K_X17_Y5
cycloneii_ram_block \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\mc|memory~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\control|WideOr23~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mc|memory~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\mar|out~7_combout ,\mar|out~6_combout ,\mar|out~5_combout ,\mar|out~4_combout ,\mar|out~3_combout ,\mar|out~2_combout ,\mar|out~1_combout ,\mar|out~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\mdr|out[15]~_Duplicate_1_regout ,\mdr|out[14]~_Duplicate_1_regout ,\mdr|out[13]~_Duplicate_1_regout ,\mdr|out[12]~_Duplicate_1_regout ,\mdr|out[11]~_Duplicate_1_regout ,\mdr|out[10]~_Duplicate_1_regout ,\mdr|out[9]~_Duplicate_1_regout ,
\mdr|out[8]~_Duplicate_1_regout ,\mdr|out[7]~_Duplicate_1_regout ,\mdr|out[6]~_Duplicate_1_regout ,\mdr|out[5]~_Duplicate_1_regout ,\mdr|out[4]~_Duplicate_1_regout ,\mdr|out[3]~_Duplicate_1_regout ,\mdr|out[2]~_Duplicate_1_regout ,\mdr|out[1]~_Duplicate_1_regout ,
\mdr|out[0]~_Duplicate_1_regout }),
	.portbaddr({\mar|out[7]~_Duplicate_1_regout ,\mar|out[6]~_Duplicate_1_regout ,\mar|out[5]~_Duplicate_1_regout ,\mar|out[4]~_Duplicate_1_regout ,\mar|out[3]~_Duplicate_1_regout ,\mar|out[2]~_Duplicate_1_regout ,\mar|out[1]~_Duplicate_1_regout ,\mar|out[0]~_Duplicate_1_regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "RAM.mif";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_qme1:auto_generated|altsyncram_t9i1:altsyncram1|ALTSYNCRAM";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FAF025B00110260401A20510215020;
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneii_lcell_comb \mc|data_out~9 (
// Equation(s):
// \mc|data_out~9_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.cin(gnd),
	.combout(\mc|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~9 .lut_mask = 16'hF000;
defparam \mc|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneii_lcell_comb \mc|data_out[15]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[15]~_Duplicate_1feeder_combout  = \mc|data_out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~9_combout ),
	.cin(gnd),
	.combout(\mc|data_out[15]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[15]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[15]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \control|WideOr22~2 (
// Equation(s):
// \control|WideOr22~2_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout ))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// (\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr22~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr22~2 .lut_mask = 16'hA040;
defparam \control|WideOr22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \control|WideOr22~3 (
// Equation(s):
// \control|WideOr22~3_combout  = ((\control|stateReg|out[5]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )) # (!\control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr22~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr22~3 .lut_mask = 16'hF3FF;
defparam \control|WideOr22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N1
cycloneii_lcell_ff \mc|data_out[15]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[15]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \ir|out~16 (
// Equation(s):
// \ir|out~16_combout  = (\KEY~combout [0] & ((\BUS[15]~102_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\ir|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~16 .lut_mask = 16'hCC44;
defparam \ir|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \REG|create_regs[3].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [15]));

// Location: LCFF_X21_Y19_N27
cycloneii_lcell_ff \REG|create_regs[2].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [15]));

// Location: LCFF_X21_Y19_N21
cycloneii_lcell_ff \REG|create_regs[1].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [15]));

// Location: LCFF_X20_Y19_N19
cycloneii_lcell_ff \REG|create_regs[0].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [15]));

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \REG|Mux0~2 (
// Equation(s):
// \REG|Mux0~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [15])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [15])))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[1].r|out [15]),
	.datac(\REG|create_regs[0].r|out [15]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~2 .lut_mask = 16'hEE50;
defparam \REG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \REG|Mux0~3 (
// Equation(s):
// \REG|Mux0~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux0~2_combout  & (\REG|create_regs[3].r|out [15])) # (!\REG|Mux0~2_combout  & ((\REG|create_regs[2].r|out [15]))))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux0~2_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[3].r|out [15]),
	.datac(\REG|create_regs[2].r|out [15]),
	.datad(\REG|Mux0~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~3 .lut_mask = 16'hDDA0;
defparam \REG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \REG|create_regs[7].r|out[15]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[15]~feeder_combout  = \ir|out~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~16_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[15]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N17
cycloneii_lcell_ff \REG|create_regs[7].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [15]));

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \REG|create_regs[5].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [15]));

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \REG|create_regs[4].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [15]));

// Location: LCFF_X21_Y18_N13
cycloneii_lcell_ff \REG|create_regs[6].r|out[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [15]));

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \REG|Mux0~0 (
// Equation(s):
// \REG|Mux0~0_combout  = (\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout ) # ((\REG|create_regs[6].r|out [15])))) # (!\sel_SR1[1]~2_combout  & (!\sel_SR1[0]~1_combout  & (\REG|create_regs[4].r|out [15])))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [15]),
	.datad(\REG|create_regs[6].r|out [15]),
	.cin(gnd),
	.combout(\REG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~0 .lut_mask = 16'hBA98;
defparam \REG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \REG|Mux0~1 (
// Equation(s):
// \REG|Mux0~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux0~0_combout  & (\REG|create_regs[7].r|out [15])) # (!\REG|Mux0~0_combout  & ((\REG|create_regs[5].r|out [15]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux0~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[7].r|out [15]),
	.datac(\REG|create_regs[5].r|out [15]),
	.datad(\REG|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~1 .lut_mask = 16'hDDA0;
defparam \REG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \REG|Mux0~4 (
// Equation(s):
// \REG|Mux0~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux0~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux0~3_combout ),
	.datad(\REG|Mux0~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~4 .lut_mask = 16'hFC30;
defparam \REG|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \SR2MUX[15]~18 (
// Equation(s):
// \SR2MUX[15]~18_combout  = (\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[4]~_Duplicate_1_regout ))) # (!\ir|out[5]~_Duplicate_1_regout  & (\REG|Mux0~4_combout ))

	.dataa(vcc),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\REG|Mux0~4_combout ),
	.datad(\ir|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~18 .lut_mask = 16'hFC30;
defparam \SR2MUX[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \SR2MUX[14]~17 (
// Equation(s):
// \SR2MUX[14]~17_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux1~4_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux1~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~17 .lut_mask = 16'hAFA0;
defparam \SR2MUX[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \REG|create_regs[5].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [13]));

// Location: LCFF_X20_Y18_N19
cycloneii_lcell_ff \REG|create_regs[4].r|out[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [13]));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \REG|Mux2~0 (
// Equation(s):
// \REG|Mux2~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [13])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [13])))))

	.dataa(\REG|create_regs[6].r|out [13]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [13]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~0 .lut_mask = 16'hEE30;
defparam \REG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \REG|Mux2~1 (
// Equation(s):
// \REG|Mux2~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux2~0_combout  & (\REG|create_regs[7].r|out [13])) # (!\REG|Mux2~0_combout  & ((\REG|create_regs[5].r|out [13]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux2~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [13]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [13]),
	.datad(\REG|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \REG|Mux2~4 (
// Equation(s):
// \REG|Mux2~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux2~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux2~3_combout ))

	.dataa(\REG|Mux2~3_combout ),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(vcc),
	.datad(\REG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~4 .lut_mask = 16'hEE22;
defparam \REG|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \SR2MUX[13]~16 (
// Equation(s):
// \SR2MUX[13]~16_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[4]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\REG|Mux2~4_combout )))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\REG|Mux2~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~16 .lut_mask = 16'hBB88;
defparam \SR2MUX[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \alu|ADD[13]~26 (
// Equation(s):
// \alu|ADD[13]~26_combout  = (\REG|Mux2~4_combout  & ((\SR2MUX[13]~16_combout  & (\alu|ADD[12]~25  & VCC)) # (!\SR2MUX[13]~16_combout  & (!\alu|ADD[12]~25 )))) # (!\REG|Mux2~4_combout  & ((\SR2MUX[13]~16_combout  & (!\alu|ADD[12]~25 )) # 
// (!\SR2MUX[13]~16_combout  & ((\alu|ADD[12]~25 ) # (GND)))))
// \alu|ADD[13]~27  = CARRY((\REG|Mux2~4_combout  & (!\SR2MUX[13]~16_combout  & !\alu|ADD[12]~25 )) # (!\REG|Mux2~4_combout  & ((!\alu|ADD[12]~25 ) # (!\SR2MUX[13]~16_combout ))))

	.dataa(\REG|Mux2~4_combout ),
	.datab(\SR2MUX[13]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[12]~25 ),
	.combout(\alu|ADD[13]~26_combout ),
	.cout(\alu|ADD[13]~27 ));
// synopsys translate_off
defparam \alu|ADD[13]~26 .lut_mask = 16'h9617;
defparam \alu|ADD[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \alu|ADD[14]~28 (
// Equation(s):
// \alu|ADD[14]~28_combout  = ((\REG|Mux1~4_combout  $ (\SR2MUX[14]~17_combout  $ (!\alu|ADD[13]~27 )))) # (GND)
// \alu|ADD[14]~29  = CARRY((\REG|Mux1~4_combout  & ((\SR2MUX[14]~17_combout ) # (!\alu|ADD[13]~27 ))) # (!\REG|Mux1~4_combout  & (\SR2MUX[14]~17_combout  & !\alu|ADD[13]~27 )))

	.dataa(\REG|Mux1~4_combout ),
	.datab(\SR2MUX[14]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[13]~27 ),
	.combout(\alu|ADD[14]~28_combout ),
	.cout(\alu|ADD[14]~29 ));
// synopsys translate_off
defparam \alu|ADD[14]~28 .lut_mask = 16'h698E;
defparam \alu|ADD[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \alu|ADD[15]~30 (
// Equation(s):
// \alu|ADD[15]~30_combout  = \REG|Mux0~4_combout  $ (\alu|ADD[14]~29  $ (\SR2MUX[15]~18_combout ))

	.dataa(vcc),
	.datab(\REG|Mux0~4_combout ),
	.datac(vcc),
	.datad(\SR2MUX[15]~18_combout ),
	.cin(\alu|ADD[14]~29 ),
	.combout(\alu|ADD[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ADD[15]~30 .lut_mask = 16'hC33C;
defparam \alu|ADD[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \BUS[15]~101 (
// Equation(s):
// \BUS[15]~101_combout  = (\REG|Mux0~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # ((\control|Decoder5~1_combout ) # (!\ir|out[5]~_Duplicate_1_regout ))))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\REG|Mux0~4_combout ),
	.cin(gnd),
	.combout(\BUS[15]~101_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~101 .lut_mask = 16'hFB00;
defparam \BUS[15]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \BUS[15]~99 (
// Equation(s):
// \BUS[15]~99_combout  = (\control|ALUK[0]~1_combout  & (((\BUS[15]~101_combout )))) # (!\control|ALUK[0]~1_combout  & ((\control|Decoder5~1_combout  & ((!\BUS[15]~101_combout ))) # (!\control|Decoder5~1_combout  & (\alu|ADD[15]~30_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|ADD[15]~30_combout ),
	.datad(\BUS[15]~101_combout ),
	.cin(gnd),
	.combout(\BUS[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~99 .lut_mask = 16'hBA54;
defparam \BUS[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \pc|out~30 (
// Equation(s):
// \pc|out~30_combout  = (\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout ) # ((\pc|out[14]~_Duplicate_1_regout )))) # (!\pc|out[7]~1_combout  & (!\pc|out[7]~0_combout  & ((\BUS[14]~96_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\pc|out[14]~_Duplicate_1_regout ),
	.datad(\BUS[14]~96_combout ),
	.cin(gnd),
	.combout(\pc|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~30 .lut_mask = 16'hB9A8;
defparam \pc|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \pc|out~31 (
// Equation(s):
// \pc|out~31_combout  = (\pc|out[7]~0_combout  & ((\pc|out~30_combout  & ((\ADDER[14]~28_combout ))) # (!\pc|out~30_combout  & (\PC_PLUS_ONE[14]~28_combout )))) # (!\pc|out[7]~0_combout  & (((\pc|out~30_combout ))))

	.dataa(\PC_PLUS_ONE[14]~28_combout ),
	.datab(\ADDER[14]~28_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\pc|out~30_combout ),
	.cin(gnd),
	.combout(\pc|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~31 .lut_mask = 16'hCFA0;
defparam \pc|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N21
cycloneii_lcell_ff \pc|out[14]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \PC_PLUS_ONE[10]~20 (
// Equation(s):
// \PC_PLUS_ONE[10]~20_combout  = (\pc|out[10]~_Duplicate_1_regout  & (\PC_PLUS_ONE[9]~19  $ (GND))) # (!\pc|out[10]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[9]~19  & VCC))
// \PC_PLUS_ONE[10]~21  = CARRY((\pc|out[10]~_Duplicate_1_regout  & !\PC_PLUS_ONE[9]~19 ))

	.dataa(\pc|out[10]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[9]~19 ),
	.combout(\PC_PLUS_ONE[10]~20_combout ),
	.cout(\PC_PLUS_ONE[10]~21 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[10]~20 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \PC_PLUS_ONE[11]~22 (
// Equation(s):
// \PC_PLUS_ONE[11]~22_combout  = (\pc|out[11]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[10]~21 )) # (!\pc|out[11]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[10]~21 ) # (GND)))
// \PC_PLUS_ONE[11]~23  = CARRY((!\PC_PLUS_ONE[10]~21 ) # (!\pc|out[11]~_Duplicate_1_regout ))

	.dataa(\pc|out[11]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[10]~21 ),
	.combout(\PC_PLUS_ONE[11]~22_combout ),
	.cout(\PC_PLUS_ONE[11]~23 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[11]~22 .lut_mask = 16'h5A5F;
defparam \PC_PLUS_ONE[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \PC_PLUS_ONE[12]~24 (
// Equation(s):
// \PC_PLUS_ONE[12]~24_combout  = (\pc|out[12]~_Duplicate_1_regout  & (\PC_PLUS_ONE[11]~23  $ (GND))) # (!\pc|out[12]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[11]~23  & VCC))
// \PC_PLUS_ONE[12]~25  = CARRY((\pc|out[12]~_Duplicate_1_regout  & !\PC_PLUS_ONE[11]~23 ))

	.dataa(vcc),
	.datab(\pc|out[12]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[11]~23 ),
	.combout(\PC_PLUS_ONE[12]~24_combout ),
	.cout(\PC_PLUS_ONE[12]~25 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[12]~24 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \pc|out~26 (
// Equation(s):
// \pc|out~26_combout  = (\pc|out[7]~1_combout  & ((\pc|out[12]~_Duplicate_1_regout ) # ((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & (((!\pc|out[7]~0_combout  & \BUS[12]~88_combout ))))

	.dataa(\pc|out[12]~_Duplicate_1_regout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\BUS[12]~88_combout ),
	.cin(gnd),
	.combout(\pc|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~26 .lut_mask = 16'hCBC8;
defparam \pc|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \pc|out~27 (
// Equation(s):
// \pc|out~27_combout  = (\pc|out[7]~0_combout  & ((\pc|out~26_combout  & (\ADDER[12]~24_combout )) # (!\pc|out~26_combout  & ((\PC_PLUS_ONE[12]~24_combout ))))) # (!\pc|out[7]~0_combout  & (((\pc|out~26_combout ))))

	.dataa(\pc|out[7]~0_combout ),
	.datab(\ADDER[12]~24_combout ),
	.datac(\PC_PLUS_ONE[12]~24_combout ),
	.datad(\pc|out~26_combout ),
	.cin(gnd),
	.combout(\pc|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~27 .lut_mask = 16'hDDA0;
defparam \pc|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N25
cycloneii_lcell_ff \pc|out[12]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~27_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \PC_PLUS_ONE[15]~30 (
// Equation(s):
// \PC_PLUS_ONE[15]~30_combout  = \PC_PLUS_ONE[14]~29  $ (\pc|out[15]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out[15]~_Duplicate_1_regout ),
	.cin(\PC_PLUS_ONE[14]~29 ),
	.combout(\PC_PLUS_ONE[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC_PLUS_ONE[15]~30 .lut_mask = 16'h0FF0;
defparam \PC_PLUS_ONE[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \pc|out~32 (
// Equation(s):
// \pc|out~32_combout  = (\pc|out[7]~1_combout  & (\pc|out[7]~0_combout )) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[15]~30_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[15]~100_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\PC_PLUS_ONE[15]~30_combout ),
	.datad(\BUS[15]~100_combout ),
	.cin(gnd),
	.combout(\pc|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~32 .lut_mask = 16'hD9C8;
defparam \pc|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \pc|out~33 (
// Equation(s):
// \pc|out~33_combout  = (\pc|out[7]~1_combout  & ((\pc|out~32_combout  & (\ADDER[15]~30_combout )) # (!\pc|out~32_combout  & ((\pc|out[15]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~32_combout ))))

	.dataa(\ADDER[15]~30_combout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[15]~_Duplicate_1_regout ),
	.datad(\pc|out~32_combout ),
	.cin(gnd),
	.combout(\pc|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~33 .lut_mask = 16'hBBC0;
defparam \pc|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N19
cycloneii_lcell_ff \pc|out[15]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \ADDR1MUX[15]~15 (
// Equation(s):
// \ADDR1MUX[15]~15_combout  = (\control|WideOr13~3_combout  & (\pc|out[15]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux0~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[15]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\REG|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[15]~15 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \ADDR1MUX[13]~13 (
// Equation(s):
// \ADDR1MUX[13]~13_combout  = (\control|WideOr13~3_combout  & (\pc|out[13]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux2~4_combout )))

	.dataa(\pc|out[13]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(vcc),
	.datad(\REG|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[13]~13 .lut_mask = 16'hBB88;
defparam \ADDR1MUX[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \ADDER[13]~26 (
// Equation(s):
// \ADDER[13]~26_combout  = (\ADDR2MUX[15]~12_combout  & ((\ADDR1MUX[13]~13_combout  & (\ADDER[12]~25  & VCC)) # (!\ADDR1MUX[13]~13_combout  & (!\ADDER[12]~25 )))) # (!\ADDR2MUX[15]~12_combout  & ((\ADDR1MUX[13]~13_combout  & (!\ADDER[12]~25 )) # 
// (!\ADDR1MUX[13]~13_combout  & ((\ADDER[12]~25 ) # (GND)))))
// \ADDER[13]~27  = CARRY((\ADDR2MUX[15]~12_combout  & (!\ADDR1MUX[13]~13_combout  & !\ADDER[12]~25 )) # (!\ADDR2MUX[15]~12_combout  & ((!\ADDER[12]~25 ) # (!\ADDR1MUX[13]~13_combout ))))

	.dataa(\ADDR2MUX[15]~12_combout ),
	.datab(\ADDR1MUX[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[12]~25 ),
	.combout(\ADDER[13]~26_combout ),
	.cout(\ADDER[13]~27 ));
// synopsys translate_off
defparam \ADDER[13]~26 .lut_mask = 16'h9617;
defparam \ADDER[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \ADDER[14]~28 (
// Equation(s):
// \ADDER[14]~28_combout  = ((\ADDR2MUX[15]~12_combout  $ (\ADDR1MUX[14]~14_combout  $ (!\ADDER[13]~27 )))) # (GND)
// \ADDER[14]~29  = CARRY((\ADDR2MUX[15]~12_combout  & ((\ADDR1MUX[14]~14_combout ) # (!\ADDER[13]~27 ))) # (!\ADDR2MUX[15]~12_combout  & (\ADDR1MUX[14]~14_combout  & !\ADDER[13]~27 )))

	.dataa(\ADDR2MUX[15]~12_combout ),
	.datab(\ADDR1MUX[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[13]~27 ),
	.combout(\ADDER[14]~28_combout ),
	.cout(\ADDER[14]~29 ));
// synopsys translate_off
defparam \ADDER[14]~28 .lut_mask = 16'h698E;
defparam \ADDER[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \ADDER[15]~30 (
// Equation(s):
// \ADDER[15]~30_combout  = \ADDR2MUX[15]~12_combout  $ (\ADDER[14]~29  $ (\ADDR1MUX[15]~15_combout ))

	.dataa(vcc),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(\ADDR1MUX[15]~15_combout ),
	.cin(\ADDER[14]~29 ),
	.combout(\ADDER[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ADDER[15]~30 .lut_mask = 16'hC33C;
defparam \ADDER[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \BUS[15]~97 (
// Equation(s):
// \BUS[15]~97_combout  = (\mdr|out[15]~_Duplicate_1_regout  & ((\pc|out[15]~_Duplicate_1_regout ) # ((\control|WideOr20~3_combout )))) # (!\mdr|out[15]~_Duplicate_1_regout  & (!\control|WideOr21~2_combout  & ((\pc|out[15]~_Duplicate_1_regout ) # 
// (\control|WideOr20~3_combout ))))

	.dataa(\mdr|out[15]~_Duplicate_1_regout ),
	.datab(\pc|out[15]~_Duplicate_1_regout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~97 .lut_mask = 16'hA8FC;
defparam \BUS[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \BUS[15]~98 (
// Equation(s):
// \BUS[15]~98_combout  = (\BUS[15]~97_combout  & ((\ADDER[15]~30_combout ) # (!\control|WideOr14~3_combout )))

	.dataa(vcc),
	.datab(\control|WideOr14~3_combout ),
	.datac(\ADDER[15]~30_combout ),
	.datad(\BUS[15]~97_combout ),
	.cin(gnd),
	.combout(\BUS[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~98 .lut_mask = 16'hF300;
defparam \BUS[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \BUS[15]~102 (
// Equation(s):
// \BUS[15]~102_combout  = (\BUS[15]~98_combout  & ((\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\BUS[15]~99_combout ) # (!\control|drALU~0_combout ))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|drALU~0_combout ),
	.datac(\BUS[15]~99_combout ),
	.datad(\BUS[15]~98_combout ),
	.cin(gnd),
	.combout(\BUS[15]~102_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~102 .lut_mask = 16'hFB00;
defparam \BUS[15]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \BUS[15]~100 (
// Equation(s):
// \BUS[15]~100_combout  = (\BUS[15]~102_combout ) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\BUS[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~100 .lut_mask = 16'hFF55;
defparam \BUS[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \mdr|out[15]~15 (
// Equation(s):
// \mdr|out[15]~15_combout  = (\control|WideOr23~combout  & (\mc|data_out[15]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[15]~100_combout )))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\mc|data_out[15]~_Duplicate_1_regout ),
	.datad(\BUS[15]~100_combout ),
	.cin(gnd),
	.combout(\mdr|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[15]~15 .lut_mask = 16'hF3C0;
defparam \mdr|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \mdr|out[15]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[15]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[15]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[15]~15_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[15]~_Duplicate_1_regout ),
	.datad(\mdr|out[15]~15_combout ),
	.cin(gnd),
	.combout(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[15]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[15]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N27
cycloneii_lcell_ff \mdr|out[15]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \mc|data_out~5 (
// Equation(s):
// \mc|data_out~5_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\mc|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~5 .lut_mask = 16'hF000;
defparam \mc|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \mc|data_out[11]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[11]~_Duplicate_1feeder_combout  = \mc|data_out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~5_combout ),
	.cin(gnd),
	.combout(\mc|data_out[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[11]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \mc|data_out[11]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[11]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \BUS[11]~84 (
// Equation(s):
// \BUS[11]~84_combout  = (\BUS[11]~83_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[11]~83_combout ),
	.cin(gnd),
	.combout(\BUS[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~84 .lut_mask = 16'hFF0F;
defparam \BUS[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \mdr|out[11]~11 (
// Equation(s):
// \mdr|out[11]~11_combout  = (\control|WideOr23~combout  & (\mc|data_out[11]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[11]~84_combout )))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\mc|data_out[11]~_Duplicate_1_regout ),
	.datad(\BUS[11]~84_combout ),
	.cin(gnd),
	.combout(\mdr|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[11]~11 .lut_mask = 16'hF5A0;
defparam \mdr|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \mdr|out[11]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[11]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[11]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[11]~11_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[11]~_Duplicate_1_regout ),
	.datad(\mdr|out[11]~11_combout ),
	.cin(gnd),
	.combout(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[11]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[11]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N17
cycloneii_lcell_ff \mdr|out[11]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y6_N4
cycloneii_lcell_comb \mc|data_out~4 (
// Equation(s):
// \mc|data_out~4_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10 )

	.dataa(\mc|Selector24~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.cin(gnd),
	.combout(\mc|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~4 .lut_mask = 16'hAA00;
defparam \mc|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \mc|data_out[10]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[10]~_Duplicate_1feeder_combout  = \mc|data_out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~4_combout ),
	.cin(gnd),
	.combout(\mc|data_out[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N17
cycloneii_lcell_ff \mc|data_out[10]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[10]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \BUS[10]~80 (
// Equation(s):
// \BUS[10]~80_combout  = (\BUS[10]~79_combout ) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(vcc),
	.datac(\BUS[10]~79_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~80 .lut_mask = 16'hF5F5;
defparam \BUS[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \mdr|out[10]~10 (
// Equation(s):
// \mdr|out[10]~10_combout  = (\control|WideOr23~combout  & (\mc|data_out[10]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[10]~80_combout )))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\mc|data_out[10]~_Duplicate_1_regout ),
	.datad(\BUS[10]~80_combout ),
	.cin(gnd),
	.combout(\mdr|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[10]~10 .lut_mask = 16'hF3C0;
defparam \mdr|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \mdr|out[10]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[10]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[10]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[10]~10_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[10]~_Duplicate_1_regout ),
	.datad(\mdr|out[10]~10_combout ),
	.cin(gnd),
	.combout(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[10]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[10]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N27
cycloneii_lcell_ff \mdr|out[10]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X11_Y26_N26
cycloneii_lcell_comb \mc|Selector26~0 (
// Equation(s):
// \mc|Selector26~0_combout  = (\mc|Equal0~1_combout  & ((\SW~combout [7]) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 )))) # (!\mc|Equal0~1_combout  & (((\mc|Selector24~3_combout  & 
// \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))))

	.dataa(\mc|Equal0~1_combout ),
	.datab(\SW~combout [7]),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\mc|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector26~0 .lut_mask = 16'hF888;
defparam \mc|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneii_lcell_comb \mc|data_out[7]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[7]~_Duplicate_1feeder_combout  = \mc|Selector26~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector26~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[7]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y26_N25
cycloneii_lcell_ff \mc|data_out[7]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[7]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \mdr|out[7]~7 (
// Equation(s):
// \mdr|out[7]~7_combout  = (\control|WideOr23~combout  & ((\mc|data_out[7]~_Duplicate_1_regout ))) # (!\control|WideOr23~combout  & (\BUS[7]~68_combout ))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\BUS[7]~68_combout ),
	.datad(\mc|data_out[7]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[7]~7 .lut_mask = 16'hFA50;
defparam \mdr|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \mdr|out[7]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[7]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[7]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[7]~7_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[7]~_Duplicate_1_regout ),
	.datad(\mdr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[7]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[7]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N3
cycloneii_lcell_ff \mdr|out[7]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X12_Y1_N26
cycloneii_lcell_comb \mc|Selector28~0 (
// Equation(s):
// \mc|Selector28~0_combout  = (\SW~combout [5] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))) # (!\SW~combout [5] & (\mc|Selector24~3_combout  & 
// (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))

	.dataa(\SW~combout [5]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\mc|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mc|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector28~0 .lut_mask = 16'hEAC0;
defparam \mc|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N28
cycloneii_lcell_comb \mc|data_out[5]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[5]~_Duplicate_1feeder_combout  = \mc|Selector28~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector28~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[5]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[5]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[5]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y1_N29
cycloneii_lcell_ff \mc|data_out[5]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[5]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \mdr|out[5]~5 (
// Equation(s):
// \mdr|out[5]~5_combout  = (\control|WideOr23~combout  & ((\mc|data_out[5]~_Duplicate_1_regout ))) # (!\control|WideOr23~combout  & (\BUS[5]~60_combout ))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\BUS[5]~60_combout ),
	.datad(\mc|data_out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[5]~5 .lut_mask = 16'hFA50;
defparam \mdr|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \mdr|out[5]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[5]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[5]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[5]~5_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[5]~_Duplicate_1_regout ),
	.datad(\mdr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[5]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[5]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N9
cycloneii_lcell_ff \mdr|out[5]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X14_Y1_N0
cycloneii_lcell_comb \mc|data_out[3]~3 (
// Equation(s):
// \mc|data_out[3]~3_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [3]))

	.dataa(vcc),
	.datab(\KEY~combout [3]),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\mc|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[3]~3 .lut_mask = 16'hFC0C;
defparam \mc|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneii_lcell_comb \mc|data_out[3]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [3])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[3]~3_combout )))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[3]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCFC0;
defparam \mc|data_out[3]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N8
cycloneii_lcell_comb \mc|data_out[3]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[3]~_Duplicate_1feeder_combout  = \mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.cin(gnd),
	.combout(\mc|data_out[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y2_N9
cycloneii_lcell_ff \mc|data_out[3]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[3]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \mdr|out[3]~3 (
// Equation(s):
// \mdr|out[3]~3_combout  = (\control|WideOr23~combout  & (\mc|data_out[3]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[3]~52_combout )))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\mc|data_out[3]~_Duplicate_1_regout ),
	.datad(\BUS[3]~52_combout ),
	.cin(gnd),
	.combout(\mdr|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[3]~3 .lut_mask = 16'hF3C0;
defparam \mdr|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \mdr|out[3]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[3]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[3]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[3]~3_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[3]~_Duplicate_1_regout ),
	.datad(\mdr|out[3]~3_combout ),
	.cin(gnd),
	.combout(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[3]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[3]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N11
cycloneii_lcell_ff \mdr|out[3]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y2_N0
cycloneii_lcell_comb \mc|data_out[1]~1 (
// Equation(s):
// \mc|data_out[1]~1_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [1]))

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\mc|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[1]~1 .lut_mask = 16'hFC0C;
defparam \mc|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N24
cycloneii_lcell_comb \mc|data_out[1]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [1])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[1]~1_combout )))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[1]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hAFA0;
defparam \mc|data_out[1]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \mc|data_out[1]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[1]~_Duplicate_1feeder_combout  = \mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.cin(gnd),
	.combout(\mc|data_out[1]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[1]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[1]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N1
cycloneii_lcell_ff \mc|data_out[1]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[1]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \mdr|out[1]~1 (
// Equation(s):
// \mdr|out[1]~1_combout  = (\control|WideOr23~combout  & ((\mc|data_out[1]~_Duplicate_1_regout ))) # (!\control|WideOr23~combout  & (\BUS[1]~44_combout ))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\BUS[1]~44_combout ),
	.datad(\mc|data_out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[1]~1 .lut_mask = 16'hFC30;
defparam \mdr|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \mdr|out[1]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[1]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[1]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[1]~1_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[1]~_Duplicate_1_regout ),
	.datad(\mdr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[1]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[1]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \mdr|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X16_Y5_N16
cycloneii_lcell_comb \mc|data_out~7 (
// Equation(s):
// \mc|data_out~7_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\mc|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~7 .lut_mask = 16'hF000;
defparam \mc|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \mc|data_out[13]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[13]~_Duplicate_1feeder_combout  = \mc|data_out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~7_combout ),
	.cin(gnd),
	.combout(\mc|data_out[13]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[13]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[13]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N13
cycloneii_lcell_ff \mc|data_out[13]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[13]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \mdr|out[13]~13 (
// Equation(s):
// \mdr|out[13]~13_combout  = (\control|WideOr23~combout  & ((\mc|data_out[13]~_Duplicate_1_regout ))) # (!\control|WideOr23~combout  & (\BUS[13]~92_combout ))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\BUS[13]~92_combout ),
	.datad(\mc|data_out[13]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[13]~13 .lut_mask = 16'hFA50;
defparam \mdr|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \mdr|out[13]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[13]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[13]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[13]~13_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[13]~_Duplicate_1_regout ),
	.datad(\mdr|out[13]~13_combout ),
	.cin(gnd),
	.combout(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[13]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[13]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N27
cycloneii_lcell_ff \mdr|out[13]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \BUS[13]~90 (
// Equation(s):
// \BUS[13]~90_combout  = (\mdr|out[13]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr21~2_combout ),
	.datad(\mdr|out[13]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~90 .lut_mask = 16'hFF0F;
defparam \BUS[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \pc|out~29 (
// Equation(s):
// \pc|out~29_combout  = (\pc|out~28_combout  & ((\ADDER[13]~26_combout ) # ((!\pc|out[7]~1_combout )))) # (!\pc|out~28_combout  & (((\pc|out[13]~_Duplicate_1_regout  & \pc|out[7]~1_combout ))))

	.dataa(\pc|out~28_combout ),
	.datab(\ADDER[13]~26_combout ),
	.datac(\pc|out[13]~_Duplicate_1_regout ),
	.datad(\pc|out[7]~1_combout ),
	.cin(gnd),
	.combout(\pc|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~29 .lut_mask = 16'hD8AA;
defparam \pc|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \pc|out[13]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \alu|out[13]~31 (
// Equation(s):
// \alu|out[13]~31_combout  = (\control|ALUK[0]~1_combout  & (\REG|Mux2~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))) # (!\control|ALUK[0]~1_combout  & (((!\REG|Mux2~4_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\control|ALUK[0]~1_combout ),
	.datad(\REG|Mux2~4_combout ),
	.cin(gnd),
	.combout(\alu|out[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[13]~31 .lut_mask = 16'hD00F;
defparam \alu|out[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \alu|out[13]~32 (
// Equation(s):
// \alu|out[13]~32_combout  = (\control|ALUK[0]~1_combout  & ((\control|Decoder5~1_combout  & (\REG|Mux1~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|out[13]~31_combout ))))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[13]~31_combout )) # 
// (!\control|Decoder5~1_combout )))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\REG|Mux1~4_combout ),
	.datad(\alu|out[13]~31_combout ),
	.cin(gnd),
	.combout(\alu|out[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[13]~32 .lut_mask = 16'hF791;
defparam \alu|out[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \alu|out[13]~33 (
// Equation(s):
// \alu|out[13]~33_combout  = (\control|ALUK[0]~1_combout  & (\alu|out[13]~32_combout )) # (!\control|ALUK[0]~1_combout  & ((\control|Decoder5~1_combout  & (\alu|out[13]~32_combout )) # (!\control|Decoder5~1_combout  & ((\alu|ADD[13]~26_combout )))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\alu|out[13]~32_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[13]~26_combout ),
	.cin(gnd),
	.combout(\alu|out[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[13]~33 .lut_mask = 16'hCDC8;
defparam \alu|out[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \BUS[13]~91 (
// Equation(s):
// \BUS[13]~91_combout  = (\control|drALU~1_combout  & (\alu|out[13]~33_combout  & ((\pc|out[13]~_Duplicate_1_regout ) # (\control|WideOr20~3_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[13]~_Duplicate_1_regout ) # ((\control|WideOr20~3_combout 
// ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[13]~_Duplicate_1_regout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[13]~33_combout ),
	.cin(gnd),
	.combout(\BUS[13]~91_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~91 .lut_mask = 16'hFC54;
defparam \BUS[13]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \BUS[13]~89 (
// Equation(s):
// \BUS[13]~89_combout  = (\ADDER[13]~26_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[13]~26_combout ),
	.cin(gnd),
	.combout(\BUS[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~89 .lut_mask = 16'hFF0F;
defparam \BUS[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \BUS[13]~92 (
// Equation(s):
// \BUS[13]~92_combout  = ((\BUS[13]~90_combout  & (\BUS[13]~91_combout  & \BUS[13]~89_combout ))) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(\BUS[13]~90_combout ),
	.datac(\BUS[13]~91_combout ),
	.datad(\BUS[13]~89_combout ),
	.cin(gnd),
	.combout(\BUS[13]~92_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~92 .lut_mask = 16'hD555;
defparam \BUS[13]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \ir|out~14 (
// Equation(s):
// \ir|out~14_combout  = (\KEY~combout [0] & \BUS[13]~92_combout )

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[13]~92_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~14 .lut_mask = 16'hA0A0;
defparam \ir|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N25
cycloneii_lcell_ff \ir|out[13]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \ir|out[12]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[12]~_Duplicate_1feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir|out~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir|out[12]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[12]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \ir|out[12]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \ir|out[12]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out[12]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\ir|out[15]~_Duplicate_1_regout  & (\ir|out[14]~_Duplicate_1_regout  & (!\ir|out[13]~_Duplicate_1_regout  & !\ir|out[12]~_Duplicate_1_regout )))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0004;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \sel_DR[1]~1 (
// Equation(s):
// \sel_DR[1]~1_combout  = (\ir|out[10]~_Duplicate_1_regout ) # (\Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir|out[10]~_Duplicate_1_regout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[1]~1 .lut_mask = 16'hFFF0;
defparam \sel_DR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \REG|Equal0~5 (
// Equation(s):
// \REG|Equal0~5_combout  = (\sel_DR[0]~0_combout  & (!\sel_DR[2]~2_combout  & (\control|WideOr17~2_combout  & !\sel_DR[1]~1_combout )))

	.dataa(\sel_DR[0]~0_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\control|WideOr17~2_combout ),
	.datad(\sel_DR[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~5 .lut_mask = 16'h0020;
defparam \REG|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \REG|create_regs[1].r|out[7]~0 (
// Equation(s):
// \REG|create_regs[1].r|out[7]~0_combout  = (\REG|Equal0~5_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\REG|Equal0~5_combout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[7]~0 .lut_mask = 16'hCCFF;
defparam \REG|create_regs[1].r|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \REG|create_regs[1].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [9]));

// Location: LCFF_X19_Y16_N9
cycloneii_lcell_ff \REG|create_regs[0].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [9]));

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \REG|Mux6~2 (
// Equation(s):
// \REG|Mux6~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [9])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [9])))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[1].r|out [9]),
	.datac(\REG|create_regs[0].r|out [9]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~2 .lut_mask = 16'hEE50;
defparam \REG|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N15
cycloneii_lcell_ff \REG|create_regs[2].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [9]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \REG|Mux6~3 (
// Equation(s):
// \REG|Mux6~3_combout  = (\REG|Mux6~2_combout  & ((\REG|create_regs[3].r|out [9]) # ((!\sel_SR1[1]~2_combout )))) # (!\REG|Mux6~2_combout  & (((\REG|create_regs[2].r|out [9] & \sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [9]),
	.datab(\REG|Mux6~2_combout ),
	.datac(\REG|create_regs[2].r|out [9]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~3 .lut_mask = 16'hB8CC;
defparam \REG|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N21
cycloneii_lcell_ff \REG|create_regs[5].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [9]));

// Location: LCFF_X20_Y18_N21
cycloneii_lcell_ff \REG|create_regs[4].r|out[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [9]));

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \REG|Mux6~0 (
// Equation(s):
// \REG|Mux6~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [9])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [9])))))

	.dataa(\REG|create_regs[6].r|out [9]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [9]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~0 .lut_mask = 16'hEE30;
defparam \REG|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \REG|Mux6~1 (
// Equation(s):
// \REG|Mux6~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux6~0_combout  & (\REG|create_regs[7].r|out [9])) # (!\REG|Mux6~0_combout  & ((\REG|create_regs[5].r|out [9]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux6~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [9]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [9]),
	.datad(\REG|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \REG|Mux6~4 (
// Equation(s):
// \REG|Mux6~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux6~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux6~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux6~3_combout ),
	.datad(\REG|Mux6~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~4 .lut_mask = 16'hFC30;
defparam \REG|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \ADDR1MUX[9]~9 (
// Equation(s):
// \ADDR1MUX[9]~9_combout  = (\control|WideOr13~3_combout  & (\pc|out[9]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux6~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[9]~_Duplicate_1_regout ),
	.datac(\REG|Mux6~4_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[9]~9 .lut_mask = 16'hCCF0;
defparam \ADDR1MUX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \BUS[8]~72 (
// Equation(s):
// \BUS[8]~72_combout  = (\BUS[8]~71_combout ) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(vcc),
	.datac(\BUS[8]~71_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~72 .lut_mask = 16'hF5F5;
defparam \BUS[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \pc|out~18 (
// Equation(s):
// \pc|out~18_combout  = (\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout ) # ((\pc|out[8]~_Duplicate_1_regout )))) # (!\pc|out[7]~1_combout  & (!\pc|out[7]~0_combout  & ((\BUS[8]~72_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\pc|out[8]~_Duplicate_1_regout ),
	.datad(\BUS[8]~72_combout ),
	.cin(gnd),
	.combout(\pc|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~18 .lut_mask = 16'hB9A8;
defparam \pc|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \ADDER[8]~16 (
// Equation(s):
// \ADDER[8]~16_combout  = ((\ADDR2MUX[8]~8_combout  $ (\ADDR1MUX[8]~8_combout  $ (!\ADDER[7]~15 )))) # (GND)
// \ADDER[8]~17  = CARRY((\ADDR2MUX[8]~8_combout  & ((\ADDR1MUX[8]~8_combout ) # (!\ADDER[7]~15 ))) # (!\ADDR2MUX[8]~8_combout  & (\ADDR1MUX[8]~8_combout  & !\ADDER[7]~15 )))

	.dataa(\ADDR2MUX[8]~8_combout ),
	.datab(\ADDR1MUX[8]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[7]~15 ),
	.combout(\ADDER[8]~16_combout ),
	.cout(\ADDER[8]~17 ));
// synopsys translate_off
defparam \ADDER[8]~16 .lut_mask = 16'h698E;
defparam \ADDER[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \pc|out~19 (
// Equation(s):
// \pc|out~19_combout  = (\pc|out[7]~0_combout  & ((\pc|out~18_combout  & ((\ADDER[8]~16_combout ))) # (!\pc|out~18_combout  & (\PC_PLUS_ONE[8]~16_combout )))) # (!\pc|out[7]~0_combout  & (((\pc|out~18_combout ))))

	.dataa(\PC_PLUS_ONE[8]~16_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\pc|out~18_combout ),
	.datad(\ADDER[8]~16_combout ),
	.cin(gnd),
	.combout(\pc|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~19 .lut_mask = 16'hF838;
defparam \pc|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \pc|out[8]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[8]~_Duplicate_1feeder_combout  = \pc|out~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out~19_combout ),
	.cin(gnd),
	.combout(\pc|out[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \pc|out[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N17
cycloneii_lcell_ff \pc|out[8]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out[8]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \ADDR1MUX[8]~8 (
// Equation(s):
// \ADDR1MUX[8]~8_combout  = (\control|WideOr13~3_combout  & (\pc|out[8]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux7~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[8]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\REG|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[8]~8 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \ADDER[9]~18 (
// Equation(s):
// \ADDER[9]~18_combout  = (\ADDR2MUX[9]~10_combout  & ((\ADDR1MUX[9]~9_combout  & (\ADDER[8]~17  & VCC)) # (!\ADDR1MUX[9]~9_combout  & (!\ADDER[8]~17 )))) # (!\ADDR2MUX[9]~10_combout  & ((\ADDR1MUX[9]~9_combout  & (!\ADDER[8]~17 )) # 
// (!\ADDR1MUX[9]~9_combout  & ((\ADDER[8]~17 ) # (GND)))))
// \ADDER[9]~19  = CARRY((\ADDR2MUX[9]~10_combout  & (!\ADDR1MUX[9]~9_combout  & !\ADDER[8]~17 )) # (!\ADDR2MUX[9]~10_combout  & ((!\ADDER[8]~17 ) # (!\ADDR1MUX[9]~9_combout ))))

	.dataa(\ADDR2MUX[9]~10_combout ),
	.datab(\ADDR1MUX[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[8]~17 ),
	.combout(\ADDER[9]~18_combout ),
	.cout(\ADDER[9]~19 ));
// synopsys translate_off
defparam \ADDER[9]~18 .lut_mask = 16'h9617;
defparam \ADDER[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \ADDER[10]~20 (
// Equation(s):
// \ADDER[10]~20_combout  = ((\ADDR2MUX[15]~12_combout  $ (\ADDR1MUX[10]~10_combout  $ (!\ADDER[9]~19 )))) # (GND)
// \ADDER[10]~21  = CARRY((\ADDR2MUX[15]~12_combout  & ((\ADDR1MUX[10]~10_combout ) # (!\ADDER[9]~19 ))) # (!\ADDR2MUX[15]~12_combout  & (\ADDR1MUX[10]~10_combout  & !\ADDER[9]~19 )))

	.dataa(\ADDR2MUX[15]~12_combout ),
	.datab(\ADDR1MUX[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ADDER[9]~19 ),
	.combout(\ADDER[10]~20_combout ),
	.cout(\ADDER[10]~21 ));
// synopsys translate_off
defparam \ADDER[10]~20 .lut_mask = 16'h698E;
defparam \ADDER[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \BUS[10]~77 (
// Equation(s):
// \BUS[10]~77_combout  = (\ADDER[10]~20_combout ) # (!\control|WideOr14~3_combout )

	.dataa(\control|WideOr14~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADDER[10]~20_combout ),
	.cin(gnd),
	.combout(\BUS[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~77 .lut_mask = 16'hFF55;
defparam \BUS[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \alu|AND[10] (
// Equation(s):
// \alu|AND [10] = (\REG|Mux5~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AND [10]),
	.cout());
// synopsys translate_off
defparam \alu|AND[10] .lut_mask = 16'hD0D0;
defparam \alu|AND[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \alu|out[10]~22 (
// Equation(s):
// \alu|out[10]~22_combout  = (\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout ) # ((!\REG|Mux5~4_combout )))) # (!\control|Decoder5~1_combout  & (!\control|ALUK[0]~1_combout  & (\alu|ADD[10]~20_combout )))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|ADD[10]~20_combout ),
	.datad(\REG|Mux5~4_combout ),
	.cin(gnd),
	.combout(\alu|out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[10]~22 .lut_mask = 16'h98BA;
defparam \alu|out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \alu|out[10]~23 (
// Equation(s):
// \alu|out[10]~23_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[10]~22_combout  & (\REG|Mux4~4_combout )) # (!\alu|out[10]~22_combout  & ((\alu|AND [10]))))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[10]~22_combout ))))

	.dataa(\REG|Mux4~4_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|AND [10]),
	.datad(\alu|out[10]~22_combout ),
	.cin(gnd),
	.combout(\alu|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[10]~23 .lut_mask = 16'hBBC0;
defparam \alu|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \BUS[10]~78 (
// Equation(s):
// \BUS[10]~78_combout  = (\control|WideOr20~3_combout  & (((\alu|out[10]~23_combout ) # (!\control|drALU~1_combout )))) # (!\control|WideOr20~3_combout  & (\pc|out[10]~_Duplicate_1_regout  & ((\alu|out[10]~23_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr20~3_combout ),
	.datab(\pc|out[10]~_Duplicate_1_regout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[10]~23_combout ),
	.cin(gnd),
	.combout(\BUS[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~78 .lut_mask = 16'hEE0E;
defparam \BUS[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \BUS[10]~79 (
// Equation(s):
// \BUS[10]~79_combout  = (\BUS[10]~77_combout  & (\BUS[10]~78_combout  & ((\mdr|out[10]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\control|WideOr21~2_combout ),
	.datab(\BUS[10]~77_combout ),
	.datac(\mdr|out[10]~_Duplicate_1_regout ),
	.datad(\BUS[10]~78_combout ),
	.cin(gnd),
	.combout(\BUS[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~79 .lut_mask = 16'hC400;
defparam \BUS[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \ir|out~11 (
// Equation(s):
// \ir|out~11_combout  = (\KEY~combout [0] & ((\BUS[10]~79_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[10]~79_combout ),
	.datad(\BUS[0]~39_combout ),
	.cin(gnd),
	.combout(\ir|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~11 .lut_mask = 16'hC0CC;
defparam \ir|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N31
cycloneii_lcell_ff \ir|out[10]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[10]~_Duplicate_1_regout ));

// Location: LCFF_X20_Y16_N5
cycloneii_lcell_ff \ir|out[7]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \sel_SR1[1]~2 (
// Equation(s):
// \sel_SR1[1]~2_combout  = (\sel_SR1~0_combout  & (\ir|out[10]~_Duplicate_1_regout )) # (!\sel_SR1~0_combout  & ((\ir|out[7]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\ir|out[10]~_Duplicate_1_regout ),
	.datac(\ir|out[7]~_Duplicate_1_regout ),
	.datad(\sel_SR1~0_combout ),
	.cin(gnd),
	.combout(\sel_SR1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[1]~2 .lut_mask = 16'hCCF0;
defparam \sel_SR1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N3
cycloneii_lcell_ff \REG|create_regs[4].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [3]));

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \REG|Mux12~0 (
// Equation(s):
// \REG|Mux12~0_combout  = (\sel_SR1[1]~2_combout  & ((\REG|create_regs[6].r|out [3]) # ((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & (((\REG|create_regs[4].r|out [3] & !\sel_SR1[0]~1_combout ))))

	.dataa(\REG|create_regs[6].r|out [3]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[4].r|out [3]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~0 .lut_mask = 16'hCCB8;
defparam \REG|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \REG|Mux12~1 (
// Equation(s):
// \REG|Mux12~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux12~0_combout  & (\REG|create_regs[7].r|out [3])) # (!\REG|Mux12~0_combout  & ((\REG|create_regs[5].r|out [3]))))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux12~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [3]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[5].r|out [3]),
	.datad(\REG|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N3
cycloneii_lcell_ff \REG|create_regs[3].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [3]));

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \REG|create_regs[0].r|out[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [3]));

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \REG|Mux12~2 (
// Equation(s):
// \REG|Mux12~2_combout  = (\sel_SR1[1]~2_combout  & (((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [3])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [3])))))

	.dataa(\REG|create_regs[1].r|out [3]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[0].r|out [3]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~2 .lut_mask = 16'hEE30;
defparam \REG|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \REG|Mux12~3 (
// Equation(s):
// \REG|Mux12~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux12~2_combout  & ((\REG|create_regs[3].r|out [3]))) # (!\REG|Mux12~2_combout  & (\REG|create_regs[2].r|out [3])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux12~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [3]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [3]),
	.datad(\REG|Mux12~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~3 .lut_mask = 16'hF388;
defparam \REG|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \REG|Mux12~4 (
// Equation(s):
// \REG|Mux12~4_combout  = (\sel_SR1[2]~3_combout  & (\REG|Mux12~1_combout )) # (!\sel_SR1[2]~3_combout  & ((\REG|Mux12~3_combout )))

	.dataa(\sel_SR1[2]~3_combout ),
	.datab(vcc),
	.datac(\REG|Mux12~1_combout ),
	.datad(\REG|Mux12~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~4 .lut_mask = 16'hF5A0;
defparam \REG|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \PC_PLUS_ONE[3]~6 (
// Equation(s):
// \PC_PLUS_ONE[3]~6_combout  = (\pc|out[3]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[2]~5 )) # (!\pc|out[3]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[2]~5 ) # (GND)))
// \PC_PLUS_ONE[3]~7  = CARRY((!\PC_PLUS_ONE[2]~5 ) # (!\pc|out[3]~_Duplicate_1_regout ))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[2]~5 ),
	.combout(\PC_PLUS_ONE[3]~6_combout ),
	.cout(\PC_PLUS_ONE[3]~7 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[3]~6 .lut_mask = 16'h5A5F;
defparam \PC_PLUS_ONE[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \pc|out~8 (
// Equation(s):
// \pc|out~8_combout  = (\pc|out[7]~1_combout  & (\pc|out[7]~0_combout )) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[3]~6_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[3]~52_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\PC_PLUS_ONE[3]~6_combout ),
	.datad(\BUS[3]~52_combout ),
	.cin(gnd),
	.combout(\pc|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~8 .lut_mask = 16'hD9C8;
defparam \pc|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \pc|out~9 (
// Equation(s):
// \pc|out~9_combout  = (\pc|out[7]~1_combout  & ((\pc|out~8_combout  & (\ADDER[3]~6_combout )) # (!\pc|out~8_combout  & ((\pc|out[3]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~8_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\ADDER[3]~6_combout ),
	.datac(\pc|out[3]~_Duplicate_1_regout ),
	.datad(\pc|out~8_combout ),
	.cin(gnd),
	.combout(\pc|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~9 .lut_mask = 16'hDDA0;
defparam \pc|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \pc|out[3]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \ADDR1MUX[3]~3 (
// Equation(s):
// \ADDR1MUX[3]~3_combout  = (\control|WideOr13~3_combout  & ((\pc|out[3]~_Duplicate_1_regout ))) # (!\control|WideOr13~3_combout  & (\REG|Mux12~4_combout ))

	.dataa(vcc),
	.datab(\REG|Mux12~4_combout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\pc|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\ADDR1MUX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[3]~3 .lut_mask = 16'hFC0C;
defparam \ADDR1MUX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \BUS[3]~49 (
// Equation(s):
// \BUS[3]~49_combout  = (\ADDER[3]~6_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[3]~6_combout ),
	.cin(gnd),
	.combout(\BUS[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~49 .lut_mask = 16'hFF0F;
defparam \BUS[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N11
cycloneii_lcell_ff \ir|out[3]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \alu|AND[3] (
// Equation(s):
// \alu|AND [3] = (\REG|Mux12~4_combout  & ((\ir|out[3]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\REG|Mux12~4_combout ),
	.datac(\ir|out[3]~_Duplicate_1_regout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|AND [3]),
	.cout());
// synopsys translate_off
defparam \alu|AND[3] .lut_mask = 16'hC0CC;
defparam \alu|AND[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \alu|out[3]~8 (
// Equation(s):
// \alu|out[3]~8_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~1_combout )))) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout  & (\alu|AND [3])) # (!\control|ALUK[0]~1_combout  & ((\alu|ADD[3]~6_combout )))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\alu|AND [3]),
	.datac(\control|ALUK[0]~1_combout ),
	.datad(\alu|ADD[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[3]~8 .lut_mask = 16'hE5E0;
defparam \alu|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \alu|out[3]~9 (
// Equation(s):
// \alu|out[3]~9_combout  = (\control|Decoder5~1_combout  & ((\alu|out[3]~8_combout  & (\REG|Mux11~4_combout )) # (!\alu|out[3]~8_combout  & ((!\REG|Mux12~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[3]~8_combout ))))

	.dataa(\REG|Mux11~4_combout ),
	.datab(\REG|Mux12~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|out[3]~8_combout ),
	.cin(gnd),
	.combout(\alu|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[3]~9 .lut_mask = 16'hAF30;
defparam \alu|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \BUS[3]~50 (
// Equation(s):
// \BUS[3]~50_combout  = (\pc|out[3]~_Duplicate_1_regout  & (((\alu|out[3]~9_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[3]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[3]~9_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[3]~9_combout ),
	.cin(gnd),
	.combout(\BUS[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~50 .lut_mask = 16'hFA32;
defparam \BUS[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \BUS[3]~51 (
// Equation(s):
// \BUS[3]~51_combout  = (\BUS[3]~49_combout  & (\BUS[3]~50_combout  & ((\mdr|out[3]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\mdr|out[3]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~2_combout ),
	.datac(\BUS[3]~49_combout ),
	.datad(\BUS[3]~50_combout ),
	.cin(gnd),
	.combout(\BUS[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~51 .lut_mask = 16'hB000;
defparam \BUS[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \BUS[3]~52 (
// Equation(s):
// \BUS[3]~52_combout  = (\BUS[3]~51_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[3]~51_combout ),
	.cin(gnd),
	.combout(\BUS[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~52 .lut_mask = 16'hFF0F;
defparam \BUS[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N2
cycloneii_lcell_comb \mar|out~3 (
// Equation(s):
// \mar|out~3_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[3]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[3]~52_combout )))))

	.dataa(\control|WideOr18~1_combout ),
	.datab(\KEY~combout [0]),
	.datac(\mar|out[3]~_Duplicate_1_regout ),
	.datad(\BUS[3]~52_combout ),
	.cin(gnd),
	.combout(\mar|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~3 .lut_mask = 16'hC480;
defparam \mar|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \mar|out[3]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[3]~_Duplicate_1feeder_combout  = \mar|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~3_combout ),
	.cin(gnd),
	.combout(\mar|out[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N17
cycloneii_lcell_ff \mar|out[3]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[3]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \mc|Equal0~0 (
// Equation(s):
// \mc|Equal0~0_combout  = (\mar|out[6]~_Duplicate_1_regout  & (\mar|out[3]~_Duplicate_1_regout  & (\mar|out[5]~_Duplicate_1_regout  & \mar|out[7]~_Duplicate_1_regout )))

	.dataa(\mar|out[6]~_Duplicate_1_regout ),
	.datab(\mar|out[3]~_Duplicate_1_regout ),
	.datac(\mar|out[5]~_Duplicate_1_regout ),
	.datad(\mar|out[7]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal0~0 .lut_mask = 16'h8000;
defparam \mc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \mc|Selector24~3 (
// Equation(s):
// \mc|Selector24~3_combout  = (\mar|out[1]~_Duplicate_1_regout ) # ((\mar|out[2]~_Duplicate_1_regout ) # ((!\mar|out[4]~_Duplicate_1_regout ) # (!\mc|Equal0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\mc|Equal0~0_combout ),
	.datad(\mar|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector24~3 .lut_mask = 16'hEFFF;
defparam \mc|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneii_lcell_comb \mc|data_out[2]~2 (
// Equation(s):
// \mc|data_out[2]~2_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [2]))

	.dataa(vcc),
	.datab(\KEY~combout [2]),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\mc|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[2]~2 .lut_mask = 16'hFC0C;
defparam \mc|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneii_lcell_comb \mc|data_out[2]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [2])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[2]~2_combout )))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[2]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCFC0;
defparam \mc|data_out[2]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y8_N9
cycloneii_lcell_ff \mc|data_out[2]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \mdr|out[2]~2 (
// Equation(s):
// \mdr|out[2]~2_combout  = (\control|WideOr23~combout  & ((\mc|data_out[2]~_Duplicate_1_regout ))) # (!\control|WideOr23~combout  & (\BUS[2]~48_combout ))

	.dataa(\BUS[2]~48_combout ),
	.datab(\control|WideOr23~combout ),
	.datac(vcc),
	.datad(\mc|data_out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[2]~2 .lut_mask = 16'hEE22;
defparam \mdr|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \mdr|out[2]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[2]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[2]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[2]~2_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[2]~_Duplicate_1_regout ),
	.datad(\mdr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[2]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[2]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N5
cycloneii_lcell_ff \mdr|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \BUS[2]~45 (
// Equation(s):
// \BUS[2]~45_combout  = (\ADDER[2]~4_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[2]~4_combout ),
	.cin(gnd),
	.combout(\BUS[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~45 .lut_mask = 16'hFF0F;
defparam \BUS[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \alu|out[2]~6 (
// Equation(s):
// \alu|out[2]~6_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~1_combout )) # (!\REG|Mux13~4_combout ))) # (!\control|Decoder5~1_combout  & (((!\control|ALUK[0]~1_combout  & \alu|ADD[2]~4_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux13~4_combout ),
	.datac(\control|ALUK[0]~1_combout ),
	.datad(\alu|ADD[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[2]~6 .lut_mask = 16'hA7A2;
defparam \alu|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \alu|AND[2] (
// Equation(s):
// \alu|AND [2] = (\REG|Mux13~4_combout  & ((\ir|out[2]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\ir|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux13~4_combout ),
	.cin(gnd),
	.combout(\alu|AND [2]),
	.cout());
// synopsys translate_off
defparam \alu|AND[2] .lut_mask = 16'hAF00;
defparam \alu|AND[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \alu|out[2]~7 (
// Equation(s):
// \alu|out[2]~7_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[2]~6_combout  & (\REG|Mux12~4_combout )) # (!\alu|out[2]~6_combout  & ((\alu|AND [2]))))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[2]~6_combout ))))

	.dataa(\REG|Mux12~4_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|out[2]~6_combout ),
	.datad(\alu|AND [2]),
	.cin(gnd),
	.combout(\alu|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[2]~7 .lut_mask = 16'hBCB0;
defparam \alu|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \BUS[2]~46 (
// Equation(s):
// \BUS[2]~46_combout  = (\pc|out[2]~_Duplicate_1_regout  & (((\alu|out[2]~7_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[2]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[2]~7_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[2]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[2]~7_combout ),
	.cin(gnd),
	.combout(\BUS[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~46 .lut_mask = 16'hFA32;
defparam \BUS[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \BUS[2]~47 (
// Equation(s):
// \BUS[2]~47_combout  = (\BUS[2]~45_combout  & (\BUS[2]~46_combout  & ((\mdr|out[2]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\control|WideOr21~2_combout ),
	.datab(\mdr|out[2]~_Duplicate_1_regout ),
	.datac(\BUS[2]~45_combout ),
	.datad(\BUS[2]~46_combout ),
	.cin(gnd),
	.combout(\BUS[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~47 .lut_mask = 16'hD000;
defparam \BUS[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \BUS[2]~48 (
// Equation(s):
// \BUS[2]~48_combout  = (\BUS[2]~47_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[2]~47_combout ),
	.cin(gnd),
	.combout(\BUS[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~48 .lut_mask = 16'hFF0F;
defparam \BUS[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N28
cycloneii_lcell_comb \mar|out~2 (
// Equation(s):
// \mar|out~2_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[2]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[2]~48_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\control|WideOr18~1_combout ),
	.datad(\BUS[2]~48_combout ),
	.cin(gnd),
	.combout(\mar|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~2 .lut_mask = 16'h8A80;
defparam \mar|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N26
cycloneii_lcell_comb \mc|Selector24~2 (
// Equation(s):
// \mc|Selector24~2_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ) # ((\SW~combout [9] & \mc|Equal0~1_combout )))) # (!\mc|Selector24~3_combout  & (\SW~combout [9] & (\mc|Equal0~1_combout )))

	.dataa(\mc|Selector24~3_combout ),
	.datab(\SW~combout [9]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\mc|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector24~2 .lut_mask = 16'hEAC0;
defparam \mc|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N2
cycloneii_lcell_comb \mc|data_out[9]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[9]~_Duplicate_1feeder_combout  = \mc|Selector24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector24~2_combout ),
	.cin(gnd),
	.combout(\mc|data_out[9]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[9]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[9]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y1_N3
cycloneii_lcell_ff \mc|data_out[9]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[9]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \mdr|out[9]~9 (
// Equation(s):
// \mdr|out[9]~9_combout  = (\control|WideOr23~combout  & (\mc|data_out[9]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[9]~76_combout )))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\mc|data_out[9]~_Duplicate_1_regout ),
	.datad(\BUS[9]~76_combout ),
	.cin(gnd),
	.combout(\mdr|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[9]~9 .lut_mask = 16'hF3C0;
defparam \mdr|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \mdr|out[9]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[9]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[9]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[9]~9_combout )))

	.dataa(vcc),
	.datab(\control|WideOr19~2_combout ),
	.datac(\mdr|out[9]~_Duplicate_1_regout ),
	.datad(\mdr|out[9]~9_combout ),
	.cin(gnd),
	.combout(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[9]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[9]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \mdr|out[9]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \alu|AND[9] (
// Equation(s):
// \alu|AND [9] = (\REG|Mux6~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux6~4_combout ),
	.cin(gnd),
	.combout(\alu|AND [9]),
	.cout());
// synopsys translate_off
defparam \alu|AND[9] .lut_mask = 16'hCF00;
defparam \alu|AND[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \alu|out[9]~20 (
// Equation(s):
// \alu|out[9]~20_combout  = (\control|ALUK[0]~1_combout  & ((\control|Decoder5~1_combout ) # ((\alu|AND [9])))) # (!\control|ALUK[0]~1_combout  & (!\control|Decoder5~1_combout  & ((\alu|ADD[9]~18_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|AND [9]),
	.datad(\alu|ADD[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[9]~20 .lut_mask = 16'hB9A8;
defparam \alu|out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \alu|out[9]~21 (
// Equation(s):
// \alu|out[9]~21_combout  = (\control|Decoder5~1_combout  & ((\alu|out[9]~20_combout  & ((\REG|Mux5~4_combout ))) # (!\alu|out[9]~20_combout  & (!\REG|Mux6~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[9]~20_combout ))))

	.dataa(\REG|Mux6~4_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(\alu|out[9]~20_combout ),
	.cin(gnd),
	.combout(\alu|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[9]~21 .lut_mask = 16'hF344;
defparam \alu|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \BUS[9]~74 (
// Equation(s):
// \BUS[9]~74_combout  = (\control|drALU~1_combout  & (\alu|out[9]~21_combout  & ((\control|WideOr20~3_combout ) # (\pc|out[9]~_Duplicate_1_regout )))) # (!\control|drALU~1_combout  & ((\control|WideOr20~3_combout ) # ((\pc|out[9]~_Duplicate_1_regout ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\control|WideOr20~3_combout ),
	.datac(\pc|out[9]~_Duplicate_1_regout ),
	.datad(\alu|out[9]~21_combout ),
	.cin(gnd),
	.combout(\BUS[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~74 .lut_mask = 16'hFC54;
defparam \BUS[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \BUS[9]~73 (
// Equation(s):
// \BUS[9]~73_combout  = (\ADDER[9]~18_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ADDER[9]~18_combout ),
	.datad(\control|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\BUS[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~73 .lut_mask = 16'hF0FF;
defparam \BUS[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \BUS[9]~75 (
// Equation(s):
// \BUS[9]~75_combout  = (\BUS[9]~74_combout  & (\BUS[9]~73_combout  & ((\mdr|out[9]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\control|WideOr21~2_combout ),
	.datab(\mdr|out[9]~_Duplicate_1_regout ),
	.datac(\BUS[9]~74_combout ),
	.datad(\BUS[9]~73_combout ),
	.cin(gnd),
	.combout(\BUS[9]~75_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~75 .lut_mask = 16'hD000;
defparam \BUS[9]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \BUS[9]~76 (
// Equation(s):
// \BUS[9]~76_combout  = (\BUS[9]~75_combout ) # (!\BUS[0]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[9]~75_combout ),
	.cin(gnd),
	.combout(\BUS[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~76 .lut_mask = 16'hFF0F;
defparam \BUS[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \pc|out~20 (
// Equation(s):
// \pc|out~20_combout  = (\pc|out[7]~0_combout  & ((\PC_PLUS_ONE[9]~18_combout ) # ((\pc|out[7]~1_combout )))) # (!\pc|out[7]~0_combout  & (((\BUS[9]~76_combout  & !\pc|out[7]~1_combout ))))

	.dataa(\PC_PLUS_ONE[9]~18_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\BUS[9]~76_combout ),
	.datad(\pc|out[7]~1_combout ),
	.cin(gnd),
	.combout(\pc|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~20 .lut_mask = 16'hCCB8;
defparam \pc|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \pc|out~21 (
// Equation(s):
// \pc|out~21_combout  = (\pc|out[7]~1_combout  & ((\pc|out~20_combout  & (\ADDER[9]~18_combout )) # (!\pc|out~20_combout  & ((\pc|out[9]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~20_combout ))))

	.dataa(\ADDER[9]~18_combout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[9]~_Duplicate_1_regout ),
	.datad(\pc|out~20_combout ),
	.cin(gnd),
	.combout(\pc|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~21 .lut_mask = 16'hBBC0;
defparam \pc|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N23
cycloneii_lcell_ff \pc|out[9]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \PC_PLUS_ONE[6]~12 (
// Equation(s):
// \PC_PLUS_ONE[6]~12_combout  = (\pc|out[6]~_Duplicate_1_regout  & (\PC_PLUS_ONE[5]~11  $ (GND))) # (!\pc|out[6]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[5]~11  & VCC))
// \PC_PLUS_ONE[6]~13  = CARRY((\pc|out[6]~_Duplicate_1_regout  & !\PC_PLUS_ONE[5]~11 ))

	.dataa(\pc|out[6]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[5]~11 ),
	.combout(\PC_PLUS_ONE[6]~12_combout ),
	.cout(\PC_PLUS_ONE[6]~13 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[6]~12 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \pc|out~22 (
// Equation(s):
// \pc|out~22_combout  = (\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout ) # ((\pc|out[10]~_Duplicate_1_regout )))) # (!\pc|out[7]~1_combout  & (!\pc|out[7]~0_combout  & (\BUS[10]~80_combout )))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\BUS[10]~80_combout ),
	.datad(\pc|out[10]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\pc|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~22 .lut_mask = 16'hBA98;
defparam \pc|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \pc|out~23 (
// Equation(s):
// \pc|out~23_combout  = (\pc|out[7]~0_combout  & ((\pc|out~22_combout  & (\ADDER[10]~20_combout )) # (!\pc|out~22_combout  & ((\PC_PLUS_ONE[10]~20_combout ))))) # (!\pc|out[7]~0_combout  & (((\pc|out~22_combout ))))

	.dataa(\ADDER[10]~20_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\PC_PLUS_ONE[10]~20_combout ),
	.datad(\pc|out~22_combout ),
	.cin(gnd),
	.combout(\pc|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~23 .lut_mask = 16'hBBC0;
defparam \pc|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \pc|out[10]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \ADDR1MUX[10]~10 (
// Equation(s):
// \ADDR1MUX[10]~10_combout  = (\control|WideOr13~3_combout  & (\pc|out[10]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux5~4_combout )))

	.dataa(\control|WideOr13~3_combout ),
	.datab(\pc|out[10]~_Duplicate_1_regout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADDR1MUX[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[10]~10 .lut_mask = 16'hD8D8;
defparam \ADDR1MUX[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \pc|out~24 (
// Equation(s):
// \pc|out~24_combout  = (\pc|out[7]~1_combout  & (\pc|out[7]~0_combout )) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[11]~22_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[11]~84_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\PC_PLUS_ONE[11]~22_combout ),
	.datad(\BUS[11]~84_combout ),
	.cin(gnd),
	.combout(\pc|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~24 .lut_mask = 16'hD9C8;
defparam \pc|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \pc|out~25 (
// Equation(s):
// \pc|out~25_combout  = (\pc|out[7]~1_combout  & ((\pc|out~24_combout  & (\ADDER[11]~22_combout )) # (!\pc|out~24_combout  & ((\pc|out[11]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~24_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\ADDER[11]~22_combout ),
	.datac(\pc|out[11]~_Duplicate_1_regout ),
	.datad(\pc|out~24_combout ),
	.cin(gnd),
	.combout(\pc|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~25 .lut_mask = 16'hDDA0;
defparam \pc|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N15
cycloneii_lcell_ff \pc|out[11]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \alu|out[11]~24 (
// Equation(s):
// \alu|out[11]~24_combout  = (\control|ALUK[0]~1_combout  & (\REG|Mux4~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))) # (!\control|ALUK[0]~1_combout  & (((!\REG|Mux4~4_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux4~4_combout ),
	.cin(gnd),
	.combout(\alu|out[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[11]~24 .lut_mask = 16'h8A55;
defparam \alu|out[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \alu|out[11]~25 (
// Equation(s):
// \alu|out[11]~25_combout  = (\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout  & ((\REG|Mux3~4_combout ))) # (!\control|ALUK[0]~1_combout  & (\alu|out[11]~24_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[11]~24_combout )) # 
// (!\control|ALUK[0]~1_combout )))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|out[11]~24_combout ),
	.datad(\REG|Mux3~4_combout ),
	.cin(gnd),
	.combout(\alu|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[11]~25 .lut_mask = 16'hF971;
defparam \alu|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \alu|out[11]~26 (
// Equation(s):
// \alu|out[11]~26_combout  = (\control|Decoder5~1_combout  & (((\alu|out[11]~25_combout )))) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout  & ((\alu|out[11]~25_combout ))) # (!\control|ALUK[0]~1_combout  & (\alu|ADD[11]~22_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|ADD[11]~22_combout ),
	.datad(\alu|out[11]~25_combout ),
	.cin(gnd),
	.combout(\alu|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[11]~26 .lut_mask = 16'hFE10;
defparam \alu|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \BUS[11]~82 (
// Equation(s):
// \BUS[11]~82_combout  = (\control|drALU~1_combout  & (\alu|out[11]~26_combout  & ((\pc|out[11]~_Duplicate_1_regout ) # (\control|WideOr20~3_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[11]~_Duplicate_1_regout ) # ((\control|WideOr20~3_combout 
// ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[11]~_Duplicate_1_regout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[11]~26_combout ),
	.cin(gnd),
	.combout(\BUS[11]~82_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~82 .lut_mask = 16'hFC54;
defparam \BUS[11]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \BUS[11]~83 (
// Equation(s):
// \BUS[11]~83_combout  = (\BUS[11]~81_combout  & (\BUS[11]~82_combout  & ((\ADDER[11]~22_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[11]~81_combout ),
	.datab(\control|WideOr14~3_combout ),
	.datac(\ADDER[11]~22_combout ),
	.datad(\BUS[11]~82_combout ),
	.cin(gnd),
	.combout(\BUS[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~83 .lut_mask = 16'hA200;
defparam \BUS[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \ir|out~12 (
// Equation(s):
// \ir|out~12_combout  = (\KEY~combout [0] & ((\BUS[11]~83_combout ) # (!\BUS[0]~39_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[11]~83_combout ),
	.cin(gnd),
	.combout(\ir|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~12 .lut_mask = 16'hCC0C;
defparam \ir|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \ir|out[11]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[11]~_Duplicate_1feeder_combout  = \ir|out~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~12_combout ),
	.cin(gnd),
	.combout(\ir|out[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[11]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N5
cycloneii_lcell_ff \ir|out[11]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out[11]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \sel_DR[2]~2 (
// Equation(s):
// \sel_DR[2]~2_combout  = (\ir|out[11]~_Duplicate_1_regout ) # (\Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir|out[11]~_Duplicate_1_regout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[2]~2 .lut_mask = 16'hFFF0;
defparam \sel_DR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \REG|Equal0~0 (
// Equation(s):
// \REG|Equal0~0_combout  = (\control|WideOr17~2_combout  & (\sel_DR[2]~2_combout  & (!\sel_DR[1]~1_combout  & \sel_DR[0]~0_combout )))

	.dataa(\control|WideOr17~2_combout ),
	.datab(\sel_DR[2]~2_combout ),
	.datac(\sel_DR[1]~1_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~0 .lut_mask = 16'h0800;
defparam \REG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \REG|create_regs[5].r|out[11]~0 (
// Equation(s):
// \REG|create_regs[5].r|out[11]~0_combout  = (\REG|Equal0~0_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[11]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[5].r|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N27
cycloneii_lcell_ff \REG|create_regs[5].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [5]));

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \REG|create_regs[7].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [5]));

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \REG|create_regs[6].r|out[5]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[5]~feeder_combout  = \ir|out~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~6_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[5]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N9
cycloneii_lcell_ff \REG|create_regs[6].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [5]));

// Location: LCFF_X19_Y19_N27
cycloneii_lcell_ff \REG|create_regs[4].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [5]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \REG|Mux10~0 (
// Equation(s):
// \REG|Mux10~0_combout  = (\sel_SR1[1]~2_combout  & ((\REG|create_regs[6].r|out [5]) # ((\sel_SR1[0]~1_combout )))) # (!\sel_SR1[1]~2_combout  & (((\REG|create_regs[4].r|out [5] & !\sel_SR1[0]~1_combout ))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\REG|create_regs[6].r|out [5]),
	.datac(\REG|create_regs[4].r|out [5]),
	.datad(\sel_SR1[0]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~0 .lut_mask = 16'hAAD8;
defparam \REG|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \REG|Mux10~1 (
// Equation(s):
// \REG|Mux10~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux10~0_combout  & ((\REG|create_regs[7].r|out [5]))) # (!\REG|Mux10~0_combout  & (\REG|create_regs[5].r|out [5])))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux10~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[5].r|out [5]),
	.datac(\REG|create_regs[7].r|out [5]),
	.datad(\REG|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~1 .lut_mask = 16'hF588;
defparam \REG|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N11
cycloneii_lcell_ff \REG|create_regs[3].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [5]));

// Location: LCFF_X18_Y16_N29
cycloneii_lcell_ff \REG|create_regs[1].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [5]));

// Location: LCCOMB_X16_Y25_N10
cycloneii_lcell_comb \REG|create_regs[0].r|out[5]~feeder (
// Equation(s):
// \REG|create_regs[0].r|out[5]~feeder_combout  = \ir|out~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~6_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[0].r|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[0].r|out[5]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[0].r|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y25_N11
cycloneii_lcell_ff \REG|create_regs[0].r|out[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[0].r|out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [5]));

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \REG|Mux10~2 (
// Equation(s):
// \REG|Mux10~2_combout  = (\sel_SR1[1]~2_combout  & (\sel_SR1[0]~1_combout )) # (!\sel_SR1[1]~2_combout  & ((\sel_SR1[0]~1_combout  & (\REG|create_regs[1].r|out [5])) # (!\sel_SR1[0]~1_combout  & ((\REG|create_regs[0].r|out [5])))))

	.dataa(\sel_SR1[1]~2_combout ),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[1].r|out [5]),
	.datad(\REG|create_regs[0].r|out [5]),
	.cin(gnd),
	.combout(\REG|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~2 .lut_mask = 16'hD9C8;
defparam \REG|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \REG|Mux10~3 (
// Equation(s):
// \REG|Mux10~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux10~2_combout  & ((\REG|create_regs[3].r|out [5]))) # (!\REG|Mux10~2_combout  & (\REG|create_regs[2].r|out [5])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux10~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [5]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [5]),
	.datad(\REG|Mux10~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~3 .lut_mask = 16'hF388;
defparam \REG|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \REG|Mux10~4 (
// Equation(s):
// \REG|Mux10~4_combout  = (\sel_SR1[2]~3_combout  & (\REG|Mux10~1_combout )) # (!\sel_SR1[2]~3_combout  & ((\REG|Mux10~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux10~1_combout ),
	.datad(\REG|Mux10~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \alu|AND[5] (
// Equation(s):
// \alu|AND [5] = (\REG|Mux10~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\REG|Mux10~4_combout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|AND [5]),
	.cout());
// synopsys translate_off
defparam \alu|AND[5] .lut_mask = 16'hC0F0;
defparam \alu|AND[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \alu|out[5]~12 (
// Equation(s):
// \alu|out[5]~12_combout  = (\control|ALUK[0]~1_combout  & ((\alu|AND [5]) # ((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~1_combout  & (((!\control|Decoder5~1_combout  & \alu|ADD[5]~10_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\alu|AND [5]),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[5]~12 .lut_mask = 16'hADA8;
defparam \alu|out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \alu|out[5]~13 (
// Equation(s):
// \alu|out[5]~13_combout  = (\control|Decoder5~1_combout  & ((\alu|out[5]~12_combout  & (\REG|Mux9~4_combout )) # (!\alu|out[5]~12_combout  & ((!\REG|Mux10~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[5]~12_combout ))))

	.dataa(\REG|Mux9~4_combout ),
	.datab(\REG|Mux10~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|out[5]~12_combout ),
	.cin(gnd),
	.combout(\alu|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[5]~13 .lut_mask = 16'hAF30;
defparam \alu|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \BUS[5]~58 (
// Equation(s):
// \BUS[5]~58_combout  = (\control|WideOr20~3_combout  & (((\alu|out[5]~13_combout ) # (!\control|drALU~1_combout )))) # (!\control|WideOr20~3_combout  & (\pc|out[5]~_Duplicate_1_regout  & ((\alu|out[5]~13_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr20~3_combout ),
	.datab(\pc|out[5]~_Duplicate_1_regout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[5]~13_combout ),
	.cin(gnd),
	.combout(\BUS[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~58 .lut_mask = 16'hEE0E;
defparam \BUS[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \BUS[5]~59 (
// Equation(s):
// \BUS[5]~59_combout  = (\BUS[5]~57_combout  & (\BUS[5]~58_combout  & ((\ADDER[5]~10_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[5]~57_combout ),
	.datab(\control|WideOr14~3_combout ),
	.datac(\BUS[5]~58_combout ),
	.datad(\ADDER[5]~10_combout ),
	.cin(gnd),
	.combout(\BUS[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~59 .lut_mask = 16'hA020;
defparam \BUS[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneii_lcell_comb \ir|out~6 (
// Equation(s):
// \ir|out~6_combout  = (\KEY~combout [0] & ((\BUS[5]~59_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[5]~59_combout ),
	.cin(gnd),
	.combout(\ir|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~6 .lut_mask = 16'hAA0A;
defparam \ir|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N21
cycloneii_lcell_ff \ir|out[5]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \ADDR2MUX[5]~5 (
// Equation(s):
// \ADDR2MUX[5]~5_combout  = (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr11~2_combout ) # (!\control|WideOr12~3_combout )))

	.dataa(vcc),
	.datab(\control|WideOr12~3_combout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[5]~5 .lut_mask = 16'h30F0;
defparam \ADDR2MUX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \PC_PLUS_ONE[5]~10 (
// Equation(s):
// \PC_PLUS_ONE[5]~10_combout  = (\pc|out[5]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[4]~9 )) # (!\pc|out[5]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[4]~9 ) # (GND)))
// \PC_PLUS_ONE[5]~11  = CARRY((!\PC_PLUS_ONE[4]~9 ) # (!\pc|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[4]~9 ),
	.combout(\PC_PLUS_ONE[5]~10_combout ),
	.cout(\PC_PLUS_ONE[5]~11 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[5]~10 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \pc|out~12 (
// Equation(s):
// \pc|out~12_combout  = (\pc|out[7]~1_combout  & (\pc|out[7]~0_combout )) # (!\pc|out[7]~1_combout  & ((\pc|out[7]~0_combout  & (\PC_PLUS_ONE[5]~10_combout )) # (!\pc|out[7]~0_combout  & ((\BUS[5]~60_combout )))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\PC_PLUS_ONE[5]~10_combout ),
	.datad(\BUS[5]~60_combout ),
	.cin(gnd),
	.combout(\pc|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~12 .lut_mask = 16'hD9C8;
defparam \pc|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \pc|out~13 (
// Equation(s):
// \pc|out~13_combout  = (\pc|out[7]~1_combout  & ((\pc|out~12_combout  & (\ADDER[5]~10_combout )) # (!\pc|out~12_combout  & ((\pc|out[5]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~12_combout ))))

	.dataa(\pc|out[7]~1_combout ),
	.datab(\ADDER[5]~10_combout ),
	.datac(\pc|out[5]~_Duplicate_1_regout ),
	.datad(\pc|out~12_combout ),
	.cin(gnd),
	.combout(\pc|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~13 .lut_mask = 16'hDDA0;
defparam \pc|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N13
cycloneii_lcell_ff \pc|out[5]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\pc|out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \pc|out~14 (
// Equation(s):
// \pc|out~14_combout  = (\pc|out[7]~1_combout  & ((\pc|out[6]~_Duplicate_1_regout ) # ((\pc|out[7]~0_combout )))) # (!\pc|out[7]~1_combout  & (((!\pc|out[7]~0_combout  & \BUS[6]~64_combout ))))

	.dataa(\pc|out[6]~_Duplicate_1_regout ),
	.datab(\pc|out[7]~1_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\BUS[6]~64_combout ),
	.cin(gnd),
	.combout(\pc|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~14 .lut_mask = 16'hCBC8;
defparam \pc|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \pc|out~15 (
// Equation(s):
// \pc|out~15_combout  = (\pc|out[7]~0_combout  & ((\pc|out~14_combout  & (\ADDER[6]~12_combout )) # (!\pc|out~14_combout  & ((\PC_PLUS_ONE[6]~12_combout ))))) # (!\pc|out[7]~0_combout  & (((\pc|out~14_combout ))))

	.dataa(\ADDER[6]~12_combout ),
	.datab(\PC_PLUS_ONE[6]~12_combout ),
	.datac(\pc|out[7]~0_combout ),
	.datad(\pc|out~14_combout ),
	.cin(gnd),
	.combout(\pc|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~15 .lut_mask = 16'hAFC0;
defparam \pc|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \pc|out[6]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~15_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \ADDR1MUX[6]~6 (
// Equation(s):
// \ADDR1MUX[6]~6_combout  = (\control|WideOr13~3_combout  & ((\pc|out[6]~_Duplicate_1_regout ))) # (!\control|WideOr13~3_combout  & (\REG|Mux9~4_combout ))

	.dataa(\REG|Mux9~4_combout ),
	.datab(\pc|out[6]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[6]~6 .lut_mask = 16'hCCAA;
defparam \ADDR1MUX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \BUS[6]~61 (
// Equation(s):
// \BUS[6]~61_combout  = (\ADDER[6]~12_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(\control|WideOr14~3_combout ),
	.datac(vcc),
	.datad(\ADDER[6]~12_combout ),
	.cin(gnd),
	.combout(\BUS[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~61 .lut_mask = 16'hFF33;
defparam \BUS[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \alu|AND[6] (
// Equation(s):
// \alu|AND [6] = (\REG|Mux9~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\REG|Mux9~4_combout ),
	.cin(gnd),
	.combout(\alu|AND [6]),
	.cout());
// synopsys translate_off
defparam \alu|AND[6] .lut_mask = 16'hF500;
defparam \alu|AND[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \alu|out[6]~14 (
// Equation(s):
// \alu|out[6]~14_combout  = (\control|ALUK[0]~1_combout  & (((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~1_combout  & ((\control|Decoder5~1_combout  & (!\REG|Mux9~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|ADD[6]~12_combout )))))

	.dataa(\REG|Mux9~4_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[6]~12_combout ),
	.cin(gnd),
	.combout(\alu|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[6]~14 .lut_mask = 16'hD3D0;
defparam \alu|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \alu|out[6]~15 (
// Equation(s):
// \alu|out[6]~15_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[6]~14_combout  & ((\REG|Mux8~4_combout ))) # (!\alu|out[6]~14_combout  & (\alu|AND [6])))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[6]~14_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\alu|AND [6]),
	.datac(\REG|Mux8~4_combout ),
	.datad(\alu|out[6]~14_combout ),
	.cin(gnd),
	.combout(\alu|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[6]~15 .lut_mask = 16'hF588;
defparam \alu|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \BUS[6]~63 (
// Equation(s):
// \BUS[6]~63_combout  = (\control|WideOr20~3_combout  & (((\alu|out[6]~15_combout ) # (!\control|drALU~1_combout )))) # (!\control|WideOr20~3_combout  & (\pc|out[6]~_Duplicate_1_regout  & ((\alu|out[6]~15_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr20~3_combout ),
	.datab(\pc|out[6]~_Duplicate_1_regout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[6]~15_combout ),
	.cin(gnd),
	.combout(\BUS[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~63 .lut_mask = 16'hEE0E;
defparam \BUS[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \BUS[6]~64 (
// Equation(s):
// \BUS[6]~64_combout  = ((\BUS[6]~62_combout  & (\BUS[6]~61_combout  & \BUS[6]~63_combout ))) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(\BUS[6]~62_combout ),
	.datac(\BUS[6]~61_combout ),
	.datad(\BUS[6]~63_combout ),
	.cin(gnd),
	.combout(\BUS[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~64 .lut_mask = 16'hD555;
defparam \BUS[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N16
cycloneii_lcell_comb \mar|out~6 (
// Equation(s):
// \mar|out~6_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[6]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[6]~64_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\mar|out[6]~_Duplicate_1_regout ),
	.datac(\BUS[6]~64_combout ),
	.datad(\control|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\mar|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~6 .lut_mask = 16'h88A0;
defparam \mar|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneii_lcell_comb \mar|out[6]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[6]~_Duplicate_1feeder_combout  = \mar|out~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~6_combout ),
	.cin(gnd),
	.combout(\mar|out[6]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[6]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[6]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N25
cycloneii_lcell_ff \mar|out[6]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[6]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y6_N18
cycloneii_lcell_comb \mc|memory~0 (
// Equation(s):
// \mc|memory~0_combout  = (\mar|out[6]~_Duplicate_1_regout  & (\mar|out[5]~_Duplicate_1_regout  & \mar|out[7]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\mar|out[6]~_Duplicate_1_regout ),
	.datac(\mar|out[5]~_Duplicate_1_regout ),
	.datad(\mar|out[7]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|memory~0 .lut_mask = 16'hC000;
defparam \mc|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~0 .lut_mask = 16'h3030;
defparam \control|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneii_lcell_comb \mc|memory~1 (
// Equation(s):
// \mc|memory~1_combout  = (\control|WideOr14~0_combout  & (\control|WideOr22~2_combout  & ((!\mc|memory~0_combout ) # (!\mc|WideOr0~0_combout ))))

	.dataa(\mc|WideOr0~0_combout ),
	.datab(\mc|memory~0_combout ),
	.datac(\control|WideOr14~0_combout ),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\mc|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|memory~1 .lut_mask = 16'h7000;
defparam \mc|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneii_lcell_comb \mc|Selector29~0 (
// Equation(s):
// \mc|Selector29~0_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ) # ((\SW~combout [4] & \mc|Equal0~1_combout )))) # (!\mc|Selector24~3_combout  & (\SW~combout [4] & (\mc|Equal0~1_combout )))

	.dataa(\mc|Selector24~3_combout ),
	.datab(\SW~combout [4]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\mc|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector29~0 .lut_mask = 16'hEAC0;
defparam \mc|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \mc|data_out[4]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[4]~_Duplicate_1feeder_combout  = \mc|Selector29~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector29~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[4]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N17
cycloneii_lcell_ff \mc|data_out[4]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \mdr|out[4]~4 (
// Equation(s):
// \mdr|out[4]~4_combout  = (\control|WideOr23~combout  & (\mc|data_out[4]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[4]~56_combout )))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\mc|data_out[4]~_Duplicate_1_regout ),
	.datad(\BUS[4]~56_combout ),
	.cin(gnd),
	.combout(\mdr|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[4]~4 .lut_mask = 16'hF5A0;
defparam \mdr|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \mdr|out[4]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[4]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[4]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[4]~4_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[4]~_Duplicate_1_regout ),
	.datad(\mdr|out[4]~4_combout ),
	.cin(gnd),
	.combout(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[4]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[4]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N7
cycloneii_lcell_ff \mdr|out[4]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \BUS[4]~53 (
// Equation(s):
// \BUS[4]~53_combout  = (\mdr|out[4]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr21~2_combout ),
	.datad(\mdr|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~53 .lut_mask = 16'hFF0F;
defparam \BUS[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \alu|AND[4] (
// Equation(s):
// \alu|AND [4] = (\REG|Mux11~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\alu|AND [4]),
	.cout());
// synopsys translate_off
defparam \alu|AND[4] .lut_mask = 16'hF500;
defparam \alu|AND[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \alu|out[4]~10 (
// Equation(s):
// \alu|out[4]~10_combout  = (\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout ) # ((!\REG|Mux11~4_combout )))) # (!\control|Decoder5~1_combout  & (!\control|ALUK[0]~1_combout  & (\alu|ADD[4]~8_combout )))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|ADD[4]~8_combout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\alu|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[4]~10 .lut_mask = 16'h98BA;
defparam \alu|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \alu|out[4]~11 (
// Equation(s):
// \alu|out[4]~11_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[4]~10_combout  & (\REG|Mux10~4_combout )) # (!\alu|out[4]~10_combout  & ((\alu|AND [4]))))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[4]~10_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\REG|Mux10~4_combout ),
	.datac(\alu|AND [4]),
	.datad(\alu|out[4]~10_combout ),
	.cin(gnd),
	.combout(\alu|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[4]~11 .lut_mask = 16'hDDA0;
defparam \alu|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \BUS[4]~54 (
// Equation(s):
// \BUS[4]~54_combout  = (\control|WideOr20~3_combout  & (((\alu|out[4]~11_combout )) # (!\control|drALU~1_combout ))) # (!\control|WideOr20~3_combout  & (\pc|out[4]~_Duplicate_1_regout  & ((\alu|out[4]~11_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr20~3_combout ),
	.datab(\control|drALU~1_combout ),
	.datac(\pc|out[4]~_Duplicate_1_regout ),
	.datad(\alu|out[4]~11_combout ),
	.cin(gnd),
	.combout(\BUS[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~54 .lut_mask = 16'hFA32;
defparam \BUS[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \BUS[4]~55 (
// Equation(s):
// \BUS[4]~55_combout  = (\BUS[4]~53_combout  & (\BUS[4]~54_combout  & ((\ADDER[4]~8_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\control|WideOr14~3_combout ),
	.datab(\BUS[4]~53_combout ),
	.datac(\BUS[4]~54_combout ),
	.datad(\ADDER[4]~8_combout ),
	.cin(gnd),
	.combout(\BUS[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~55 .lut_mask = 16'hC040;
defparam \BUS[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \BUS[4]~56 (
// Equation(s):
// \BUS[4]~56_combout  = (\BUS[4]~55_combout ) # (!\BUS[0]~39_combout )

	.dataa(\BUS[0]~39_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BUS[4]~55_combout ),
	.cin(gnd),
	.combout(\BUS[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~56 .lut_mask = 16'hFF55;
defparam \BUS[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneii_lcell_comb \mar|out~4 (
// Equation(s):
// \mar|out~4_combout  = (\KEY~combout [0] & ((\control|WideOr18~1_combout  & (\mar|out[4]~_Duplicate_1_regout )) # (!\control|WideOr18~1_combout  & ((\BUS[4]~56_combout )))))

	.dataa(\control|WideOr18~1_combout ),
	.datab(\mar|out[4]~_Duplicate_1_regout ),
	.datac(\BUS[4]~56_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\mar|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~4 .lut_mask = 16'hD800;
defparam \mar|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneii_lcell_comb \mar|out[4]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[4]~_Duplicate_1feeder_combout  = \mar|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~4_combout ),
	.cin(gnd),
	.combout(\mar|out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[4]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N29
cycloneii_lcell_ff \mar|out[4]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mar|out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y6_N14
cycloneii_lcell_comb \mc|Equal0~1 (
// Equation(s):
// \mc|Equal0~1_combout  = (\mc|Equal1~0_combout  & (\mar|out[4]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & \mc|Equal0~0_combout )))

	.dataa(\mc|Equal1~0_combout ),
	.datab(\mar|out[4]~_Duplicate_1_regout ),
	.datac(\mar|out[0]~_Duplicate_1_regout ),
	.datad(\mc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal0~1 .lut_mask = 16'h0800;
defparam \mc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N2
cycloneii_lcell_comb \mc|Selector25~0 (
// Equation(s):
// \mc|Selector25~0_combout  = (\SW~combout [8] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 )))) # (!\SW~combout [8] & (((\mc|Selector24~3_combout  & 
// \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ))))

	.dataa(\SW~combout [8]),
	.datab(\mc|Equal0~1_combout ),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\mc|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector25~0 .lut_mask = 16'hF888;
defparam \mc|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N16
cycloneii_lcell_comb \mc|data_out[8]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[8]~_Duplicate_1feeder_combout  = \mc|Selector25~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector25~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y26_N17
cycloneii_lcell_ff \mc|data_out[8]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[8]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y23_N18
cycloneii_lcell_comb \mdr|out[8]~8 (
// Equation(s):
// \mdr|out[8]~8_combout  = (\control|WideOr23~combout  & (\mc|data_out[8]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[8]~72_combout )))

	.dataa(\control|WideOr23~combout ),
	.datab(vcc),
	.datac(\mc|data_out[8]~_Duplicate_1_regout ),
	.datad(\BUS[8]~72_combout ),
	.cin(gnd),
	.combout(\mdr|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[8]~8 .lut_mask = 16'hF5A0;
defparam \mdr|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneii_lcell_comb \mdr|out[8]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[8]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[8]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[8]~8_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[8]~_Duplicate_1_regout ),
	.datad(\mdr|out[8]~8_combout ),
	.cin(gnd),
	.combout(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[8]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[8]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y23_N17
cycloneii_lcell_ff \mdr|out[8]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \BUS[8]~69 (
// Equation(s):
// \BUS[8]~69_combout  = (\ADDER[8]~16_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[8]~16_combout ),
	.cin(gnd),
	.combout(\BUS[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~69 .lut_mask = 16'hFF0F;
defparam \BUS[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \alu|AND[8] (
// Equation(s):
// \alu|AND [8] = (\REG|Mux7~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\REG|Mux7~4_combout ),
	.cin(gnd),
	.combout(\alu|AND [8]),
	.cout());
// synopsys translate_off
defparam \alu|AND[8] .lut_mask = 16'hF300;
defparam \alu|AND[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \alu|out[8]~18 (
// Equation(s):
// \alu|out[8]~18_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~1_combout )) # (!\REG|Mux7~4_combout ))) # (!\control|Decoder5~1_combout  & (((!\control|ALUK[0]~1_combout  & \alu|ADD[8]~16_combout ))))

	.dataa(\REG|Mux7~4_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\control|ALUK[0]~1_combout ),
	.datad(\alu|ADD[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[8]~18 .lut_mask = 16'hC7C4;
defparam \alu|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \alu|out[8]~19 (
// Equation(s):
// \alu|out[8]~19_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[8]~18_combout  & ((\REG|Mux6~4_combout ))) # (!\alu|out[8]~18_combout  & (\alu|AND [8])))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[8]~18_combout ))))

	.dataa(\control|ALUK[0]~1_combout ),
	.datab(\alu|AND [8]),
	.datac(\REG|Mux6~4_combout ),
	.datad(\alu|out[8]~18_combout ),
	.cin(gnd),
	.combout(\alu|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[8]~19 .lut_mask = 16'hF588;
defparam \alu|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \BUS[8]~70 (
// Equation(s):
// \BUS[8]~70_combout  = (\pc|out[8]~_Duplicate_1_regout  & (((\alu|out[8]~19_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[8]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[8]~19_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[8]~_Duplicate_1_regout ),
	.datab(\control|WideOr20~3_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[8]~19_combout ),
	.cin(gnd),
	.combout(\BUS[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~70 .lut_mask = 16'hEE0E;
defparam \BUS[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \BUS[8]~71 (
// Equation(s):
// \BUS[8]~71_combout  = (\BUS[8]~69_combout  & (\BUS[8]~70_combout  & ((\mdr|out[8]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\control|WideOr21~2_combout ),
	.datab(\mdr|out[8]~_Duplicate_1_regout ),
	.datac(\BUS[8]~69_combout ),
	.datad(\BUS[8]~70_combout ),
	.cin(gnd),
	.combout(\BUS[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~71 .lut_mask = 16'hD000;
defparam \BUS[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \ir|out~9 (
// Equation(s):
// \ir|out~9_combout  = (\KEY~combout [0] & ((\BUS[8]~71_combout ) # (!\BUS[0]~39_combout )))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[0]~39_combout ),
	.datad(\BUS[8]~71_combout ),
	.cin(gnd),
	.combout(\ir|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~9 .lut_mask = 16'hAA0A;
defparam \ir|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N19
cycloneii_lcell_ff \ir|out[8]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \sel_SR1[2]~3 (
// Equation(s):
// \sel_SR1[2]~3_combout  = (\sel_SR1~0_combout  & (\ir|out[11]~_Duplicate_1_regout )) # (!\sel_SR1~0_combout  & ((\ir|out[8]~_Duplicate_1_regout )))

	.dataa(\ir|out[11]~_Duplicate_1_regout ),
	.datab(\ir|out[8]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\sel_SR1~0_combout ),
	.cin(gnd),
	.combout(\sel_SR1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[2]~3 .lut_mask = 16'hAACC;
defparam \sel_SR1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N15
cycloneii_lcell_ff \REG|create_regs[3].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [14]));

// Location: LCFF_X19_Y16_N25
cycloneii_lcell_ff \REG|create_regs[0].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [14]));

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \REG|Mux1~2 (
// Equation(s):
// \REG|Mux1~2_combout  = (\sel_SR1[0]~1_combout  & ((\REG|create_regs[1].r|out [14]) # ((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & (((\REG|create_regs[0].r|out [14] & !\sel_SR1[1]~2_combout ))))

	.dataa(\REG|create_regs[1].r|out [14]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[0].r|out [14]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~2 .lut_mask = 16'hCCB8;
defparam \REG|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \REG|Mux1~3 (
// Equation(s):
// \REG|Mux1~3_combout  = (\sel_SR1[1]~2_combout  & ((\REG|Mux1~2_combout  & ((\REG|create_regs[3].r|out [14]))) # (!\REG|Mux1~2_combout  & (\REG|create_regs[2].r|out [14])))) # (!\sel_SR1[1]~2_combout  & (((\REG|Mux1~2_combout ))))

	.dataa(\REG|create_regs[2].r|out [14]),
	.datab(\sel_SR1[1]~2_combout ),
	.datac(\REG|create_regs[3].r|out [14]),
	.datad(\REG|Mux1~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~3 .lut_mask = 16'hF388;
defparam \REG|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \REG|create_regs[5].r|out[14]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[14]~feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N27
cycloneii_lcell_ff \REG|create_regs[5].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [14]));

// Location: LCFF_X22_Y19_N13
cycloneii_lcell_ff \REG|create_regs[7].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [14]));

// Location: LCFF_X19_Y19_N31
cycloneii_lcell_ff \REG|create_regs[4].r|out[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [14]));

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \REG|Mux1~0 (
// Equation(s):
// \REG|Mux1~0_combout  = (\sel_SR1[0]~1_combout  & (((\sel_SR1[1]~2_combout )))) # (!\sel_SR1[0]~1_combout  & ((\sel_SR1[1]~2_combout  & (\REG|create_regs[6].r|out [14])) # (!\sel_SR1[1]~2_combout  & ((\REG|create_regs[4].r|out [14])))))

	.dataa(\REG|create_regs[6].r|out [14]),
	.datab(\sel_SR1[0]~1_combout ),
	.datac(\REG|create_regs[4].r|out [14]),
	.datad(\sel_SR1[1]~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~0 .lut_mask = 16'hEE30;
defparam \REG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \REG|Mux1~1 (
// Equation(s):
// \REG|Mux1~1_combout  = (\sel_SR1[0]~1_combout  & ((\REG|Mux1~0_combout  & ((\REG|create_regs[7].r|out [14]))) # (!\REG|Mux1~0_combout  & (\REG|create_regs[5].r|out [14])))) # (!\sel_SR1[0]~1_combout  & (((\REG|Mux1~0_combout ))))

	.dataa(\sel_SR1[0]~1_combout ),
	.datab(\REG|create_regs[5].r|out [14]),
	.datac(\REG|create_regs[7].r|out [14]),
	.datad(\REG|Mux1~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~1 .lut_mask = 16'hF588;
defparam \REG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \REG|Mux1~4 (
// Equation(s):
// \REG|Mux1~4_combout  = (\sel_SR1[2]~3_combout  & ((\REG|Mux1~1_combout ))) # (!\sel_SR1[2]~3_combout  & (\REG|Mux1~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~3_combout ),
	.datac(\REG|Mux1~3_combout ),
	.datad(\REG|Mux1~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~4 .lut_mask = 16'hFC30;
defparam \REG|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \ADDR1MUX[14]~14 (
// Equation(s):
// \ADDR1MUX[14]~14_combout  = (\control|WideOr13~3_combout  & (\pc|out[14]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\REG|Mux1~4_combout )))

	.dataa(\pc|out[14]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\REG|Mux1~4_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[14]~14 .lut_mask = 16'hAAF0;
defparam \ADDR1MUX[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \BUS[14]~93 (
// Equation(s):
// \BUS[14]~93_combout  = (\ADDER[14]~28_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(\control|WideOr14~3_combout ),
	.datac(vcc),
	.datad(\ADDER[14]~28_combout ),
	.cin(gnd),
	.combout(\BUS[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~93 .lut_mask = 16'hFF33;
defparam \BUS[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \alu|out[14]~34 (
// Equation(s):
// \alu|out[14]~34_combout  = (\control|Decoder5~1_combout ) # ((\REG|Mux1~4_combout  & ((\ir|out[4]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout ))))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\REG|Mux1~4_combout ),
	.cin(gnd),
	.combout(\alu|out[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~34 .lut_mask = 16'hFBF0;
defparam \alu|out[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \alu|out[14]~37 (
// Equation(s):
// \alu|out[14]~37_combout  = (\control|Decoder5~1_combout ) # ((\control|ALUK[0]~0_combout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )))

	.dataa(\control|ALUK[0]~0_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|out[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~37 .lut_mask = 16'hF0F2;
defparam \alu|out[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \alu|out[14]~36 (
// Equation(s):
// \alu|out[14]~36_combout  = (\alu|out[14]~34_combout  & (\alu|out[14]~35_combout  & ((\alu|out[14]~37_combout ) # (\alu|ADD[14]~28_combout )))) # (!\alu|out[14]~34_combout  & (((!\alu|out[14]~37_combout  & \alu|ADD[14]~28_combout ))))

	.dataa(\alu|out[14]~35_combout ),
	.datab(\alu|out[14]~34_combout ),
	.datac(\alu|out[14]~37_combout ),
	.datad(\alu|ADD[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|out[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~36 .lut_mask = 16'h8B80;
defparam \alu|out[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \BUS[14]~95 (
// Equation(s):
// \BUS[14]~95_combout  = (\pc|out[14]~_Duplicate_1_regout  & (((\alu|out[14]~36_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[14]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[14]~36_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[14]~_Duplicate_1_regout ),
	.datab(\control|WideOr20~3_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[14]~36_combout ),
	.cin(gnd),
	.combout(\BUS[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~95 .lut_mask = 16'hEE0E;
defparam \BUS[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \BUS[14]~96 (
// Equation(s):
// \BUS[14]~96_combout  = ((\BUS[14]~94_combout  & (\BUS[14]~93_combout  & \BUS[14]~95_combout ))) # (!\BUS[0]~39_combout )

	.dataa(\BUS[14]~94_combout ),
	.datab(\BUS[0]~39_combout ),
	.datac(\BUS[14]~93_combout ),
	.datad(\BUS[14]~95_combout ),
	.cin(gnd),
	.combout(\BUS[14]~96_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~96 .lut_mask = 16'hB333;
defparam \BUS[14]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \ir|out~15 (
// Equation(s):
// \ir|out~15_combout  = (\KEY~combout [0] & \BUS[14]~96_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\BUS[14]~96_combout ),
	.cin(gnd),
	.combout(\ir|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~15 .lut_mask = 16'hF000;
defparam \ir|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \ir|out[14]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[14]~_Duplicate_1feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\ir|out[14]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[14]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[14]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N31
cycloneii_lcell_ff \ir|out[14]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ir|out[14]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \control|WideOr4~0 (
// Equation(s):
// \control|WideOr4~0_combout  = (!\ir|out[15]~_Duplicate_1_regout  & ((\ir|out[13]~_Duplicate_1_regout  & ((!\ir|out[12]~_Duplicate_1_regout ))) # (!\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[14]~_Duplicate_1_regout ) # (\ir|out[12]~_Duplicate_1_regout 
// )))))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr4~0 .lut_mask = 16'h0554;
defparam \control|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \control|stateReg|out~1 (
// Equation(s):
// \control|stateReg|out~1_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~6_combout  & ((\control|WideOr4~0_combout ))) # (!\control|Decoder6~6_combout  & (\control|WideOr8~1_combout ))))

	.dataa(\control|WideOr8~1_combout ),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|stateReg|out~0_combout ),
	.datad(\control|Decoder6~6_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~1 .lut_mask = 16'hC0A0;
defparam \control|stateReg|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \control|stateReg|out[1]~_Duplicate_1feeder (
// Equation(s):
// \control|stateReg|out[1]~_Duplicate_1feeder_combout  = \control|stateReg|out~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|stateReg|out~1_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out[1]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out[1]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \control|stateReg|out[1]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N31
cycloneii_lcell_ff \control|stateReg|out[1]~_Duplicate_1 (
	.clk(\CLOCK_50~combout ),
	.datain(\control|stateReg|out[1]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \control|WideOr6~0 (
// Equation(s):
// \control|WideOr6~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ ((\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6~0 .lut_mask = 16'h6F6C;
defparam \control|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \control|WideOr6~1 (
// Equation(s):
// \control|WideOr6~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|WideOr6~0_combout  & \control|stateReg|out[3]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr6~0_combout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6~1 .lut_mask = 16'h3000;
defparam \control|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \control|stateReg|out~2 (
// Equation(s):
// \control|stateReg|out~2_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~6_combout  & (\control|WideOr2~0_combout )) # (!\control|Decoder6~6_combout  & ((\control|WideOr6~1_combout )))))

	.dataa(\control|WideOr2~0_combout ),
	.datab(\control|WideOr6~1_combout ),
	.datac(\control|stateReg|out~0_combout ),
	.datad(\control|Decoder6~6_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~2 .lut_mask = 16'hA0C0;
defparam \control|stateReg|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \control|stateReg|out[3]~_Duplicate_1feeder (
// Equation(s):
// \control|stateReg|out[3]~_Duplicate_1feeder_combout  = \control|stateReg|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|stateReg|out~2_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \control|stateReg|out[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N19
cycloneii_lcell_ff \control|stateReg|out[3]~_Duplicate_1 (
	.clk(\CLOCK_50~combout ),
	.datain(\control|stateReg|out[3]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \control|WideOr14~2 (
// Equation(s):
// \control|WideOr14~2_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout ) # (\control|stateReg|out[2]~_Duplicate_1_regout  $ (!\control|stateReg|out[0]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~2 .lut_mask = 16'hEF84;
defparam \control|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \control|WideOr14~1 (
// Equation(s):
// \control|WideOr14~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (((\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|stateReg|out[4]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (\control|stateReg|out[0]~_Duplicate_1_regout  $ (((\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[4]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~1 .lut_mask = 16'hB4FA;
defparam \control|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \control|WideOr14~3 (
// Equation(s):
// \control|WideOr14~3_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|WideOr14~2_combout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|WideOr14~1_combout ))) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & 
// (\control|WideOr14~2_combout  & (\control|stateReg|out[1]~_Duplicate_1_regout  $ (\control|WideOr14~1_combout ))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr14~2_combout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|WideOr14~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~3 .lut_mask = 16'h0442;
defparam \control|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \alu|AND[1] (
// Equation(s):
// \alu|AND [1] = (\REG|Mux14~4_combout  & ((\ir|out[1]~_Duplicate_1_regout ) # (!\ir|out[5]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\REG|Mux14~4_combout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\alu|AND [1]),
	.cout());
// synopsys translate_off
defparam \alu|AND[1] .lut_mask = 16'hCC0C;
defparam \alu|AND[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \alu|out[1]~4 (
// Equation(s):
// \alu|out[1]~4_combout  = (\control|Decoder5~1_combout  & (\control|ALUK[0]~1_combout )) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout  & (\alu|AND [1])) # (!\control|ALUK[0]~1_combout  & ((\alu|ADD[1]~2_combout )))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|AND [1]),
	.datad(\alu|ADD[1]~2_combout ),
	.cin(gnd),
	.combout(\alu|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[1]~4 .lut_mask = 16'hD9C8;
defparam \alu|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \alu|out[1]~5 (
// Equation(s):
// \alu|out[1]~5_combout  = (\control|Decoder5~1_combout  & ((\alu|out[1]~4_combout  & ((\REG|Mux13~4_combout ))) # (!\alu|out[1]~4_combout  & (!\REG|Mux14~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[1]~4_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux14~4_combout ),
	.datac(\alu|out[1]~4_combout ),
	.datad(\REG|Mux13~4_combout ),
	.cin(gnd),
	.combout(\alu|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[1]~5 .lut_mask = 16'hF252;
defparam \alu|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \BUS[1]~42 (
// Equation(s):
// \BUS[1]~42_combout  = (\pc|out[1]~_Duplicate_1_regout  & (((\alu|out[1]~5_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[1]~_Duplicate_1_regout  & (\control|WideOr20~3_combout  & ((\alu|out[1]~5_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[1]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr20~3_combout ),
	.datad(\alu|out[1]~5_combout ),
	.cin(gnd),
	.combout(\BUS[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~42 .lut_mask = 16'hFA32;
defparam \BUS[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \BUS[1]~43 (
// Equation(s):
// \BUS[1]~43_combout  = (\BUS[1]~41_combout  & (\BUS[1]~42_combout  & ((\ADDER[1]~2_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[1]~41_combout ),
	.datab(\control|WideOr14~3_combout ),
	.datac(\BUS[1]~42_combout ),
	.datad(\ADDER[1]~2_combout ),
	.cin(gnd),
	.combout(\BUS[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~43 .lut_mask = 16'hA020;
defparam \BUS[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \cc|WideOr0~0 (
// Equation(s):
// \cc|WideOr0~0_combout  = (\BUS[0]~39_combout  & (!\BUS[1]~43_combout  & (!\BUS[2]~47_combout  & !\BUS[0]~38_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\BUS[1]~43_combout ),
	.datac(\BUS[2]~47_combout ),
	.datad(\BUS[0]~38_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~0 .lut_mask = 16'h0002;
defparam \cc|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \cc|WideOr0~1 (
// Equation(s):
// \cc|WideOr0~1_combout  = (!\BUS[3]~51_combout  & (\BUS[0]~39_combout  & (!\BUS[5]~59_combout  & !\BUS[4]~55_combout )))

	.dataa(\BUS[3]~51_combout ),
	.datab(\BUS[0]~39_combout ),
	.datac(\BUS[5]~59_combout ),
	.datad(\BUS[4]~55_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~1 .lut_mask = 16'h0004;
defparam \cc|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \cc|WideOr0~4 (
// Equation(s):
// \cc|WideOr0~4_combout  = (!\BUS[12]~88_combout  & (!\BUS[13]~92_combout  & !\BUS[14]~96_combout ))

	.dataa(\BUS[12]~88_combout ),
	.datab(vcc),
	.datac(\BUS[13]~92_combout ),
	.datad(\BUS[14]~96_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~4 .lut_mask = 16'h0005;
defparam \cc|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \cc|WideOr0~3 (
// Equation(s):
// \cc|WideOr0~3_combout  = (\BUS[0]~39_combout  & (!\BUS[10]~79_combout  & (!\BUS[9]~75_combout  & !\BUS[11]~83_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\BUS[10]~79_combout ),
	.datac(\BUS[9]~75_combout ),
	.datad(\BUS[11]~83_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~3 .lut_mask = 16'h0002;
defparam \cc|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \cc|WideOr0~5 (
// Equation(s):
// \cc|WideOr0~5_combout  = (\cc|WideOr0~2_combout  & (\cc|WideOr0~1_combout  & (\cc|WideOr0~4_combout  & \cc|WideOr0~3_combout )))

	.dataa(\cc|WideOr0~2_combout ),
	.datab(\cc|WideOr0~1_combout ),
	.datac(\cc|WideOr0~4_combout ),
	.datad(\cc|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~5 .lut_mask = 16'h8000;
defparam \cc|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneii_lcell_comb \cc|ccReg|out~0 (
// Equation(s):
// \cc|ccReg|out~0_combout  = (\KEY~combout [0] & (!\BUS[15]~100_combout  & ((!\cc|WideOr0~5_combout ) # (!\cc|WideOr0~0_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\cc|WideOr0~0_combout ),
	.datac(\BUS[15]~100_combout ),
	.datad(\cc|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~0 .lut_mask = 16'h020A;
defparam \cc|ccReg|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \control|Decoder5~0 (
// Equation(s):
// \control|Decoder5~0_combout  = (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Decoder5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder5~0 .lut_mask = 16'h0303;
defparam \control|Decoder5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (((\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[3]~_Duplicate_1_regout )))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// (\control|stateReg|out[3]~_Duplicate_1_regout  & ((!\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~0 .lut_mask = 16'h13C0;
defparam \control|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \control|WideOr16~1 (
// Equation(s):
// \control|WideOr16~1_combout  = (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~1 .lut_mask = 16'h0012;
defparam \control|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \control|WideOr16~2 (
// Equation(s):
// \control|WideOr16~2_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (((!\control|WideOr16~1_combout )))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|WideOr16~0_combout )))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr16~0_combout ),
	.datad(\control|WideOr16~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~2 .lut_mask = 16'h01AB;
defparam \control|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \control|WideOr16~3 (
// Equation(s):
// \control|WideOr16~3_combout  = (\control|WideOr16~2_combout ) # ((\control|stateReg|out[5]~_Duplicate_1_regout  & ((!\control|Decoder5~0_combout ) # (!\control|Decoder6~2_combout ))))

	.dataa(\control|Decoder6~2_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder5~0_combout ),
	.datad(\control|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~3 .lut_mask = 16'hFF4C;
defparam \control|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneii_lcell_comb \cc|ccReg|out[1]~1 (
// Equation(s):
// \cc|ccReg|out[1]~1_combout  = (!\control|WideOr16~3_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|WideOr16~3_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out[1]~1 .lut_mask = 16'h55FF;
defparam \cc|ccReg|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N17
cycloneii_lcell_ff \cc|ccReg|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cc|ccReg|out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cc|ccReg|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \control|Mux5~0 (
// Equation(s):
// \control|Mux5~0_combout  = (\ir|out[9]~_Duplicate_1_regout  & \cc|ccReg|out[0]~_Duplicate_1_regout )

	.dataa(\ir|out[9]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cc|ccReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~0 .lut_mask = 16'hAA00;
defparam \control|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \control|Mux5~2 (
// Equation(s):
// \control|Mux5~2_combout  = (\control|Decoder6~5_combout  & (!\control|Decoder6~6_combout  & ((\control|Mux5~1_combout ) # (\control|Mux5~0_combout ))))

	.dataa(\control|Mux5~1_combout ),
	.datab(\control|Mux5~0_combout ),
	.datac(\control|Decoder6~5_combout ),
	.datad(\control|Decoder6~6_combout ),
	.cin(gnd),
	.combout(\control|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~2 .lut_mask = 16'h00E0;
defparam \control|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \control|Mux3~1 (
// Equation(s):
// \control|Mux3~1_combout  = (\control|Mux3~0_combout ) # (\control|Mux5~2_combout )

	.dataa(\control|Mux3~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|Mux5~2_combout ),
	.cin(gnd),
	.combout(\control|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux3~1 .lut_mask = 16'hFFAA;
defparam \control|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N27
cycloneii_lcell_ff \control|stateReg|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~combout ),
	.datain(gnd),
	.sdata(\control|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \control|Decoder6~6 (
// Equation(s):
// \control|Decoder6~6_combout  = (\control|Decoder6~4_combout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|WideOr10~2_combout )))

	.dataa(\control|Decoder6~4_combout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~6 .lut_mask = 16'h0200;
defparam \control|Decoder6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = (\control|Decoder6~2_combout  & (\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|Decoder6~2_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~0 .lut_mask = 16'h0080;
defparam \control|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \control|stateReg|out~4 (
// Equation(s):
// \control|stateReg|out~4_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~6_combout  & (\control|WideOr0~0_combout )) # (!\control|Decoder6~6_combout  & ((\control|WideOr7~0_combout )))))

	.dataa(\control|WideOr0~0_combout ),
	.datab(\control|Decoder6~6_combout ),
	.datac(\control|WideOr7~0_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~4 .lut_mask = 16'hB800;
defparam \control|stateReg|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N13
cycloneii_lcell_ff \control|stateReg|out[5]~_Duplicate_1 (
	.clk(\CLOCK_50~combout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \control|WideOr9~0 (
// Equation(s):
// \control|WideOr9~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (((\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[3]~_Duplicate_1_regout  & ((!\control|stateReg|out[1]~_Duplicate_1_regout ))) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~0 .lut_mask = 16'h0C4E;
defparam \control|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \control|WideOr9~1 (
// Equation(s):
// \control|WideOr9~1_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout ) # ((\control|stateReg|out[5]~_Duplicate_1_regout ) # (\control|WideOr9~0_combout ))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~1 .lut_mask = 16'hFFFA;
defparam \control|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \control|Mux5~3 (
// Equation(s):
// \control|Mux5~3_combout  = (\ir|out[15]~_Duplicate_1_regout  & ((\ir|out[13]~_Duplicate_1_regout ))) # (!\ir|out[15]~_Duplicate_1_regout  & (\ir|out[11]~_Duplicate_1_regout  & !\ir|out[13]~_Duplicate_1_regout ))

	.dataa(\ir|out[15]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[11]~_Duplicate_1_regout ),
	.datad(\ir|out[13]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~3 .lut_mask = 16'hAA50;
defparam \control|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \control|Mux5~4 (
// Equation(s):
// \control|Mux5~4_combout  = (\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[12]~_Duplicate_1_regout  & ((!\control|Mux5~3_combout ))) # (!\ir|out[12]~_Duplicate_1_regout  & (!\ir|out[14]~_Duplicate_1_regout  & \control|Mux5~3_combout )))) # 
// (!\ir|out[13]~_Duplicate_1_regout  & (\ir|out[14]~_Duplicate_1_regout  & ((\ir|out[12]~_Duplicate_1_regout ) # (!\control|Mux5~3_combout ))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\control|Mux5~3_combout ),
	.datad(\ir|out[13]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~4 .lut_mask = 16'h1A8C;
defparam \control|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \control|Mux5~5 (
// Equation(s):
// \control|Mux5~5_combout  = (\control|Decoder6~6_combout  & ((!\control|Mux5~4_combout ))) # (!\control|Decoder6~6_combout  & (\control|WideOr9~1_combout ))

	.dataa(vcc),
	.datab(\control|WideOr9~1_combout ),
	.datac(\control|Mux5~4_combout ),
	.datad(\control|Decoder6~6_combout ),
	.cin(gnd),
	.combout(\control|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~5 .lut_mask = 16'h0FCC;
defparam \control|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \control|Mux5~6 (
// Equation(s):
// \control|Mux5~6_combout  = (\control|Mux5~2_combout ) # ((!\control|Mux5~5_combout  & !\control|Decoder6~5_combout ))

	.dataa(vcc),
	.datab(\control|Mux5~5_combout ),
	.datac(\control|Decoder6~5_combout ),
	.datad(\control|Mux5~2_combout ),
	.cin(gnd),
	.combout(\control|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~6 .lut_mask = 16'hFF03;
defparam \control|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \control|stateReg|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\control|Mux5~6_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \control|WideOr23~0 (
// Equation(s):
// \control|WideOr23~0_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~0 .lut_mask = 16'h000C;
defparam \control|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \control|WideOr23~1 (
// Equation(s):
// \control|WideOr23~1_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|stateReg|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~1 .lut_mask = 16'hF0FF;
defparam \control|WideOr23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \control|WideOr23~2 (
// Equation(s):
// \control|WideOr23~2_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|WideOr23~1_combout )) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|Decoder6~4_combout )))

	.dataa(vcc),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|WideOr23~1_combout ),
	.datad(\control|Decoder6~4_combout ),
	.cin(gnd),
	.combout(\control|WideOr23~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~2 .lut_mask = 16'hC0F3;
defparam \control|WideOr23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \control|WideOr23~3 (
// Equation(s):
// \control|WideOr23~3_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|WideOr23~2_combout ))) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|WideOr23~0_combout ))

	.dataa(vcc),
	.datab(\control|WideOr23~0_combout ),
	.datac(\control|WideOr23~2_combout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~3 .lut_mask = 16'hF033;
defparam \control|WideOr23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \control|WideOr23~4 (
// Equation(s):
// \control|WideOr23~4_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout ))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[0]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~4 .lut_mask = 16'hF033;
defparam \control|WideOr23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \control|WideOr23~5 (
// Equation(s):
// \control|WideOr23~5_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|Decoder6~4_combout )) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|WideOr23~4_combout )))

	.dataa(vcc),
	.datab(\control|Decoder6~4_combout ),
	.datac(\control|WideOr23~4_combout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~5 .lut_mask = 16'h330F;
defparam \control|WideOr23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \control|WideOr23~6 (
// Equation(s):
// \control|WideOr23~6_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~6 .lut_mask = 16'h00CC;
defparam \control|WideOr23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \control|WideOr23~7 (
// Equation(s):
// \control|WideOr23~7_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|WideOr23~4_combout ))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|WideOr23~6_combout ))

	.dataa(vcc),
	.datab(\control|WideOr23~6_combout ),
	.datac(\control|WideOr23~4_combout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~7 .lut_mask = 16'h0F33;
defparam \control|WideOr23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \control|WideOr23~8 (
// Equation(s):
// \control|WideOr23~8_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|WideOr23~7_combout ))) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|WideOr23~5_combout ))

	.dataa(vcc),
	.datab(\control|WideOr23~5_combout ),
	.datac(\control|WideOr23~7_combout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~8 .lut_mask = 16'hF0CC;
defparam \control|WideOr23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \control|WideOr23~9 (
// Equation(s):
// \control|WideOr23~9_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & ((!\control|WideOr23~8_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|WideOr23~3_combout ))

	.dataa(vcc),
	.datab(\control|WideOr23~3_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr23~8_combout ),
	.cin(gnd),
	.combout(\control|WideOr23~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~9 .lut_mask = 16'h03F3;
defparam \control|WideOr23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \control|WideOr23 (
// Equation(s):
// \control|WideOr23~combout  = LCELL((\control|WideOr23~9_combout  & !\control|stateReg|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|WideOr23~9_combout ),
	.datac(vcc),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23 .lut_mask = 16'h00CC;
defparam \control|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N2
cycloneii_lcell_comb \mc|data_out[0]~0 (
// Equation(s):
// \mc|data_out[0]~0_combout  = (\mc|Selector24~3_combout  & (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )) # (!\mc|Selector24~3_combout  & ((\KEY~combout [0])))

	.dataa(vcc),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\mc|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[0]~0 .lut_mask = 16'hF3C0;
defparam \mc|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
cycloneii_lcell_comb \mc|data_out[0]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [0])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[0]~0_combout )))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[0]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hAFA0;
defparam \mc|data_out[0]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N12
cycloneii_lcell_comb \mc|data_out[0]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[0]~_Duplicate_1feeder_combout  = \mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.cin(gnd),
	.combout(\mc|data_out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y2_N13
cycloneii_lcell_ff \mc|data_out[0]~_Duplicate_1 (
	.clk(\control|WideOr23~clkctrl_outclk ),
	.datain(\mc|data_out[0]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr22~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X16_Y6_N12
cycloneii_lcell_comb \mdr|out[0]~0 (
// Equation(s):
// \mdr|out[0]~0_combout  = (\control|WideOr23~combout  & (\mc|data_out[0]~_Duplicate_1_regout )) # (!\control|WideOr23~combout  & ((\BUS[0]~40_combout )))

	.dataa(vcc),
	.datab(\control|WideOr23~combout ),
	.datac(\mc|data_out[0]~_Duplicate_1_regout ),
	.datad(\BUS[0]~40_combout ),
	.cin(gnd),
	.combout(\mdr|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[0]~0 .lut_mask = 16'hF3C0;
defparam \mdr|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneii_lcell_comb \mdr|out[0]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[0]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr19~2_combout  & (\mdr|out[0]~_Duplicate_1_regout )) # (!\control|WideOr19~2_combout  & ((\mdr|out[0]~0_combout )))

	.dataa(\control|WideOr19~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[0]~_Duplicate_1_regout ),
	.datad(\mdr|out[0]~0_combout ),
	.cin(gnd),
	.combout(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[0]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[0]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y6_N7
cycloneii_lcell_ff \mdr|out[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \alu|out[0]~2 (
// Equation(s):
// \alu|out[0]~2_combout  = (\control|Decoder5~1_combout  & ((\control|ALUK[0]~1_combout ) # ((!\REG|Mux15~4_combout )))) # (!\control|Decoder5~1_combout  & (!\control|ALUK[0]~1_combout  & (\alu|ADD[0]~0_combout )))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|ADD[0]~0_combout ),
	.datad(\REG|Mux15~4_combout ),
	.cin(gnd),
	.combout(\alu|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[0]~2 .lut_mask = 16'h98BA;
defparam \alu|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \alu|out[0]~3 (
// Equation(s):
// \alu|out[0]~3_combout  = (\control|ALUK[0]~1_combout  & ((\alu|out[0]~2_combout  & ((\REG|Mux14~4_combout ))) # (!\alu|out[0]~2_combout  & (\alu|AND [0])))) # (!\control|ALUK[0]~1_combout  & (((\alu|out[0]~2_combout ))))

	.dataa(\alu|AND [0]),
	.datab(\control|ALUK[0]~1_combout ),
	.datac(\alu|out[0]~2_combout ),
	.datad(\REG|Mux14~4_combout ),
	.cin(gnd),
	.combout(\alu|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[0]~3 .lut_mask = 16'hF838;
defparam \alu|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \BUS[0]~37 (
// Equation(s):
// \BUS[0]~37_combout  = (\control|WideOr20~3_combout  & (((\alu|out[0]~3_combout ) # (!\control|drALU~1_combout )))) # (!\control|WideOr20~3_combout  & (\pc|out[0]~_Duplicate_1_regout  & ((\alu|out[0]~3_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr20~3_combout ),
	.datab(\pc|out[0]~_Duplicate_1_regout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[0]~3_combout ),
	.cin(gnd),
	.combout(\BUS[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~37 .lut_mask = 16'hEE0E;
defparam \BUS[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \BUS[0]~36 (
// Equation(s):
// \BUS[0]~36_combout  = (\ADDER[0]~0_combout ) # (!\control|WideOr14~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr14~3_combout ),
	.datad(\ADDER[0]~0_combout ),
	.cin(gnd),
	.combout(\BUS[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~36 .lut_mask = 16'hFF0F;
defparam \BUS[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \BUS[0]~38 (
// Equation(s):
// \BUS[0]~38_combout  = (\BUS[0]~37_combout  & (\BUS[0]~36_combout  & ((\mdr|out[0]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout ))))

	.dataa(\mdr|out[0]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~2_combout ),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\BUS[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~38 .lut_mask = 16'hB000;
defparam \BUS[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \BUS[6]~103 (
// Equation(s):
// \BUS[6]~103_combout  = (\BUS[6]~63_combout  & (\BUS[6]~62_combout  & ((\ADDER[6]~12_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[6]~63_combout ),
	.datab(\ADDER[6]~12_combout ),
	.datac(\control|WideOr14~3_combout ),
	.datad(\BUS[6]~62_combout ),
	.cin(gnd),
	.combout(\BUS[6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~103 .lut_mask = 16'h8A00;
defparam \BUS[6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \BUS[12]~86 (
// Equation(s):
// \BUS[12]~86_combout  = (\mdr|out[12]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mdr|out[12]~_Duplicate_1_regout ),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~86 .lut_mask = 16'hF0FF;
defparam \BUS[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \BUS[12]~104 (
// Equation(s):
// \BUS[12]~104_combout  = (\BUS[12]~87_combout  & (\BUS[12]~86_combout  & ((\ADDER[12]~24_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[12]~87_combout ),
	.datab(\ADDER[12]~24_combout ),
	.datac(\control|WideOr14~3_combout ),
	.datad(\BUS[12]~86_combout ),
	.cin(gnd),
	.combout(\BUS[12]~104_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~104 .lut_mask = 16'h8A00;
defparam \BUS[12]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \BUS[13]~105 (
// Equation(s):
// \BUS[13]~105_combout  = (\BUS[13]~90_combout  & (\BUS[13]~91_combout  & ((\ADDER[13]~26_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\control|WideOr14~3_combout ),
	.datab(\BUS[13]~90_combout ),
	.datac(\BUS[13]~91_combout ),
	.datad(\ADDER[13]~26_combout ),
	.cin(gnd),
	.combout(\BUS[13]~105_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~105 .lut_mask = 16'hC040;
defparam \BUS[13]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \BUS[14]~94 (
// Equation(s):
// \BUS[14]~94_combout  = (\mdr|out[14]~_Duplicate_1_regout ) # (!\control|WideOr21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mdr|out[14]~_Duplicate_1_regout ),
	.datad(\control|WideOr21~2_combout ),
	.cin(gnd),
	.combout(\BUS[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~94 .lut_mask = 16'hF0FF;
defparam \BUS[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \BUS[14]~106 (
// Equation(s):
// \BUS[14]~106_combout  = (\BUS[14]~95_combout  & (\BUS[14]~94_combout  & ((\ADDER[14]~28_combout ) # (!\control|WideOr14~3_combout ))))

	.dataa(\BUS[14]~95_combout ),
	.datab(\ADDER[14]~28_combout ),
	.datac(\BUS[14]~94_combout ),
	.datad(\control|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\BUS[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~106 .lut_mask = 16'h80A0;
defparam \BUS[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \mc|Decoder0~0 (
// Equation(s):
// \mc|Decoder0~0_combout  = (\mar|out[4]~_Duplicate_1_regout  & (\control|WideOr14~0_combout  & (\control|WideOr22~2_combout  & \mc|Equal0~0_combout )))

	.dataa(\mar|out[4]~_Duplicate_1_regout ),
	.datab(\control|WideOr14~0_combout ),
	.datac(\control|WideOr22~2_combout ),
	.datad(\mc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~0 .lut_mask = 16'h8000;
defparam \mc|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneii_lcell_comb \mc|Decoder0~1 (
// Equation(s):
// \mc|Decoder0~1_combout  = (!\mar|out[1]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~1 .lut_mask = 16'h1000;
defparam \mc|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N22
cycloneii_lcell_comb \mc|Decoder0~2 (
// Equation(s):
// \mc|Decoder0~2_combout  = (!\mar|out[1]~_Duplicate_1_regout  & (\mar|out[0]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~2 .lut_mask = 16'h4000;
defparam \mc|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \mc|Decoder0~3 (
// Equation(s):
// \mc|Decoder0~3_combout  = (\mar|out[2]~_Duplicate_1_regout  & (\mar|out[1]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[1]~_Duplicate_1_regout ),
	.datac(\mar|out[0]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~3 .lut_mask = 16'h0800;
defparam \mc|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb \mc|Decoder0~4 (
// Equation(s):
// \mc|Decoder0~4_combout  = (\mar|out[2]~_Duplicate_1_regout  & (\mar|out[1]~_Duplicate_1_regout  & (\mar|out[0]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[1]~_Duplicate_1_regout ),
	.datac(\mar|out[0]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~4 .lut_mask = 16'h8000;
defparam \mc|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \mc|Decoder0~5 (
// Equation(s):
// \mc|Decoder0~5_combout  = (\mar|out[1]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & (!\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~5 .lut_mask = 16'h0200;
defparam \mc|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N24
cycloneii_lcell_comb \mc|Decoder0~6 (
// Equation(s):
// \mc|Decoder0~6_combout  = (\mar|out[1]~_Duplicate_1_regout  & (\mar|out[0]~_Duplicate_1_regout  & (!\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~6 .lut_mask = 16'h0800;
defparam \mc|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N19
cycloneii_lcell_ff \pc|out[7]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~17_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \pc|out~16 (
// Equation(s):
// \pc|out~16_combout  = (\pc|out[7]~0_combout  & ((\PC_PLUS_ONE[7]~14_combout ) # ((\pc|out[7]~1_combout )))) # (!\pc|out[7]~0_combout  & (((!\pc|out[7]~1_combout  & \BUS[7]~68_combout ))))

	.dataa(\PC_PLUS_ONE[7]~14_combout ),
	.datab(\pc|out[7]~0_combout ),
	.datac(\pc|out[7]~1_combout ),
	.datad(\BUS[7]~68_combout ),
	.cin(gnd),
	.combout(\pc|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~16 .lut_mask = 16'hCBC8;
defparam \pc|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \pc|out~17 (
// Equation(s):
// \pc|out~17_combout  = (\pc|out[7]~1_combout  & ((\pc|out~16_combout  & (\ADDER[7]~14_combout )) # (!\pc|out~16_combout  & ((\pc|out[7]~_Duplicate_1_regout ))))) # (!\pc|out[7]~1_combout  & (((\pc|out~16_combout ))))

	.dataa(\ADDER[7]~14_combout ),
	.datab(\pc|out[7]~_Duplicate_1_regout ),
	.datac(\pc|out[7]~1_combout ),
	.datad(\pc|out~16_combout ),
	.cin(gnd),
	.combout(\pc|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~17 .lut_mask = 16'hAFC0;
defparam \pc|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \cc|ccReg|out~2 (
// Equation(s):
// \cc|ccReg|out~2_combout  = (\cc|WideOr0~0_combout  & (\KEY~combout [0] & (!\BUS[15]~100_combout  & \cc|WideOr0~5_combout )))

	.dataa(\cc|WideOr0~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\BUS[15]~100_combout ),
	.datad(\cc|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~2 .lut_mask = 16'h0800;
defparam \cc|ccReg|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N21
cycloneii_lcell_ff \cc|ccReg|out[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\cc|ccReg|out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N20
cycloneii_lcell_comb \cc|ccReg|out~3 (
// Equation(s):
// \cc|ccReg|out~3_combout  = (\control|WideOr16~3_combout  & (((\cc|ccReg|out[2]~_Duplicate_1_regout )))) # (!\control|WideOr16~3_combout  & (((\BUS[15]~102_combout )) # (!\BUS[0]~39_combout )))

	.dataa(\BUS[0]~39_combout ),
	.datab(\control|WideOr16~3_combout ),
	.datac(\cc|ccReg|out[2]~_Duplicate_1_regout ),
	.datad(\BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~3 .lut_mask = 16'hF3D1;
defparam \cc|ccReg|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \mar|out[13]~8 (
// Equation(s):
// \mar|out[13]~8_combout  = (!\control|WideOr18~1_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\control|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\mar|out[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[13]~8 .lut_mask = 16'h0FFF;
defparam \mar|out[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N16
cycloneii_lcell_comb \mc|Selector27~0 (
// Equation(s):
// \mc|Selector27~0_combout  = (\SW~combout [6] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 )))) # (!\SW~combout [6] & (\mc|Selector24~3_combout  & 
// ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ))))

	.dataa(\SW~combout [6]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\mc|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector27~0 .lut_mask = 16'hECA0;
defparam \mc|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \mc|data_out~6 (
// Equation(s):
// \mc|data_out~6_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\mc|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~6 .lut_mask = 16'hF000;
defparam \mc|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneii_lcell_comb \mc|data_out~8 (
// Equation(s):
// \mc|data_out~8_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.cin(gnd),
	.combout(\mc|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~8 .lut_mask = 16'hF000;
defparam \mc|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \control|WideOr10~3 (
// Equation(s):
// \control|WideOr10~3_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout ))) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~3 .lut_mask = 16'h4240;
defparam \control|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \control|WideOr10~4 (
// Equation(s):
// \control|WideOr10~4_combout  = (\control|WideOr10~3_combout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & !\control|stateReg|out[3]~_Duplicate_1_regout ))

	.dataa(\control|WideOr10~3_combout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~4 .lut_mask = 16'h0202;
defparam \control|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \control|WideOr8~0 (
// Equation(s):
// \control|WideOr8~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (((!\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr8~0 .lut_mask = 16'h0134;
defparam \control|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \control|WideOr8~1 (
// Equation(s):
// \control|WideOr8~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|WideOr8~0_combout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr8~1 .lut_mask = 16'h0006;
defparam \control|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \control|WideOr7~1 (
// Equation(s):
// \control|WideOr7~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout ))) # 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~1 .lut_mask = 16'h0608;
defparam \control|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \control|WideOr7~2 (
// Equation(s):
// \control|WideOr7~2_combout  = (\control|WideOr7~0_combout ) # ((\control|WideOr7~1_combout  & ((\control|stateReg|out[4]~_Duplicate_1_regout ) # (\control|stateReg|out[3]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|WideOr7~0_combout ),
	.datac(\control|WideOr7~1_combout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~2 .lut_mask = 16'hFCEC;
defparam \control|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[0]~I (
	.datain(\BUS[0]~38_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[0]));
// synopsys translate_off
defparam \BUS_out[0]~I .input_async_reset = "none";
defparam \BUS_out[0]~I .input_power_up = "low";
defparam \BUS_out[0]~I .input_register_mode = "none";
defparam \BUS_out[0]~I .input_sync_reset = "none";
defparam \BUS_out[0]~I .oe_async_reset = "none";
defparam \BUS_out[0]~I .oe_power_up = "low";
defparam \BUS_out[0]~I .oe_register_mode = "none";
defparam \BUS_out[0]~I .oe_sync_reset = "none";
defparam \BUS_out[0]~I .operation_mode = "output";
defparam \BUS_out[0]~I .output_async_reset = "none";
defparam \BUS_out[0]~I .output_power_up = "low";
defparam \BUS_out[0]~I .output_register_mode = "none";
defparam \BUS_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[1]~I (
	.datain(\BUS[1]~43_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[1]));
// synopsys translate_off
defparam \BUS_out[1]~I .input_async_reset = "none";
defparam \BUS_out[1]~I .input_power_up = "low";
defparam \BUS_out[1]~I .input_register_mode = "none";
defparam \BUS_out[1]~I .input_sync_reset = "none";
defparam \BUS_out[1]~I .oe_async_reset = "none";
defparam \BUS_out[1]~I .oe_power_up = "low";
defparam \BUS_out[1]~I .oe_register_mode = "none";
defparam \BUS_out[1]~I .oe_sync_reset = "none";
defparam \BUS_out[1]~I .operation_mode = "output";
defparam \BUS_out[1]~I .output_async_reset = "none";
defparam \BUS_out[1]~I .output_power_up = "low";
defparam \BUS_out[1]~I .output_register_mode = "none";
defparam \BUS_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[2]~I (
	.datain(\BUS[2]~47_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[2]));
// synopsys translate_off
defparam \BUS_out[2]~I .input_async_reset = "none";
defparam \BUS_out[2]~I .input_power_up = "low";
defparam \BUS_out[2]~I .input_register_mode = "none";
defparam \BUS_out[2]~I .input_sync_reset = "none";
defparam \BUS_out[2]~I .oe_async_reset = "none";
defparam \BUS_out[2]~I .oe_power_up = "low";
defparam \BUS_out[2]~I .oe_register_mode = "none";
defparam \BUS_out[2]~I .oe_sync_reset = "none";
defparam \BUS_out[2]~I .operation_mode = "output";
defparam \BUS_out[2]~I .output_async_reset = "none";
defparam \BUS_out[2]~I .output_power_up = "low";
defparam \BUS_out[2]~I .output_register_mode = "none";
defparam \BUS_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[3]~I (
	.datain(\BUS[3]~51_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[3]));
// synopsys translate_off
defparam \BUS_out[3]~I .input_async_reset = "none";
defparam \BUS_out[3]~I .input_power_up = "low";
defparam \BUS_out[3]~I .input_register_mode = "none";
defparam \BUS_out[3]~I .input_sync_reset = "none";
defparam \BUS_out[3]~I .oe_async_reset = "none";
defparam \BUS_out[3]~I .oe_power_up = "low";
defparam \BUS_out[3]~I .oe_register_mode = "none";
defparam \BUS_out[3]~I .oe_sync_reset = "none";
defparam \BUS_out[3]~I .operation_mode = "output";
defparam \BUS_out[3]~I .output_async_reset = "none";
defparam \BUS_out[3]~I .output_power_up = "low";
defparam \BUS_out[3]~I .output_register_mode = "none";
defparam \BUS_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[4]~I (
	.datain(\BUS[4]~55_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[4]));
// synopsys translate_off
defparam \BUS_out[4]~I .input_async_reset = "none";
defparam \BUS_out[4]~I .input_power_up = "low";
defparam \BUS_out[4]~I .input_register_mode = "none";
defparam \BUS_out[4]~I .input_sync_reset = "none";
defparam \BUS_out[4]~I .oe_async_reset = "none";
defparam \BUS_out[4]~I .oe_power_up = "low";
defparam \BUS_out[4]~I .oe_register_mode = "none";
defparam \BUS_out[4]~I .oe_sync_reset = "none";
defparam \BUS_out[4]~I .operation_mode = "output";
defparam \BUS_out[4]~I .output_async_reset = "none";
defparam \BUS_out[4]~I .output_power_up = "low";
defparam \BUS_out[4]~I .output_register_mode = "none";
defparam \BUS_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[5]~I (
	.datain(\BUS[5]~59_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[5]));
// synopsys translate_off
defparam \BUS_out[5]~I .input_async_reset = "none";
defparam \BUS_out[5]~I .input_power_up = "low";
defparam \BUS_out[5]~I .input_register_mode = "none";
defparam \BUS_out[5]~I .input_sync_reset = "none";
defparam \BUS_out[5]~I .oe_async_reset = "none";
defparam \BUS_out[5]~I .oe_power_up = "low";
defparam \BUS_out[5]~I .oe_register_mode = "none";
defparam \BUS_out[5]~I .oe_sync_reset = "none";
defparam \BUS_out[5]~I .operation_mode = "output";
defparam \BUS_out[5]~I .output_async_reset = "none";
defparam \BUS_out[5]~I .output_power_up = "low";
defparam \BUS_out[5]~I .output_register_mode = "none";
defparam \BUS_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[6]~I (
	.datain(\BUS[6]~103_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[6]));
// synopsys translate_off
defparam \BUS_out[6]~I .input_async_reset = "none";
defparam \BUS_out[6]~I .input_power_up = "low";
defparam \BUS_out[6]~I .input_register_mode = "none";
defparam \BUS_out[6]~I .input_sync_reset = "none";
defparam \BUS_out[6]~I .oe_async_reset = "none";
defparam \BUS_out[6]~I .oe_power_up = "low";
defparam \BUS_out[6]~I .oe_register_mode = "none";
defparam \BUS_out[6]~I .oe_sync_reset = "none";
defparam \BUS_out[6]~I .operation_mode = "output";
defparam \BUS_out[6]~I .output_async_reset = "none";
defparam \BUS_out[6]~I .output_power_up = "low";
defparam \BUS_out[6]~I .output_register_mode = "none";
defparam \BUS_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[7]~I (
	.datain(\BUS[7]~67_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[7]));
// synopsys translate_off
defparam \BUS_out[7]~I .input_async_reset = "none";
defparam \BUS_out[7]~I .input_power_up = "low";
defparam \BUS_out[7]~I .input_register_mode = "none";
defparam \BUS_out[7]~I .input_sync_reset = "none";
defparam \BUS_out[7]~I .oe_async_reset = "none";
defparam \BUS_out[7]~I .oe_power_up = "low";
defparam \BUS_out[7]~I .oe_register_mode = "none";
defparam \BUS_out[7]~I .oe_sync_reset = "none";
defparam \BUS_out[7]~I .operation_mode = "output";
defparam \BUS_out[7]~I .output_async_reset = "none";
defparam \BUS_out[7]~I .output_power_up = "low";
defparam \BUS_out[7]~I .output_register_mode = "none";
defparam \BUS_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[8]~I (
	.datain(\BUS[8]~71_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[8]));
// synopsys translate_off
defparam \BUS_out[8]~I .input_async_reset = "none";
defparam \BUS_out[8]~I .input_power_up = "low";
defparam \BUS_out[8]~I .input_register_mode = "none";
defparam \BUS_out[8]~I .input_sync_reset = "none";
defparam \BUS_out[8]~I .oe_async_reset = "none";
defparam \BUS_out[8]~I .oe_power_up = "low";
defparam \BUS_out[8]~I .oe_register_mode = "none";
defparam \BUS_out[8]~I .oe_sync_reset = "none";
defparam \BUS_out[8]~I .operation_mode = "output";
defparam \BUS_out[8]~I .output_async_reset = "none";
defparam \BUS_out[8]~I .output_power_up = "low";
defparam \BUS_out[8]~I .output_register_mode = "none";
defparam \BUS_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[9]~I (
	.datain(\BUS[9]~75_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[9]));
// synopsys translate_off
defparam \BUS_out[9]~I .input_async_reset = "none";
defparam \BUS_out[9]~I .input_power_up = "low";
defparam \BUS_out[9]~I .input_register_mode = "none";
defparam \BUS_out[9]~I .input_sync_reset = "none";
defparam \BUS_out[9]~I .oe_async_reset = "none";
defparam \BUS_out[9]~I .oe_power_up = "low";
defparam \BUS_out[9]~I .oe_register_mode = "none";
defparam \BUS_out[9]~I .oe_sync_reset = "none";
defparam \BUS_out[9]~I .operation_mode = "output";
defparam \BUS_out[9]~I .output_async_reset = "none";
defparam \BUS_out[9]~I .output_power_up = "low";
defparam \BUS_out[9]~I .output_register_mode = "none";
defparam \BUS_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[10]~I (
	.datain(\BUS[10]~79_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[10]));
// synopsys translate_off
defparam \BUS_out[10]~I .input_async_reset = "none";
defparam \BUS_out[10]~I .input_power_up = "low";
defparam \BUS_out[10]~I .input_register_mode = "none";
defparam \BUS_out[10]~I .input_sync_reset = "none";
defparam \BUS_out[10]~I .oe_async_reset = "none";
defparam \BUS_out[10]~I .oe_power_up = "low";
defparam \BUS_out[10]~I .oe_register_mode = "none";
defparam \BUS_out[10]~I .oe_sync_reset = "none";
defparam \BUS_out[10]~I .operation_mode = "output";
defparam \BUS_out[10]~I .output_async_reset = "none";
defparam \BUS_out[10]~I .output_power_up = "low";
defparam \BUS_out[10]~I .output_register_mode = "none";
defparam \BUS_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[11]~I (
	.datain(\BUS[11]~83_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[11]));
// synopsys translate_off
defparam \BUS_out[11]~I .input_async_reset = "none";
defparam \BUS_out[11]~I .input_power_up = "low";
defparam \BUS_out[11]~I .input_register_mode = "none";
defparam \BUS_out[11]~I .input_sync_reset = "none";
defparam \BUS_out[11]~I .oe_async_reset = "none";
defparam \BUS_out[11]~I .oe_power_up = "low";
defparam \BUS_out[11]~I .oe_register_mode = "none";
defparam \BUS_out[11]~I .oe_sync_reset = "none";
defparam \BUS_out[11]~I .operation_mode = "output";
defparam \BUS_out[11]~I .output_async_reset = "none";
defparam \BUS_out[11]~I .output_power_up = "low";
defparam \BUS_out[11]~I .output_register_mode = "none";
defparam \BUS_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[12]~I (
	.datain(\BUS[12]~104_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[12]));
// synopsys translate_off
defparam \BUS_out[12]~I .input_async_reset = "none";
defparam \BUS_out[12]~I .input_power_up = "low";
defparam \BUS_out[12]~I .input_register_mode = "none";
defparam \BUS_out[12]~I .input_sync_reset = "none";
defparam \BUS_out[12]~I .oe_async_reset = "none";
defparam \BUS_out[12]~I .oe_power_up = "low";
defparam \BUS_out[12]~I .oe_register_mode = "none";
defparam \BUS_out[12]~I .oe_sync_reset = "none";
defparam \BUS_out[12]~I .operation_mode = "output";
defparam \BUS_out[12]~I .output_async_reset = "none";
defparam \BUS_out[12]~I .output_power_up = "low";
defparam \BUS_out[12]~I .output_register_mode = "none";
defparam \BUS_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[13]~I (
	.datain(\BUS[13]~105_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[13]));
// synopsys translate_off
defparam \BUS_out[13]~I .input_async_reset = "none";
defparam \BUS_out[13]~I .input_power_up = "low";
defparam \BUS_out[13]~I .input_register_mode = "none";
defparam \BUS_out[13]~I .input_sync_reset = "none";
defparam \BUS_out[13]~I .oe_async_reset = "none";
defparam \BUS_out[13]~I .oe_power_up = "low";
defparam \BUS_out[13]~I .oe_register_mode = "none";
defparam \BUS_out[13]~I .oe_sync_reset = "none";
defparam \BUS_out[13]~I .operation_mode = "output";
defparam \BUS_out[13]~I .output_async_reset = "none";
defparam \BUS_out[13]~I .output_power_up = "low";
defparam \BUS_out[13]~I .output_register_mode = "none";
defparam \BUS_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[14]~I (
	.datain(\BUS[14]~106_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[14]));
// synopsys translate_off
defparam \BUS_out[14]~I .input_async_reset = "none";
defparam \BUS_out[14]~I .input_power_up = "low";
defparam \BUS_out[14]~I .input_register_mode = "none";
defparam \BUS_out[14]~I .input_sync_reset = "none";
defparam \BUS_out[14]~I .oe_async_reset = "none";
defparam \BUS_out[14]~I .oe_power_up = "low";
defparam \BUS_out[14]~I .oe_register_mode = "none";
defparam \BUS_out[14]~I .oe_sync_reset = "none";
defparam \BUS_out[14]~I .operation_mode = "output";
defparam \BUS_out[14]~I .output_async_reset = "none";
defparam \BUS_out[14]~I .output_power_up = "low";
defparam \BUS_out[14]~I .output_register_mode = "none";
defparam \BUS_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[15]~I (
	.datain(\BUS[15]~102_combout ),
	.oe(\BUS[0]~39_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[15]));
// synopsys translate_off
defparam \BUS_out[15]~I .input_async_reset = "none";
defparam \BUS_out[15]~I .input_power_up = "low";
defparam \BUS_out[15]~I .input_register_mode = "none";
defparam \BUS_out[15]~I .input_sync_reset = "none";
defparam \BUS_out[15]~I .oe_async_reset = "none";
defparam \BUS_out[15]~I .oe_power_up = "low";
defparam \BUS_out[15]~I .oe_register_mode = "none";
defparam \BUS_out[15]~I .oe_sync_reset = "none";
defparam \BUS_out[15]~I .operation_mode = "output";
defparam \BUS_out[15]~I .output_async_reset = "none";
defparam \BUS_out[15]~I .output_power_up = "low";
defparam \BUS_out[15]~I .output_register_mode = "none";
defparam \BUS_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "register";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "register";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "register";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "register";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "register";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "register";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "register";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "register";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "register";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "register";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "register";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "register";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "register";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "register";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "register";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "register";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "register";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "register";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "register";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "register";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "register";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "register";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "register";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "register";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "register";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "register";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "register";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "register";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "register";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "register";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "register";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "register";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "register";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "register";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "register";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "register";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[8]~I (
	.datain(\mdr|out[8]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "register";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[9]~I (
	.datain(\mdr|out[9]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "register";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "register";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "register";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "register";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "register";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "register";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "register";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "register";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "register";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[0]~I (
	.datain(\pc|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[0]));
// synopsys translate_off
defparam \PC_out[0]~I .input_async_reset = "none";
defparam \PC_out[0]~I .input_power_up = "low";
defparam \PC_out[0]~I .input_register_mode = "none";
defparam \PC_out[0]~I .input_sync_reset = "none";
defparam \PC_out[0]~I .oe_async_reset = "none";
defparam \PC_out[0]~I .oe_power_up = "low";
defparam \PC_out[0]~I .oe_register_mode = "none";
defparam \PC_out[0]~I .oe_sync_reset = "none";
defparam \PC_out[0]~I .operation_mode = "output";
defparam \PC_out[0]~I .output_async_reset = "none";
defparam \PC_out[0]~I .output_power_up = "low";
defparam \PC_out[0]~I .output_register_mode = "register";
defparam \PC_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[1]~I (
	.datain(\pc|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[1]));
// synopsys translate_off
defparam \PC_out[1]~I .input_async_reset = "none";
defparam \PC_out[1]~I .input_power_up = "low";
defparam \PC_out[1]~I .input_register_mode = "none";
defparam \PC_out[1]~I .input_sync_reset = "none";
defparam \PC_out[1]~I .oe_async_reset = "none";
defparam \PC_out[1]~I .oe_power_up = "low";
defparam \PC_out[1]~I .oe_register_mode = "none";
defparam \PC_out[1]~I .oe_sync_reset = "none";
defparam \PC_out[1]~I .operation_mode = "output";
defparam \PC_out[1]~I .output_async_reset = "none";
defparam \PC_out[1]~I .output_power_up = "low";
defparam \PC_out[1]~I .output_register_mode = "register";
defparam \PC_out[1]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[2]~I (
	.datain(\pc|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[2]));
// synopsys translate_off
defparam \PC_out[2]~I .input_async_reset = "none";
defparam \PC_out[2]~I .input_power_up = "low";
defparam \PC_out[2]~I .input_register_mode = "none";
defparam \PC_out[2]~I .input_sync_reset = "none";
defparam \PC_out[2]~I .oe_async_reset = "none";
defparam \PC_out[2]~I .oe_power_up = "low";
defparam \PC_out[2]~I .oe_register_mode = "none";
defparam \PC_out[2]~I .oe_sync_reset = "none";
defparam \PC_out[2]~I .operation_mode = "output";
defparam \PC_out[2]~I .output_async_reset = "none";
defparam \PC_out[2]~I .output_power_up = "low";
defparam \PC_out[2]~I .output_register_mode = "register";
defparam \PC_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[3]~I (
	.datain(\pc|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[3]));
// synopsys translate_off
defparam \PC_out[3]~I .input_async_reset = "none";
defparam \PC_out[3]~I .input_power_up = "low";
defparam \PC_out[3]~I .input_register_mode = "none";
defparam \PC_out[3]~I .input_sync_reset = "none";
defparam \PC_out[3]~I .oe_async_reset = "none";
defparam \PC_out[3]~I .oe_power_up = "low";
defparam \PC_out[3]~I .oe_register_mode = "none";
defparam \PC_out[3]~I .oe_sync_reset = "none";
defparam \PC_out[3]~I .operation_mode = "output";
defparam \PC_out[3]~I .output_async_reset = "none";
defparam \PC_out[3]~I .output_power_up = "low";
defparam \PC_out[3]~I .output_register_mode = "register";
defparam \PC_out[3]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[4]~I (
	.datain(\pc|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[4]));
// synopsys translate_off
defparam \PC_out[4]~I .input_async_reset = "none";
defparam \PC_out[4]~I .input_power_up = "low";
defparam \PC_out[4]~I .input_register_mode = "none";
defparam \PC_out[4]~I .input_sync_reset = "none";
defparam \PC_out[4]~I .oe_async_reset = "none";
defparam \PC_out[4]~I .oe_power_up = "low";
defparam \PC_out[4]~I .oe_register_mode = "none";
defparam \PC_out[4]~I .oe_sync_reset = "none";
defparam \PC_out[4]~I .operation_mode = "output";
defparam \PC_out[4]~I .output_async_reset = "none";
defparam \PC_out[4]~I .output_power_up = "low";
defparam \PC_out[4]~I .output_register_mode = "register";
defparam \PC_out[4]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[5]~I (
	.datain(\pc|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[5]));
// synopsys translate_off
defparam \PC_out[5]~I .input_async_reset = "none";
defparam \PC_out[5]~I .input_power_up = "low";
defparam \PC_out[5]~I .input_register_mode = "none";
defparam \PC_out[5]~I .input_sync_reset = "none";
defparam \PC_out[5]~I .oe_async_reset = "none";
defparam \PC_out[5]~I .oe_power_up = "low";
defparam \PC_out[5]~I .oe_register_mode = "none";
defparam \PC_out[5]~I .oe_sync_reset = "none";
defparam \PC_out[5]~I .operation_mode = "output";
defparam \PC_out[5]~I .output_async_reset = "none";
defparam \PC_out[5]~I .output_power_up = "low";
defparam \PC_out[5]~I .output_register_mode = "register";
defparam \PC_out[5]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[6]~I (
	.datain(\pc|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[6]));
// synopsys translate_off
defparam \PC_out[6]~I .input_async_reset = "none";
defparam \PC_out[6]~I .input_power_up = "low";
defparam \PC_out[6]~I .input_register_mode = "none";
defparam \PC_out[6]~I .input_sync_reset = "none";
defparam \PC_out[6]~I .oe_async_reset = "none";
defparam \PC_out[6]~I .oe_power_up = "low";
defparam \PC_out[6]~I .oe_register_mode = "none";
defparam \PC_out[6]~I .oe_sync_reset = "none";
defparam \PC_out[6]~I .operation_mode = "output";
defparam \PC_out[6]~I .output_async_reset = "none";
defparam \PC_out[6]~I .output_power_up = "low";
defparam \PC_out[6]~I .output_register_mode = "register";
defparam \PC_out[6]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[7]~I (
	.datain(\pc|out~17_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[7]));
// synopsys translate_off
defparam \PC_out[7]~I .input_async_reset = "none";
defparam \PC_out[7]~I .input_power_up = "low";
defparam \PC_out[7]~I .input_register_mode = "none";
defparam \PC_out[7]~I .input_sync_reset = "none";
defparam \PC_out[7]~I .oe_async_reset = "none";
defparam \PC_out[7]~I .oe_power_up = "low";
defparam \PC_out[7]~I .oe_register_mode = "none";
defparam \PC_out[7]~I .oe_sync_reset = "none";
defparam \PC_out[7]~I .operation_mode = "output";
defparam \PC_out[7]~I .output_async_reset = "none";
defparam \PC_out[7]~I .output_power_up = "low";
defparam \PC_out[7]~I .output_register_mode = "register";
defparam \PC_out[7]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[8]~I (
	.datain(\pc|out~19_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[8]));
// synopsys translate_off
defparam \PC_out[8]~I .input_async_reset = "none";
defparam \PC_out[8]~I .input_power_up = "low";
defparam \PC_out[8]~I .input_register_mode = "none";
defparam \PC_out[8]~I .input_sync_reset = "none";
defparam \PC_out[8]~I .oe_async_reset = "none";
defparam \PC_out[8]~I .oe_power_up = "low";
defparam \PC_out[8]~I .oe_register_mode = "none";
defparam \PC_out[8]~I .oe_sync_reset = "none";
defparam \PC_out[8]~I .operation_mode = "output";
defparam \PC_out[8]~I .output_async_reset = "none";
defparam \PC_out[8]~I .output_power_up = "low";
defparam \PC_out[8]~I .output_register_mode = "register";
defparam \PC_out[8]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[9]~I (
	.datain(\pc|out~21_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[9]));
// synopsys translate_off
defparam \PC_out[9]~I .input_async_reset = "none";
defparam \PC_out[9]~I .input_power_up = "low";
defparam \PC_out[9]~I .input_register_mode = "none";
defparam \PC_out[9]~I .input_sync_reset = "none";
defparam \PC_out[9]~I .oe_async_reset = "none";
defparam \PC_out[9]~I .oe_power_up = "low";
defparam \PC_out[9]~I .oe_register_mode = "none";
defparam \PC_out[9]~I .oe_sync_reset = "none";
defparam \PC_out[9]~I .operation_mode = "output";
defparam \PC_out[9]~I .output_async_reset = "none";
defparam \PC_out[9]~I .output_power_up = "low";
defparam \PC_out[9]~I .output_register_mode = "register";
defparam \PC_out[9]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[10]~I (
	.datain(\pc|out~23_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[10]));
// synopsys translate_off
defparam \PC_out[10]~I .input_async_reset = "none";
defparam \PC_out[10]~I .input_power_up = "low";
defparam \PC_out[10]~I .input_register_mode = "none";
defparam \PC_out[10]~I .input_sync_reset = "none";
defparam \PC_out[10]~I .oe_async_reset = "none";
defparam \PC_out[10]~I .oe_power_up = "low";
defparam \PC_out[10]~I .oe_register_mode = "none";
defparam \PC_out[10]~I .oe_sync_reset = "none";
defparam \PC_out[10]~I .operation_mode = "output";
defparam \PC_out[10]~I .output_async_reset = "none";
defparam \PC_out[10]~I .output_power_up = "low";
defparam \PC_out[10]~I .output_register_mode = "register";
defparam \PC_out[10]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[11]~I (
	.datain(\pc|out~25_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[11]));
// synopsys translate_off
defparam \PC_out[11]~I .input_async_reset = "none";
defparam \PC_out[11]~I .input_power_up = "low";
defparam \PC_out[11]~I .input_register_mode = "none";
defparam \PC_out[11]~I .input_sync_reset = "none";
defparam \PC_out[11]~I .oe_async_reset = "none";
defparam \PC_out[11]~I .oe_power_up = "low";
defparam \PC_out[11]~I .oe_register_mode = "none";
defparam \PC_out[11]~I .oe_sync_reset = "none";
defparam \PC_out[11]~I .operation_mode = "output";
defparam \PC_out[11]~I .output_async_reset = "none";
defparam \PC_out[11]~I .output_power_up = "low";
defparam \PC_out[11]~I .output_register_mode = "register";
defparam \PC_out[11]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[12]~I (
	.datain(\pc|out~27_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[12]));
// synopsys translate_off
defparam \PC_out[12]~I .input_async_reset = "none";
defparam \PC_out[12]~I .input_power_up = "low";
defparam \PC_out[12]~I .input_register_mode = "none";
defparam \PC_out[12]~I .input_sync_reset = "none";
defparam \PC_out[12]~I .oe_async_reset = "none";
defparam \PC_out[12]~I .oe_power_up = "low";
defparam \PC_out[12]~I .oe_register_mode = "none";
defparam \PC_out[12]~I .oe_sync_reset = "none";
defparam \PC_out[12]~I .operation_mode = "output";
defparam \PC_out[12]~I .output_async_reset = "none";
defparam \PC_out[12]~I .output_power_up = "low";
defparam \PC_out[12]~I .output_register_mode = "register";
defparam \PC_out[12]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[13]~I (
	.datain(\pc|out~29_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[13]));
// synopsys translate_off
defparam \PC_out[13]~I .input_async_reset = "none";
defparam \PC_out[13]~I .input_power_up = "low";
defparam \PC_out[13]~I .input_register_mode = "none";
defparam \PC_out[13]~I .input_sync_reset = "none";
defparam \PC_out[13]~I .oe_async_reset = "none";
defparam \PC_out[13]~I .oe_power_up = "low";
defparam \PC_out[13]~I .oe_register_mode = "none";
defparam \PC_out[13]~I .oe_sync_reset = "none";
defparam \PC_out[13]~I .operation_mode = "output";
defparam \PC_out[13]~I .output_async_reset = "none";
defparam \PC_out[13]~I .output_power_up = "low";
defparam \PC_out[13]~I .output_register_mode = "register";
defparam \PC_out[13]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[14]~I (
	.datain(\pc|out~31_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[14]));
// synopsys translate_off
defparam \PC_out[14]~I .input_async_reset = "none";
defparam \PC_out[14]~I .input_power_up = "low";
defparam \PC_out[14]~I .input_register_mode = "none";
defparam \PC_out[14]~I .input_sync_reset = "none";
defparam \PC_out[14]~I .oe_async_reset = "none";
defparam \PC_out[14]~I .oe_power_up = "low";
defparam \PC_out[14]~I .oe_register_mode = "none";
defparam \PC_out[14]~I .oe_sync_reset = "none";
defparam \PC_out[14]~I .operation_mode = "output";
defparam \PC_out[14]~I .output_async_reset = "none";
defparam \PC_out[14]~I .output_power_up = "low";
defparam \PC_out[14]~I .output_register_mode = "register";
defparam \PC_out[14]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[15]~I (
	.datain(\pc|out~33_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[15]));
// synopsys translate_off
defparam \PC_out[15]~I .input_async_reset = "none";
defparam \PC_out[15]~I .input_power_up = "low";
defparam \PC_out[15]~I .input_register_mode = "none";
defparam \PC_out[15]~I .input_sync_reset = "none";
defparam \PC_out[15]~I .oe_async_reset = "none";
defparam \PC_out[15]~I .oe_power_up = "low";
defparam \PC_out[15]~I .oe_register_mode = "none";
defparam \PC_out[15]~I .oe_sync_reset = "none";
defparam \PC_out[15]~I .operation_mode = "output";
defparam \PC_out[15]~I .output_async_reset = "none";
defparam \PC_out[15]~I .output_power_up = "low";
defparam \PC_out[15]~I .output_register_mode = "register";
defparam \PC_out[15]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[0]~I (
	.datain(\ir|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[0]));
// synopsys translate_off
defparam \IR_out[0]~I .input_async_reset = "none";
defparam \IR_out[0]~I .input_power_up = "low";
defparam \IR_out[0]~I .input_register_mode = "none";
defparam \IR_out[0]~I .input_sync_reset = "none";
defparam \IR_out[0]~I .oe_async_reset = "none";
defparam \IR_out[0]~I .oe_power_up = "low";
defparam \IR_out[0]~I .oe_register_mode = "none";
defparam \IR_out[0]~I .oe_sync_reset = "none";
defparam \IR_out[0]~I .operation_mode = "output";
defparam \IR_out[0]~I .output_async_reset = "none";
defparam \IR_out[0]~I .output_power_up = "low";
defparam \IR_out[0]~I .output_register_mode = "register";
defparam \IR_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[1]~I (
	.datain(\ir|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[1]));
// synopsys translate_off
defparam \IR_out[1]~I .input_async_reset = "none";
defparam \IR_out[1]~I .input_power_up = "low";
defparam \IR_out[1]~I .input_register_mode = "none";
defparam \IR_out[1]~I .input_sync_reset = "none";
defparam \IR_out[1]~I .oe_async_reset = "none";
defparam \IR_out[1]~I .oe_power_up = "low";
defparam \IR_out[1]~I .oe_register_mode = "none";
defparam \IR_out[1]~I .oe_sync_reset = "none";
defparam \IR_out[1]~I .operation_mode = "output";
defparam \IR_out[1]~I .output_async_reset = "none";
defparam \IR_out[1]~I .output_power_up = "low";
defparam \IR_out[1]~I .output_register_mode = "register";
defparam \IR_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[2]~I (
	.datain(\ir|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[2]));
// synopsys translate_off
defparam \IR_out[2]~I .input_async_reset = "none";
defparam \IR_out[2]~I .input_power_up = "low";
defparam \IR_out[2]~I .input_register_mode = "none";
defparam \IR_out[2]~I .input_sync_reset = "none";
defparam \IR_out[2]~I .oe_async_reset = "none";
defparam \IR_out[2]~I .oe_power_up = "low";
defparam \IR_out[2]~I .oe_register_mode = "none";
defparam \IR_out[2]~I .oe_sync_reset = "none";
defparam \IR_out[2]~I .operation_mode = "output";
defparam \IR_out[2]~I .output_async_reset = "none";
defparam \IR_out[2]~I .output_power_up = "low";
defparam \IR_out[2]~I .output_register_mode = "register";
defparam \IR_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[3]~I (
	.datain(\ir|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[3]));
// synopsys translate_off
defparam \IR_out[3]~I .input_async_reset = "none";
defparam \IR_out[3]~I .input_power_up = "low";
defparam \IR_out[3]~I .input_register_mode = "none";
defparam \IR_out[3]~I .input_sync_reset = "none";
defparam \IR_out[3]~I .oe_async_reset = "none";
defparam \IR_out[3]~I .oe_power_up = "low";
defparam \IR_out[3]~I .oe_register_mode = "none";
defparam \IR_out[3]~I .oe_sync_reset = "none";
defparam \IR_out[3]~I .operation_mode = "output";
defparam \IR_out[3]~I .output_async_reset = "none";
defparam \IR_out[3]~I .output_power_up = "low";
defparam \IR_out[3]~I .output_register_mode = "register";
defparam \IR_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[4]~I (
	.datain(\ir|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[4]));
// synopsys translate_off
defparam \IR_out[4]~I .input_async_reset = "none";
defparam \IR_out[4]~I .input_power_up = "low";
defparam \IR_out[4]~I .input_register_mode = "none";
defparam \IR_out[4]~I .input_sync_reset = "none";
defparam \IR_out[4]~I .oe_async_reset = "none";
defparam \IR_out[4]~I .oe_power_up = "low";
defparam \IR_out[4]~I .oe_register_mode = "none";
defparam \IR_out[4]~I .oe_sync_reset = "none";
defparam \IR_out[4]~I .operation_mode = "output";
defparam \IR_out[4]~I .output_async_reset = "none";
defparam \IR_out[4]~I .output_power_up = "low";
defparam \IR_out[4]~I .output_register_mode = "register";
defparam \IR_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[5]~I (
	.datain(\ir|out~6_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[5]));
// synopsys translate_off
defparam \IR_out[5]~I .input_async_reset = "none";
defparam \IR_out[5]~I .input_power_up = "low";
defparam \IR_out[5]~I .input_register_mode = "none";
defparam \IR_out[5]~I .input_sync_reset = "none";
defparam \IR_out[5]~I .oe_async_reset = "none";
defparam \IR_out[5]~I .oe_power_up = "low";
defparam \IR_out[5]~I .oe_register_mode = "none";
defparam \IR_out[5]~I .oe_sync_reset = "none";
defparam \IR_out[5]~I .operation_mode = "output";
defparam \IR_out[5]~I .output_async_reset = "none";
defparam \IR_out[5]~I .output_power_up = "low";
defparam \IR_out[5]~I .output_register_mode = "register";
defparam \IR_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[6]~I (
	.datain(\ir|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[6]));
// synopsys translate_off
defparam \IR_out[6]~I .input_async_reset = "none";
defparam \IR_out[6]~I .input_power_up = "low";
defparam \IR_out[6]~I .input_register_mode = "none";
defparam \IR_out[6]~I .input_sync_reset = "none";
defparam \IR_out[6]~I .oe_async_reset = "none";
defparam \IR_out[6]~I .oe_power_up = "low";
defparam \IR_out[6]~I .oe_register_mode = "none";
defparam \IR_out[6]~I .oe_sync_reset = "none";
defparam \IR_out[6]~I .operation_mode = "output";
defparam \IR_out[6]~I .output_async_reset = "none";
defparam \IR_out[6]~I .output_power_up = "low";
defparam \IR_out[6]~I .output_register_mode = "register";
defparam \IR_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[7]~I (
	.datain(\ir|out~8_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[7]));
// synopsys translate_off
defparam \IR_out[7]~I .input_async_reset = "none";
defparam \IR_out[7]~I .input_power_up = "low";
defparam \IR_out[7]~I .input_register_mode = "none";
defparam \IR_out[7]~I .input_sync_reset = "none";
defparam \IR_out[7]~I .oe_async_reset = "none";
defparam \IR_out[7]~I .oe_power_up = "low";
defparam \IR_out[7]~I .oe_register_mode = "none";
defparam \IR_out[7]~I .oe_sync_reset = "none";
defparam \IR_out[7]~I .operation_mode = "output";
defparam \IR_out[7]~I .output_async_reset = "none";
defparam \IR_out[7]~I .output_power_up = "low";
defparam \IR_out[7]~I .output_register_mode = "register";
defparam \IR_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[8]~I (
	.datain(\ir|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[8]));
// synopsys translate_off
defparam \IR_out[8]~I .input_async_reset = "none";
defparam \IR_out[8]~I .input_power_up = "low";
defparam \IR_out[8]~I .input_register_mode = "none";
defparam \IR_out[8]~I .input_sync_reset = "none";
defparam \IR_out[8]~I .oe_async_reset = "none";
defparam \IR_out[8]~I .oe_power_up = "low";
defparam \IR_out[8]~I .oe_register_mode = "none";
defparam \IR_out[8]~I .oe_sync_reset = "none";
defparam \IR_out[8]~I .operation_mode = "output";
defparam \IR_out[8]~I .output_async_reset = "none";
defparam \IR_out[8]~I .output_power_up = "low";
defparam \IR_out[8]~I .output_register_mode = "register";
defparam \IR_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[9]~I (
	.datain(\ir|out~10_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[9]));
// synopsys translate_off
defparam \IR_out[9]~I .input_async_reset = "none";
defparam \IR_out[9]~I .input_power_up = "low";
defparam \IR_out[9]~I .input_register_mode = "none";
defparam \IR_out[9]~I .input_sync_reset = "none";
defparam \IR_out[9]~I .oe_async_reset = "none";
defparam \IR_out[9]~I .oe_power_up = "low";
defparam \IR_out[9]~I .oe_register_mode = "none";
defparam \IR_out[9]~I .oe_sync_reset = "none";
defparam \IR_out[9]~I .operation_mode = "output";
defparam \IR_out[9]~I .output_async_reset = "none";
defparam \IR_out[9]~I .output_power_up = "low";
defparam \IR_out[9]~I .output_register_mode = "register";
defparam \IR_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[10]~I (
	.datain(\ir|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[10]));
// synopsys translate_off
defparam \IR_out[10]~I .input_async_reset = "none";
defparam \IR_out[10]~I .input_power_up = "low";
defparam \IR_out[10]~I .input_register_mode = "none";
defparam \IR_out[10]~I .input_sync_reset = "none";
defparam \IR_out[10]~I .oe_async_reset = "none";
defparam \IR_out[10]~I .oe_power_up = "low";
defparam \IR_out[10]~I .oe_register_mode = "none";
defparam \IR_out[10]~I .oe_sync_reset = "none";
defparam \IR_out[10]~I .operation_mode = "output";
defparam \IR_out[10]~I .output_async_reset = "none";
defparam \IR_out[10]~I .output_power_up = "low";
defparam \IR_out[10]~I .output_register_mode = "register";
defparam \IR_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[11]~I (
	.datain(\ir|out~12_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[11]));
// synopsys translate_off
defparam \IR_out[11]~I .input_async_reset = "none";
defparam \IR_out[11]~I .input_power_up = "low";
defparam \IR_out[11]~I .input_register_mode = "none";
defparam \IR_out[11]~I .input_sync_reset = "none";
defparam \IR_out[11]~I .oe_async_reset = "none";
defparam \IR_out[11]~I .oe_power_up = "low";
defparam \IR_out[11]~I .oe_register_mode = "none";
defparam \IR_out[11]~I .oe_sync_reset = "none";
defparam \IR_out[11]~I .operation_mode = "output";
defparam \IR_out[11]~I .output_async_reset = "none";
defparam \IR_out[11]~I .output_power_up = "low";
defparam \IR_out[11]~I .output_register_mode = "register";
defparam \IR_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[12]~I (
	.datain(\ir|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[12]));
// synopsys translate_off
defparam \IR_out[12]~I .input_async_reset = "none";
defparam \IR_out[12]~I .input_power_up = "low";
defparam \IR_out[12]~I .input_register_mode = "none";
defparam \IR_out[12]~I .input_sync_reset = "none";
defparam \IR_out[12]~I .oe_async_reset = "none";
defparam \IR_out[12]~I .oe_power_up = "low";
defparam \IR_out[12]~I .oe_register_mode = "none";
defparam \IR_out[12]~I .oe_sync_reset = "none";
defparam \IR_out[12]~I .operation_mode = "output";
defparam \IR_out[12]~I .output_async_reset = "none";
defparam \IR_out[12]~I .output_power_up = "low";
defparam \IR_out[12]~I .output_register_mode = "register";
defparam \IR_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[13]~I (
	.datain(\ir|out~14_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[13]));
// synopsys translate_off
defparam \IR_out[13]~I .input_async_reset = "none";
defparam \IR_out[13]~I .input_power_up = "low";
defparam \IR_out[13]~I .input_register_mode = "none";
defparam \IR_out[13]~I .input_sync_reset = "none";
defparam \IR_out[13]~I .oe_async_reset = "none";
defparam \IR_out[13]~I .oe_power_up = "low";
defparam \IR_out[13]~I .oe_register_mode = "none";
defparam \IR_out[13]~I .oe_sync_reset = "none";
defparam \IR_out[13]~I .operation_mode = "output";
defparam \IR_out[13]~I .output_async_reset = "none";
defparam \IR_out[13]~I .output_power_up = "low";
defparam \IR_out[13]~I .output_register_mode = "register";
defparam \IR_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[14]~I (
	.datain(\ir|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[14]));
// synopsys translate_off
defparam \IR_out[14]~I .input_async_reset = "none";
defparam \IR_out[14]~I .input_power_up = "low";
defparam \IR_out[14]~I .input_register_mode = "none";
defparam \IR_out[14]~I .input_sync_reset = "none";
defparam \IR_out[14]~I .oe_async_reset = "none";
defparam \IR_out[14]~I .oe_power_up = "low";
defparam \IR_out[14]~I .oe_register_mode = "none";
defparam \IR_out[14]~I .oe_sync_reset = "none";
defparam \IR_out[14]~I .operation_mode = "output";
defparam \IR_out[14]~I .output_async_reset = "none";
defparam \IR_out[14]~I .output_power_up = "low";
defparam \IR_out[14]~I .output_register_mode = "register";
defparam \IR_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[15]~I (
	.datain(\ir|out~16_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\ir|out[6]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[15]));
// synopsys translate_off
defparam \IR_out[15]~I .input_async_reset = "none";
defparam \IR_out[15]~I .input_power_up = "low";
defparam \IR_out[15]~I .input_register_mode = "none";
defparam \IR_out[15]~I .input_sync_reset = "none";
defparam \IR_out[15]~I .oe_async_reset = "none";
defparam \IR_out[15]~I .oe_power_up = "low";
defparam \IR_out[15]~I .oe_register_mode = "none";
defparam \IR_out[15]~I .oe_sync_reset = "none";
defparam \IR_out[15]~I .operation_mode = "output";
defparam \IR_out[15]~I .output_async_reset = "none";
defparam \IR_out[15]~I .output_power_up = "low";
defparam \IR_out[15]~I .output_register_mode = "register";
defparam \IR_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[0]~I (
	.datain(\cc|ccReg|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\cc|ccReg|out[1]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[0]));
// synopsys translate_off
defparam \CC_out[0]~I .input_async_reset = "none";
defparam \CC_out[0]~I .input_power_up = "low";
defparam \CC_out[0]~I .input_register_mode = "none";
defparam \CC_out[0]~I .input_sync_reset = "none";
defparam \CC_out[0]~I .oe_async_reset = "none";
defparam \CC_out[0]~I .oe_power_up = "low";
defparam \CC_out[0]~I .oe_register_mode = "none";
defparam \CC_out[0]~I .oe_sync_reset = "none";
defparam \CC_out[0]~I .operation_mode = "output";
defparam \CC_out[0]~I .output_async_reset = "none";
defparam \CC_out[0]~I .output_power_up = "low";
defparam \CC_out[0]~I .output_register_mode = "register";
defparam \CC_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[1]~I (
	.datain(\cc|ccReg|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\cc|ccReg|out[1]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[1]));
// synopsys translate_off
defparam \CC_out[1]~I .input_async_reset = "none";
defparam \CC_out[1]~I .input_power_up = "low";
defparam \CC_out[1]~I .input_register_mode = "none";
defparam \CC_out[1]~I .input_sync_reset = "none";
defparam \CC_out[1]~I .oe_async_reset = "none";
defparam \CC_out[1]~I .oe_power_up = "low";
defparam \CC_out[1]~I .oe_register_mode = "none";
defparam \CC_out[1]~I .oe_sync_reset = "none";
defparam \CC_out[1]~I .operation_mode = "output";
defparam \CC_out[1]~I .output_async_reset = "none";
defparam \CC_out[1]~I .output_power_up = "low";
defparam \CC_out[1]~I .output_register_mode = "register";
defparam \CC_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[2]~I (
	.datain(\cc|ccReg|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[2]));
// synopsys translate_off
defparam \CC_out[2]~I .input_async_reset = "none";
defparam \CC_out[2]~I .input_power_up = "low";
defparam \CC_out[2]~I .input_register_mode = "none";
defparam \CC_out[2]~I .input_sync_reset = "none";
defparam \CC_out[2]~I .oe_async_reset = "none";
defparam \CC_out[2]~I .oe_power_up = "low";
defparam \CC_out[2]~I .oe_register_mode = "none";
defparam \CC_out[2]~I .oe_sync_reset = "none";
defparam \CC_out[2]~I .operation_mode = "output";
defparam \CC_out[2]~I .output_async_reset = "none";
defparam \CC_out[2]~I .output_power_up = "low";
defparam \CC_out[2]~I .output_register_mode = "register";
defparam \CC_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[0]~I (
	.datain(\mar|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[0]));
// synopsys translate_off
defparam \MAR_out[0]~I .input_async_reset = "none";
defparam \MAR_out[0]~I .input_power_up = "low";
defparam \MAR_out[0]~I .input_register_mode = "none";
defparam \MAR_out[0]~I .input_sync_reset = "none";
defparam \MAR_out[0]~I .oe_async_reset = "none";
defparam \MAR_out[0]~I .oe_power_up = "low";
defparam \MAR_out[0]~I .oe_register_mode = "none";
defparam \MAR_out[0]~I .oe_sync_reset = "none";
defparam \MAR_out[0]~I .operation_mode = "output";
defparam \MAR_out[0]~I .output_async_reset = "none";
defparam \MAR_out[0]~I .output_power_up = "low";
defparam \MAR_out[0]~I .output_register_mode = "register";
defparam \MAR_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[1]~I (
	.datain(\mar|out~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[1]));
// synopsys translate_off
defparam \MAR_out[1]~I .input_async_reset = "none";
defparam \MAR_out[1]~I .input_power_up = "low";
defparam \MAR_out[1]~I .input_register_mode = "none";
defparam \MAR_out[1]~I .input_sync_reset = "none";
defparam \MAR_out[1]~I .oe_async_reset = "none";
defparam \MAR_out[1]~I .oe_power_up = "low";
defparam \MAR_out[1]~I .oe_register_mode = "none";
defparam \MAR_out[1]~I .oe_sync_reset = "none";
defparam \MAR_out[1]~I .operation_mode = "output";
defparam \MAR_out[1]~I .output_async_reset = "none";
defparam \MAR_out[1]~I .output_power_up = "low";
defparam \MAR_out[1]~I .output_register_mode = "register";
defparam \MAR_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[2]~I (
	.datain(\mar|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[2]));
// synopsys translate_off
defparam \MAR_out[2]~I .input_async_reset = "none";
defparam \MAR_out[2]~I .input_power_up = "low";
defparam \MAR_out[2]~I .input_register_mode = "none";
defparam \MAR_out[2]~I .input_sync_reset = "none";
defparam \MAR_out[2]~I .oe_async_reset = "none";
defparam \MAR_out[2]~I .oe_power_up = "low";
defparam \MAR_out[2]~I .oe_register_mode = "none";
defparam \MAR_out[2]~I .oe_sync_reset = "none";
defparam \MAR_out[2]~I .operation_mode = "output";
defparam \MAR_out[2]~I .output_async_reset = "none";
defparam \MAR_out[2]~I .output_power_up = "low";
defparam \MAR_out[2]~I .output_register_mode = "register";
defparam \MAR_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[3]~I (
	.datain(\mar|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[3]));
// synopsys translate_off
defparam \MAR_out[3]~I .input_async_reset = "none";
defparam \MAR_out[3]~I .input_power_up = "low";
defparam \MAR_out[3]~I .input_register_mode = "none";
defparam \MAR_out[3]~I .input_sync_reset = "none";
defparam \MAR_out[3]~I .oe_async_reset = "none";
defparam \MAR_out[3]~I .oe_power_up = "low";
defparam \MAR_out[3]~I .oe_register_mode = "none";
defparam \MAR_out[3]~I .oe_sync_reset = "none";
defparam \MAR_out[3]~I .operation_mode = "output";
defparam \MAR_out[3]~I .output_async_reset = "none";
defparam \MAR_out[3]~I .output_power_up = "low";
defparam \MAR_out[3]~I .output_register_mode = "register";
defparam \MAR_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[4]~I (
	.datain(\mar|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[4]));
// synopsys translate_off
defparam \MAR_out[4]~I .input_async_reset = "none";
defparam \MAR_out[4]~I .input_power_up = "low";
defparam \MAR_out[4]~I .input_register_mode = "none";
defparam \MAR_out[4]~I .input_sync_reset = "none";
defparam \MAR_out[4]~I .oe_async_reset = "none";
defparam \MAR_out[4]~I .oe_power_up = "low";
defparam \MAR_out[4]~I .oe_register_mode = "none";
defparam \MAR_out[4]~I .oe_sync_reset = "none";
defparam \MAR_out[4]~I .operation_mode = "output";
defparam \MAR_out[4]~I .output_async_reset = "none";
defparam \MAR_out[4]~I .output_power_up = "low";
defparam \MAR_out[4]~I .output_register_mode = "register";
defparam \MAR_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[5]~I (
	.datain(\mar|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[5]));
// synopsys translate_off
defparam \MAR_out[5]~I .input_async_reset = "none";
defparam \MAR_out[5]~I .input_power_up = "low";
defparam \MAR_out[5]~I .input_register_mode = "none";
defparam \MAR_out[5]~I .input_sync_reset = "none";
defparam \MAR_out[5]~I .oe_async_reset = "none";
defparam \MAR_out[5]~I .oe_power_up = "low";
defparam \MAR_out[5]~I .oe_register_mode = "none";
defparam \MAR_out[5]~I .oe_sync_reset = "none";
defparam \MAR_out[5]~I .operation_mode = "output";
defparam \MAR_out[5]~I .output_async_reset = "none";
defparam \MAR_out[5]~I .output_power_up = "low";
defparam \MAR_out[5]~I .output_register_mode = "register";
defparam \MAR_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[6]~I (
	.datain(\mar|out~6_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[6]));
// synopsys translate_off
defparam \MAR_out[6]~I .input_async_reset = "none";
defparam \MAR_out[6]~I .input_power_up = "low";
defparam \MAR_out[6]~I .input_register_mode = "none";
defparam \MAR_out[6]~I .input_sync_reset = "none";
defparam \MAR_out[6]~I .oe_async_reset = "none";
defparam \MAR_out[6]~I .oe_power_up = "low";
defparam \MAR_out[6]~I .oe_register_mode = "none";
defparam \MAR_out[6]~I .oe_sync_reset = "none";
defparam \MAR_out[6]~I .operation_mode = "output";
defparam \MAR_out[6]~I .output_async_reset = "none";
defparam \MAR_out[6]~I .output_power_up = "low";
defparam \MAR_out[6]~I .output_register_mode = "register";
defparam \MAR_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[7]~I (
	.datain(\mar|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[7]));
// synopsys translate_off
defparam \MAR_out[7]~I .input_async_reset = "none";
defparam \MAR_out[7]~I .input_power_up = "low";
defparam \MAR_out[7]~I .input_register_mode = "none";
defparam \MAR_out[7]~I .input_sync_reset = "none";
defparam \MAR_out[7]~I .oe_async_reset = "none";
defparam \MAR_out[7]~I .oe_power_up = "low";
defparam \MAR_out[7]~I .oe_register_mode = "none";
defparam \MAR_out[7]~I .oe_sync_reset = "none";
defparam \MAR_out[7]~I .operation_mode = "output";
defparam \MAR_out[7]~I .output_async_reset = "none";
defparam \MAR_out[7]~I .output_power_up = "low";
defparam \MAR_out[7]~I .output_register_mode = "register";
defparam \MAR_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[8]~I (
	.datain(\ir|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[8]));
// synopsys translate_off
defparam \MAR_out[8]~I .input_async_reset = "none";
defparam \MAR_out[8]~I .input_power_up = "low";
defparam \MAR_out[8]~I .input_register_mode = "none";
defparam \MAR_out[8]~I .input_sync_reset = "none";
defparam \MAR_out[8]~I .oe_async_reset = "none";
defparam \MAR_out[8]~I .oe_power_up = "low";
defparam \MAR_out[8]~I .oe_register_mode = "none";
defparam \MAR_out[8]~I .oe_sync_reset = "none";
defparam \MAR_out[8]~I .operation_mode = "output";
defparam \MAR_out[8]~I .output_async_reset = "none";
defparam \MAR_out[8]~I .output_power_up = "low";
defparam \MAR_out[8]~I .output_register_mode = "register";
defparam \MAR_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[9]~I (
	.datain(\ir|out~10_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[9]));
// synopsys translate_off
defparam \MAR_out[9]~I .input_async_reset = "none";
defparam \MAR_out[9]~I .input_power_up = "low";
defparam \MAR_out[9]~I .input_register_mode = "none";
defparam \MAR_out[9]~I .input_sync_reset = "none";
defparam \MAR_out[9]~I .oe_async_reset = "none";
defparam \MAR_out[9]~I .oe_power_up = "low";
defparam \MAR_out[9]~I .oe_register_mode = "none";
defparam \MAR_out[9]~I .oe_sync_reset = "none";
defparam \MAR_out[9]~I .operation_mode = "output";
defparam \MAR_out[9]~I .output_async_reset = "none";
defparam \MAR_out[9]~I .output_power_up = "low";
defparam \MAR_out[9]~I .output_register_mode = "register";
defparam \MAR_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[10]~I (
	.datain(\ir|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[10]));
// synopsys translate_off
defparam \MAR_out[10]~I .input_async_reset = "none";
defparam \MAR_out[10]~I .input_power_up = "low";
defparam \MAR_out[10]~I .input_register_mode = "none";
defparam \MAR_out[10]~I .input_sync_reset = "none";
defparam \MAR_out[10]~I .oe_async_reset = "none";
defparam \MAR_out[10]~I .oe_power_up = "low";
defparam \MAR_out[10]~I .oe_register_mode = "none";
defparam \MAR_out[10]~I .oe_sync_reset = "none";
defparam \MAR_out[10]~I .operation_mode = "output";
defparam \MAR_out[10]~I .output_async_reset = "none";
defparam \MAR_out[10]~I .output_power_up = "low";
defparam \MAR_out[10]~I .output_register_mode = "register";
defparam \MAR_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[11]~I (
	.datain(\ir|out~12_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[11]));
// synopsys translate_off
defparam \MAR_out[11]~I .input_async_reset = "none";
defparam \MAR_out[11]~I .input_power_up = "low";
defparam \MAR_out[11]~I .input_register_mode = "none";
defparam \MAR_out[11]~I .input_sync_reset = "none";
defparam \MAR_out[11]~I .oe_async_reset = "none";
defparam \MAR_out[11]~I .oe_power_up = "low";
defparam \MAR_out[11]~I .oe_register_mode = "none";
defparam \MAR_out[11]~I .oe_sync_reset = "none";
defparam \MAR_out[11]~I .operation_mode = "output";
defparam \MAR_out[11]~I .output_async_reset = "none";
defparam \MAR_out[11]~I .output_power_up = "low";
defparam \MAR_out[11]~I .output_register_mode = "register";
defparam \MAR_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[12]~I (
	.datain(\ir|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[12]));
// synopsys translate_off
defparam \MAR_out[12]~I .input_async_reset = "none";
defparam \MAR_out[12]~I .input_power_up = "low";
defparam \MAR_out[12]~I .input_register_mode = "none";
defparam \MAR_out[12]~I .input_sync_reset = "none";
defparam \MAR_out[12]~I .oe_async_reset = "none";
defparam \MAR_out[12]~I .oe_power_up = "low";
defparam \MAR_out[12]~I .oe_register_mode = "none";
defparam \MAR_out[12]~I .oe_sync_reset = "none";
defparam \MAR_out[12]~I .operation_mode = "output";
defparam \MAR_out[12]~I .output_async_reset = "none";
defparam \MAR_out[12]~I .output_power_up = "low";
defparam \MAR_out[12]~I .output_register_mode = "register";
defparam \MAR_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[13]~I (
	.datain(\ir|out~14_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[13]));
// synopsys translate_off
defparam \MAR_out[13]~I .input_async_reset = "none";
defparam \MAR_out[13]~I .input_power_up = "low";
defparam \MAR_out[13]~I .input_register_mode = "none";
defparam \MAR_out[13]~I .input_sync_reset = "none";
defparam \MAR_out[13]~I .oe_async_reset = "none";
defparam \MAR_out[13]~I .oe_power_up = "low";
defparam \MAR_out[13]~I .oe_register_mode = "none";
defparam \MAR_out[13]~I .oe_sync_reset = "none";
defparam \MAR_out[13]~I .operation_mode = "output";
defparam \MAR_out[13]~I .output_async_reset = "none";
defparam \MAR_out[13]~I .output_power_up = "low";
defparam \MAR_out[13]~I .output_register_mode = "register";
defparam \MAR_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[14]~I (
	.datain(\ir|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[14]));
// synopsys translate_off
defparam \MAR_out[14]~I .input_async_reset = "none";
defparam \MAR_out[14]~I .input_power_up = "low";
defparam \MAR_out[14]~I .input_register_mode = "none";
defparam \MAR_out[14]~I .input_sync_reset = "none";
defparam \MAR_out[14]~I .oe_async_reset = "none";
defparam \MAR_out[14]~I .oe_power_up = "low";
defparam \MAR_out[14]~I .oe_register_mode = "none";
defparam \MAR_out[14]~I .oe_sync_reset = "none";
defparam \MAR_out[14]~I .operation_mode = "output";
defparam \MAR_out[14]~I .output_async_reset = "none";
defparam \MAR_out[14]~I .output_power_up = "low";
defparam \MAR_out[14]~I .output_register_mode = "register";
defparam \MAR_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[15]~I (
	.datain(\ir|out~16_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(\mar|out[13]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[15]));
// synopsys translate_off
defparam \MAR_out[15]~I .input_async_reset = "none";
defparam \MAR_out[15]~I .input_power_up = "low";
defparam \MAR_out[15]~I .input_register_mode = "none";
defparam \MAR_out[15]~I .input_sync_reset = "none";
defparam \MAR_out[15]~I .oe_async_reset = "none";
defparam \MAR_out[15]~I .oe_power_up = "low";
defparam \MAR_out[15]~I .oe_register_mode = "none";
defparam \MAR_out[15]~I .oe_sync_reset = "none";
defparam \MAR_out[15]~I .operation_mode = "output";
defparam \MAR_out[15]~I .output_async_reset = "none";
defparam \MAR_out[15]~I .output_power_up = "low";
defparam \MAR_out[15]~I .output_register_mode = "register";
defparam \MAR_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[0]~I (
	.datain(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[0]));
// synopsys translate_off
defparam \MEMORY_out[0]~I .input_async_reset = "none";
defparam \MEMORY_out[0]~I .input_power_up = "low";
defparam \MEMORY_out[0]~I .input_register_mode = "none";
defparam \MEMORY_out[0]~I .input_sync_reset = "none";
defparam \MEMORY_out[0]~I .oe_async_reset = "none";
defparam \MEMORY_out[0]~I .oe_power_up = "low";
defparam \MEMORY_out[0]~I .oe_register_mode = "none";
defparam \MEMORY_out[0]~I .oe_sync_reset = "none";
defparam \MEMORY_out[0]~I .operation_mode = "output";
defparam \MEMORY_out[0]~I .output_async_reset = "none";
defparam \MEMORY_out[0]~I .output_power_up = "low";
defparam \MEMORY_out[0]~I .output_register_mode = "register";
defparam \MEMORY_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[1]~I (
	.datain(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[1]));
// synopsys translate_off
defparam \MEMORY_out[1]~I .input_async_reset = "none";
defparam \MEMORY_out[1]~I .input_power_up = "low";
defparam \MEMORY_out[1]~I .input_register_mode = "none";
defparam \MEMORY_out[1]~I .input_sync_reset = "none";
defparam \MEMORY_out[1]~I .oe_async_reset = "none";
defparam \MEMORY_out[1]~I .oe_power_up = "low";
defparam \MEMORY_out[1]~I .oe_register_mode = "none";
defparam \MEMORY_out[1]~I .oe_sync_reset = "none";
defparam \MEMORY_out[1]~I .operation_mode = "output";
defparam \MEMORY_out[1]~I .output_async_reset = "none";
defparam \MEMORY_out[1]~I .output_power_up = "low";
defparam \MEMORY_out[1]~I .output_register_mode = "register";
defparam \MEMORY_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[2]~I (
	.datain(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[2]));
// synopsys translate_off
defparam \MEMORY_out[2]~I .input_async_reset = "none";
defparam \MEMORY_out[2]~I .input_power_up = "low";
defparam \MEMORY_out[2]~I .input_register_mode = "none";
defparam \MEMORY_out[2]~I .input_sync_reset = "none";
defparam \MEMORY_out[2]~I .oe_async_reset = "none";
defparam \MEMORY_out[2]~I .oe_power_up = "low";
defparam \MEMORY_out[2]~I .oe_register_mode = "none";
defparam \MEMORY_out[2]~I .oe_sync_reset = "none";
defparam \MEMORY_out[2]~I .operation_mode = "output";
defparam \MEMORY_out[2]~I .output_async_reset = "none";
defparam \MEMORY_out[2]~I .output_power_up = "low";
defparam \MEMORY_out[2]~I .output_register_mode = "register";
defparam \MEMORY_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[3]~I (
	.datain(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[3]));
// synopsys translate_off
defparam \MEMORY_out[3]~I .input_async_reset = "none";
defparam \MEMORY_out[3]~I .input_power_up = "low";
defparam \MEMORY_out[3]~I .input_register_mode = "none";
defparam \MEMORY_out[3]~I .input_sync_reset = "none";
defparam \MEMORY_out[3]~I .oe_async_reset = "none";
defparam \MEMORY_out[3]~I .oe_power_up = "low";
defparam \MEMORY_out[3]~I .oe_register_mode = "none";
defparam \MEMORY_out[3]~I .oe_sync_reset = "none";
defparam \MEMORY_out[3]~I .operation_mode = "output";
defparam \MEMORY_out[3]~I .output_async_reset = "none";
defparam \MEMORY_out[3]~I .output_power_up = "low";
defparam \MEMORY_out[3]~I .output_register_mode = "register";
defparam \MEMORY_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[4]~I (
	.datain(\mc|Selector29~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[4]));
// synopsys translate_off
defparam \MEMORY_out[4]~I .input_async_reset = "none";
defparam \MEMORY_out[4]~I .input_power_up = "low";
defparam \MEMORY_out[4]~I .input_register_mode = "none";
defparam \MEMORY_out[4]~I .input_sync_reset = "none";
defparam \MEMORY_out[4]~I .oe_async_reset = "none";
defparam \MEMORY_out[4]~I .oe_power_up = "low";
defparam \MEMORY_out[4]~I .oe_register_mode = "none";
defparam \MEMORY_out[4]~I .oe_sync_reset = "none";
defparam \MEMORY_out[4]~I .operation_mode = "output";
defparam \MEMORY_out[4]~I .output_async_reset = "none";
defparam \MEMORY_out[4]~I .output_power_up = "low";
defparam \MEMORY_out[4]~I .output_register_mode = "register";
defparam \MEMORY_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[5]~I (
	.datain(\mc|Selector28~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[5]));
// synopsys translate_off
defparam \MEMORY_out[5]~I .input_async_reset = "none";
defparam \MEMORY_out[5]~I .input_power_up = "low";
defparam \MEMORY_out[5]~I .input_register_mode = "none";
defparam \MEMORY_out[5]~I .input_sync_reset = "none";
defparam \MEMORY_out[5]~I .oe_async_reset = "none";
defparam \MEMORY_out[5]~I .oe_power_up = "low";
defparam \MEMORY_out[5]~I .oe_register_mode = "none";
defparam \MEMORY_out[5]~I .oe_sync_reset = "none";
defparam \MEMORY_out[5]~I .operation_mode = "output";
defparam \MEMORY_out[5]~I .output_async_reset = "none";
defparam \MEMORY_out[5]~I .output_power_up = "low";
defparam \MEMORY_out[5]~I .output_register_mode = "register";
defparam \MEMORY_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[6]~I (
	.datain(\mc|Selector27~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[6]));
// synopsys translate_off
defparam \MEMORY_out[6]~I .input_async_reset = "none";
defparam \MEMORY_out[6]~I .input_power_up = "low";
defparam \MEMORY_out[6]~I .input_register_mode = "none";
defparam \MEMORY_out[6]~I .input_sync_reset = "none";
defparam \MEMORY_out[6]~I .oe_async_reset = "none";
defparam \MEMORY_out[6]~I .oe_power_up = "low";
defparam \MEMORY_out[6]~I .oe_register_mode = "none";
defparam \MEMORY_out[6]~I .oe_sync_reset = "none";
defparam \MEMORY_out[6]~I .operation_mode = "output";
defparam \MEMORY_out[6]~I .output_async_reset = "none";
defparam \MEMORY_out[6]~I .output_power_up = "low";
defparam \MEMORY_out[6]~I .output_register_mode = "register";
defparam \MEMORY_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[7]~I (
	.datain(\mc|Selector26~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[7]));
// synopsys translate_off
defparam \MEMORY_out[7]~I .input_async_reset = "none";
defparam \MEMORY_out[7]~I .input_power_up = "low";
defparam \MEMORY_out[7]~I .input_register_mode = "none";
defparam \MEMORY_out[7]~I .input_sync_reset = "none";
defparam \MEMORY_out[7]~I .oe_async_reset = "none";
defparam \MEMORY_out[7]~I .oe_power_up = "low";
defparam \MEMORY_out[7]~I .oe_register_mode = "none";
defparam \MEMORY_out[7]~I .oe_sync_reset = "none";
defparam \MEMORY_out[7]~I .operation_mode = "output";
defparam \MEMORY_out[7]~I .output_async_reset = "none";
defparam \MEMORY_out[7]~I .output_power_up = "low";
defparam \MEMORY_out[7]~I .output_register_mode = "register";
defparam \MEMORY_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[8]~I (
	.datain(\mc|Selector25~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[8]));
// synopsys translate_off
defparam \MEMORY_out[8]~I .input_async_reset = "none";
defparam \MEMORY_out[8]~I .input_power_up = "low";
defparam \MEMORY_out[8]~I .input_register_mode = "none";
defparam \MEMORY_out[8]~I .input_sync_reset = "none";
defparam \MEMORY_out[8]~I .oe_async_reset = "none";
defparam \MEMORY_out[8]~I .oe_power_up = "low";
defparam \MEMORY_out[8]~I .oe_register_mode = "none";
defparam \MEMORY_out[8]~I .oe_sync_reset = "none";
defparam \MEMORY_out[8]~I .operation_mode = "output";
defparam \MEMORY_out[8]~I .output_async_reset = "none";
defparam \MEMORY_out[8]~I .output_power_up = "low";
defparam \MEMORY_out[8]~I .output_register_mode = "register";
defparam \MEMORY_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[9]~I (
	.datain(\mc|Selector24~2_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[9]));
// synopsys translate_off
defparam \MEMORY_out[9]~I .input_async_reset = "none";
defparam \MEMORY_out[9]~I .input_power_up = "low";
defparam \MEMORY_out[9]~I .input_register_mode = "none";
defparam \MEMORY_out[9]~I .input_sync_reset = "none";
defparam \MEMORY_out[9]~I .oe_async_reset = "none";
defparam \MEMORY_out[9]~I .oe_power_up = "low";
defparam \MEMORY_out[9]~I .oe_register_mode = "none";
defparam \MEMORY_out[9]~I .oe_sync_reset = "none";
defparam \MEMORY_out[9]~I .operation_mode = "output";
defparam \MEMORY_out[9]~I .output_async_reset = "none";
defparam \MEMORY_out[9]~I .output_power_up = "low";
defparam \MEMORY_out[9]~I .output_register_mode = "register";
defparam \MEMORY_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[10]~I (
	.datain(\mc|data_out~4_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[10]));
// synopsys translate_off
defparam \MEMORY_out[10]~I .input_async_reset = "none";
defparam \MEMORY_out[10]~I .input_power_up = "low";
defparam \MEMORY_out[10]~I .input_register_mode = "none";
defparam \MEMORY_out[10]~I .input_sync_reset = "none";
defparam \MEMORY_out[10]~I .oe_async_reset = "none";
defparam \MEMORY_out[10]~I .oe_power_up = "low";
defparam \MEMORY_out[10]~I .oe_register_mode = "none";
defparam \MEMORY_out[10]~I .oe_sync_reset = "none";
defparam \MEMORY_out[10]~I .operation_mode = "output";
defparam \MEMORY_out[10]~I .output_async_reset = "none";
defparam \MEMORY_out[10]~I .output_power_up = "low";
defparam \MEMORY_out[10]~I .output_register_mode = "register";
defparam \MEMORY_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[11]~I (
	.datain(\mc|data_out~5_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[11]));
// synopsys translate_off
defparam \MEMORY_out[11]~I .input_async_reset = "none";
defparam \MEMORY_out[11]~I .input_power_up = "low";
defparam \MEMORY_out[11]~I .input_register_mode = "none";
defparam \MEMORY_out[11]~I .input_sync_reset = "none";
defparam \MEMORY_out[11]~I .oe_async_reset = "none";
defparam \MEMORY_out[11]~I .oe_power_up = "low";
defparam \MEMORY_out[11]~I .oe_register_mode = "none";
defparam \MEMORY_out[11]~I .oe_sync_reset = "none";
defparam \MEMORY_out[11]~I .operation_mode = "output";
defparam \MEMORY_out[11]~I .output_async_reset = "none";
defparam \MEMORY_out[11]~I .output_power_up = "low";
defparam \MEMORY_out[11]~I .output_register_mode = "register";
defparam \MEMORY_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[12]~I (
	.datain(\mc|data_out~6_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[12]));
// synopsys translate_off
defparam \MEMORY_out[12]~I .input_async_reset = "none";
defparam \MEMORY_out[12]~I .input_power_up = "low";
defparam \MEMORY_out[12]~I .input_register_mode = "none";
defparam \MEMORY_out[12]~I .input_sync_reset = "none";
defparam \MEMORY_out[12]~I .oe_async_reset = "none";
defparam \MEMORY_out[12]~I .oe_power_up = "low";
defparam \MEMORY_out[12]~I .oe_register_mode = "none";
defparam \MEMORY_out[12]~I .oe_sync_reset = "none";
defparam \MEMORY_out[12]~I .operation_mode = "output";
defparam \MEMORY_out[12]~I .output_async_reset = "none";
defparam \MEMORY_out[12]~I .output_power_up = "low";
defparam \MEMORY_out[12]~I .output_register_mode = "register";
defparam \MEMORY_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[13]~I (
	.datain(\mc|data_out~7_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[13]));
// synopsys translate_off
defparam \MEMORY_out[13]~I .input_async_reset = "none";
defparam \MEMORY_out[13]~I .input_power_up = "low";
defparam \MEMORY_out[13]~I .input_register_mode = "none";
defparam \MEMORY_out[13]~I .input_sync_reset = "none";
defparam \MEMORY_out[13]~I .oe_async_reset = "none";
defparam \MEMORY_out[13]~I .oe_power_up = "low";
defparam \MEMORY_out[13]~I .oe_register_mode = "none";
defparam \MEMORY_out[13]~I .oe_sync_reset = "none";
defparam \MEMORY_out[13]~I .operation_mode = "output";
defparam \MEMORY_out[13]~I .output_async_reset = "none";
defparam \MEMORY_out[13]~I .output_power_up = "low";
defparam \MEMORY_out[13]~I .output_register_mode = "register";
defparam \MEMORY_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[14]~I (
	.datain(\mc|data_out~8_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[14]));
// synopsys translate_off
defparam \MEMORY_out[14]~I .input_async_reset = "none";
defparam \MEMORY_out[14]~I .input_power_up = "low";
defparam \MEMORY_out[14]~I .input_register_mode = "none";
defparam \MEMORY_out[14]~I .input_sync_reset = "none";
defparam \MEMORY_out[14]~I .oe_async_reset = "none";
defparam \MEMORY_out[14]~I .oe_power_up = "low";
defparam \MEMORY_out[14]~I .oe_register_mode = "none";
defparam \MEMORY_out[14]~I .oe_sync_reset = "none";
defparam \MEMORY_out[14]~I .operation_mode = "output";
defparam \MEMORY_out[14]~I .output_async_reset = "none";
defparam \MEMORY_out[14]~I .output_power_up = "low";
defparam \MEMORY_out[14]~I .output_register_mode = "register";
defparam \MEMORY_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[15]~I (
	.datain(\mc|data_out~9_combout ),
	.oe(vcc),
	.outclk(\control|WideOr23~clkctrl_outclk ),
	.outclkena(\control|WideOr22~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[15]));
// synopsys translate_off
defparam \MEMORY_out[15]~I .input_async_reset = "none";
defparam \MEMORY_out[15]~I .input_power_up = "low";
defparam \MEMORY_out[15]~I .input_register_mode = "none";
defparam \MEMORY_out[15]~I .input_sync_reset = "none";
defparam \MEMORY_out[15]~I .oe_async_reset = "none";
defparam \MEMORY_out[15]~I .oe_power_up = "low";
defparam \MEMORY_out[15]~I .oe_register_mode = "none";
defparam \MEMORY_out[15]~I .oe_sync_reset = "none";
defparam \MEMORY_out[15]~I .operation_mode = "output";
defparam \MEMORY_out[15]~I .output_async_reset = "none";
defparam \MEMORY_out[15]~I .output_power_up = "low";
defparam \MEMORY_out[15]~I .output_register_mode = "register";
defparam \MEMORY_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[0]));
// synopsys translate_off
defparam \MDR_out[0]~I .input_async_reset = "none";
defparam \MDR_out[0]~I .input_power_up = "low";
defparam \MDR_out[0]~I .input_register_mode = "none";
defparam \MDR_out[0]~I .input_sync_reset = "none";
defparam \MDR_out[0]~I .oe_async_reset = "none";
defparam \MDR_out[0]~I .oe_power_up = "low";
defparam \MDR_out[0]~I .oe_register_mode = "none";
defparam \MDR_out[0]~I .oe_sync_reset = "none";
defparam \MDR_out[0]~I .operation_mode = "output";
defparam \MDR_out[0]~I .output_async_reset = "none";
defparam \MDR_out[0]~I .output_power_up = "low";
defparam \MDR_out[0]~I .output_register_mode = "register";
defparam \MDR_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[1]));
// synopsys translate_off
defparam \MDR_out[1]~I .input_async_reset = "none";
defparam \MDR_out[1]~I .input_power_up = "low";
defparam \MDR_out[1]~I .input_register_mode = "none";
defparam \MDR_out[1]~I .input_sync_reset = "none";
defparam \MDR_out[1]~I .oe_async_reset = "none";
defparam \MDR_out[1]~I .oe_power_up = "low";
defparam \MDR_out[1]~I .oe_register_mode = "none";
defparam \MDR_out[1]~I .oe_sync_reset = "none";
defparam \MDR_out[1]~I .operation_mode = "output";
defparam \MDR_out[1]~I .output_async_reset = "none";
defparam \MDR_out[1]~I .output_power_up = "low";
defparam \MDR_out[1]~I .output_register_mode = "register";
defparam \MDR_out[1]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[2]));
// synopsys translate_off
defparam \MDR_out[2]~I .input_async_reset = "none";
defparam \MDR_out[2]~I .input_power_up = "low";
defparam \MDR_out[2]~I .input_register_mode = "none";
defparam \MDR_out[2]~I .input_sync_reset = "none";
defparam \MDR_out[2]~I .oe_async_reset = "none";
defparam \MDR_out[2]~I .oe_power_up = "low";
defparam \MDR_out[2]~I .oe_register_mode = "none";
defparam \MDR_out[2]~I .oe_sync_reset = "none";
defparam \MDR_out[2]~I .operation_mode = "output";
defparam \MDR_out[2]~I .output_async_reset = "none";
defparam \MDR_out[2]~I .output_power_up = "low";
defparam \MDR_out[2]~I .output_register_mode = "register";
defparam \MDR_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[3]));
// synopsys translate_off
defparam \MDR_out[3]~I .input_async_reset = "none";
defparam \MDR_out[3]~I .input_power_up = "low";
defparam \MDR_out[3]~I .input_register_mode = "none";
defparam \MDR_out[3]~I .input_sync_reset = "none";
defparam \MDR_out[3]~I .oe_async_reset = "none";
defparam \MDR_out[3]~I .oe_power_up = "low";
defparam \MDR_out[3]~I .oe_register_mode = "none";
defparam \MDR_out[3]~I .oe_sync_reset = "none";
defparam \MDR_out[3]~I .operation_mode = "output";
defparam \MDR_out[3]~I .output_async_reset = "none";
defparam \MDR_out[3]~I .output_power_up = "low";
defparam \MDR_out[3]~I .output_register_mode = "register";
defparam \MDR_out[3]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[4]));
// synopsys translate_off
defparam \MDR_out[4]~I .input_async_reset = "none";
defparam \MDR_out[4]~I .input_power_up = "low";
defparam \MDR_out[4]~I .input_register_mode = "none";
defparam \MDR_out[4]~I .input_sync_reset = "none";
defparam \MDR_out[4]~I .oe_async_reset = "none";
defparam \MDR_out[4]~I .oe_power_up = "low";
defparam \MDR_out[4]~I .oe_register_mode = "none";
defparam \MDR_out[4]~I .oe_sync_reset = "none";
defparam \MDR_out[4]~I .operation_mode = "output";
defparam \MDR_out[4]~I .output_async_reset = "none";
defparam \MDR_out[4]~I .output_power_up = "low";
defparam \MDR_out[4]~I .output_register_mode = "register";
defparam \MDR_out[4]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[5]));
// synopsys translate_off
defparam \MDR_out[5]~I .input_async_reset = "none";
defparam \MDR_out[5]~I .input_power_up = "low";
defparam \MDR_out[5]~I .input_register_mode = "none";
defparam \MDR_out[5]~I .input_sync_reset = "none";
defparam \MDR_out[5]~I .oe_async_reset = "none";
defparam \MDR_out[5]~I .oe_power_up = "low";
defparam \MDR_out[5]~I .oe_register_mode = "none";
defparam \MDR_out[5]~I .oe_sync_reset = "none";
defparam \MDR_out[5]~I .operation_mode = "output";
defparam \MDR_out[5]~I .output_async_reset = "none";
defparam \MDR_out[5]~I .output_power_up = "low";
defparam \MDR_out[5]~I .output_register_mode = "register";
defparam \MDR_out[5]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[6]));
// synopsys translate_off
defparam \MDR_out[6]~I .input_async_reset = "none";
defparam \MDR_out[6]~I .input_power_up = "low";
defparam \MDR_out[6]~I .input_register_mode = "none";
defparam \MDR_out[6]~I .input_sync_reset = "none";
defparam \MDR_out[6]~I .oe_async_reset = "none";
defparam \MDR_out[6]~I .oe_power_up = "low";
defparam \MDR_out[6]~I .oe_register_mode = "none";
defparam \MDR_out[6]~I .oe_sync_reset = "none";
defparam \MDR_out[6]~I .operation_mode = "output";
defparam \MDR_out[6]~I .output_async_reset = "none";
defparam \MDR_out[6]~I .output_power_up = "low";
defparam \MDR_out[6]~I .output_register_mode = "register";
defparam \MDR_out[6]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[7]));
// synopsys translate_off
defparam \MDR_out[7]~I .input_async_reset = "none";
defparam \MDR_out[7]~I .input_power_up = "low";
defparam \MDR_out[7]~I .input_register_mode = "none";
defparam \MDR_out[7]~I .input_sync_reset = "none";
defparam \MDR_out[7]~I .oe_async_reset = "none";
defparam \MDR_out[7]~I .oe_power_up = "low";
defparam \MDR_out[7]~I .oe_register_mode = "none";
defparam \MDR_out[7]~I .oe_sync_reset = "none";
defparam \MDR_out[7]~I .operation_mode = "output";
defparam \MDR_out[7]~I .output_async_reset = "none";
defparam \MDR_out[7]~I .output_power_up = "low";
defparam \MDR_out[7]~I .output_register_mode = "register";
defparam \MDR_out[7]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[8]~I (
	.datain(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[8]));
// synopsys translate_off
defparam \MDR_out[8]~I .input_async_reset = "none";
defparam \MDR_out[8]~I .input_power_up = "low";
defparam \MDR_out[8]~I .input_register_mode = "none";
defparam \MDR_out[8]~I .input_sync_reset = "none";
defparam \MDR_out[8]~I .oe_async_reset = "none";
defparam \MDR_out[8]~I .oe_power_up = "low";
defparam \MDR_out[8]~I .oe_register_mode = "none";
defparam \MDR_out[8]~I .oe_sync_reset = "none";
defparam \MDR_out[8]~I .operation_mode = "output";
defparam \MDR_out[8]~I .output_async_reset = "none";
defparam \MDR_out[8]~I .output_power_up = "low";
defparam \MDR_out[8]~I .output_register_mode = "register";
defparam \MDR_out[8]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[9]~I (
	.datain(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[9]));
// synopsys translate_off
defparam \MDR_out[9]~I .input_async_reset = "none";
defparam \MDR_out[9]~I .input_power_up = "low";
defparam \MDR_out[9]~I .input_register_mode = "none";
defparam \MDR_out[9]~I .input_sync_reset = "none";
defparam \MDR_out[9]~I .oe_async_reset = "none";
defparam \MDR_out[9]~I .oe_power_up = "low";
defparam \MDR_out[9]~I .oe_register_mode = "none";
defparam \MDR_out[9]~I .oe_sync_reset = "none";
defparam \MDR_out[9]~I .operation_mode = "output";
defparam \MDR_out[9]~I .output_async_reset = "none";
defparam \MDR_out[9]~I .output_power_up = "low";
defparam \MDR_out[9]~I .output_register_mode = "register";
defparam \MDR_out[9]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[10]~I (
	.datain(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[10]));
// synopsys translate_off
defparam \MDR_out[10]~I .input_async_reset = "none";
defparam \MDR_out[10]~I .input_power_up = "low";
defparam \MDR_out[10]~I .input_register_mode = "none";
defparam \MDR_out[10]~I .input_sync_reset = "none";
defparam \MDR_out[10]~I .oe_async_reset = "none";
defparam \MDR_out[10]~I .oe_power_up = "low";
defparam \MDR_out[10]~I .oe_register_mode = "none";
defparam \MDR_out[10]~I .oe_sync_reset = "none";
defparam \MDR_out[10]~I .operation_mode = "output";
defparam \MDR_out[10]~I .output_async_reset = "none";
defparam \MDR_out[10]~I .output_power_up = "low";
defparam \MDR_out[10]~I .output_register_mode = "register";
defparam \MDR_out[10]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[11]~I (
	.datain(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[11]));
// synopsys translate_off
defparam \MDR_out[11]~I .input_async_reset = "none";
defparam \MDR_out[11]~I .input_power_up = "low";
defparam \MDR_out[11]~I .input_register_mode = "none";
defparam \MDR_out[11]~I .input_sync_reset = "none";
defparam \MDR_out[11]~I .oe_async_reset = "none";
defparam \MDR_out[11]~I .oe_power_up = "low";
defparam \MDR_out[11]~I .oe_register_mode = "none";
defparam \MDR_out[11]~I .oe_sync_reset = "none";
defparam \MDR_out[11]~I .operation_mode = "output";
defparam \MDR_out[11]~I .output_async_reset = "none";
defparam \MDR_out[11]~I .output_power_up = "low";
defparam \MDR_out[11]~I .output_register_mode = "register";
defparam \MDR_out[11]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[12]~I (
	.datain(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[12]));
// synopsys translate_off
defparam \MDR_out[12]~I .input_async_reset = "none";
defparam \MDR_out[12]~I .input_power_up = "low";
defparam \MDR_out[12]~I .input_register_mode = "none";
defparam \MDR_out[12]~I .input_sync_reset = "none";
defparam \MDR_out[12]~I .oe_async_reset = "none";
defparam \MDR_out[12]~I .oe_power_up = "low";
defparam \MDR_out[12]~I .oe_register_mode = "none";
defparam \MDR_out[12]~I .oe_sync_reset = "none";
defparam \MDR_out[12]~I .operation_mode = "output";
defparam \MDR_out[12]~I .output_async_reset = "none";
defparam \MDR_out[12]~I .output_power_up = "low";
defparam \MDR_out[12]~I .output_register_mode = "register";
defparam \MDR_out[12]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[13]~I (
	.datain(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[13]));
// synopsys translate_off
defparam \MDR_out[13]~I .input_async_reset = "none";
defparam \MDR_out[13]~I .input_power_up = "low";
defparam \MDR_out[13]~I .input_register_mode = "none";
defparam \MDR_out[13]~I .input_sync_reset = "none";
defparam \MDR_out[13]~I .oe_async_reset = "none";
defparam \MDR_out[13]~I .oe_power_up = "low";
defparam \MDR_out[13]~I .oe_register_mode = "none";
defparam \MDR_out[13]~I .oe_sync_reset = "none";
defparam \MDR_out[13]~I .operation_mode = "output";
defparam \MDR_out[13]~I .output_async_reset = "none";
defparam \MDR_out[13]~I .output_power_up = "low";
defparam \MDR_out[13]~I .output_register_mode = "register";
defparam \MDR_out[13]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[14]~I (
	.datain(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[14]));
// synopsys translate_off
defparam \MDR_out[14]~I .input_async_reset = "none";
defparam \MDR_out[14]~I .input_power_up = "low";
defparam \MDR_out[14]~I .input_register_mode = "none";
defparam \MDR_out[14]~I .input_sync_reset = "none";
defparam \MDR_out[14]~I .oe_async_reset = "none";
defparam \MDR_out[14]~I .oe_power_up = "low";
defparam \MDR_out[14]~I .oe_register_mode = "none";
defparam \MDR_out[14]~I .oe_sync_reset = "none";
defparam \MDR_out[14]~I .operation_mode = "output";
defparam \MDR_out[14]~I .output_async_reset = "none";
defparam \MDR_out[14]~I .output_power_up = "low";
defparam \MDR_out[14]~I .output_register_mode = "register";
defparam \MDR_out[14]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[15]~I (
	.datain(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[15]));
// synopsys translate_off
defparam \MDR_out[15]~I .input_async_reset = "none";
defparam \MDR_out[15]~I .input_power_up = "low";
defparam \MDR_out[15]~I .input_register_mode = "none";
defparam \MDR_out[15]~I .input_sync_reset = "none";
defparam \MDR_out[15]~I .oe_async_reset = "none";
defparam \MDR_out[15]~I .oe_power_up = "low";
defparam \MDR_out[15]~I .oe_register_mode = "none";
defparam \MDR_out[15]~I .oe_sync_reset = "none";
defparam \MDR_out[15]~I .operation_mode = "output";
defparam \MDR_out[15]~I .output_async_reset = "none";
defparam \MDR_out[15]~I .output_power_up = "low";
defparam \MDR_out[15]~I .output_register_mode = "register";
defparam \MDR_out[15]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEM_EN_out~I (
	.datain(\control|WideOr23~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_EN_out));
// synopsys translate_off
defparam \MEM_EN_out~I .input_async_reset = "none";
defparam \MEM_EN_out~I .input_power_up = "low";
defparam \MEM_EN_out~I .input_register_mode = "none";
defparam \MEM_EN_out~I .input_sync_reset = "none";
defparam \MEM_EN_out~I .oe_async_reset = "none";
defparam \MEM_EN_out~I .oe_power_up = "low";
defparam \MEM_EN_out~I .oe_register_mode = "none";
defparam \MEM_EN_out~I .oe_sync_reset = "none";
defparam \MEM_EN_out~I .operation_mode = "output";
defparam \MEM_EN_out~I .output_async_reset = "none";
defparam \MEM_EN_out~I .output_power_up = "low";
defparam \MEM_EN_out~I .output_register_mode = "none";
defparam \MEM_EN_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEM_W_out~I (
	.datain(!\control|WideOr22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_W_out));
// synopsys translate_off
defparam \MEM_W_out~I .input_async_reset = "none";
defparam \MEM_W_out~I .input_power_up = "low";
defparam \MEM_W_out~I .input_register_mode = "none";
defparam \MEM_W_out~I .input_sync_reset = "none";
defparam \MEM_W_out~I .oe_async_reset = "none";
defparam \MEM_W_out~I .oe_power_up = "low";
defparam \MEM_W_out~I .oe_register_mode = "none";
defparam \MEM_W_out~I .oe_sync_reset = "none";
defparam \MEM_W_out~I .operation_mode = "output";
defparam \MEM_W_out~I .output_async_reset = "none";
defparam \MEM_W_out~I .output_power_up = "low";
defparam \MEM_W_out~I .output_register_mode = "none";
defparam \MEM_W_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[0]~I (
	.datain(\control|Mux5~6_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[0]));
// synopsys translate_off
defparam \STATE_out[0]~I .input_async_reset = "none";
defparam \STATE_out[0]~I .input_power_up = "low";
defparam \STATE_out[0]~I .input_register_mode = "none";
defparam \STATE_out[0]~I .input_sync_reset = "none";
defparam \STATE_out[0]~I .oe_async_reset = "none";
defparam \STATE_out[0]~I .oe_power_up = "low";
defparam \STATE_out[0]~I .oe_register_mode = "none";
defparam \STATE_out[0]~I .oe_sync_reset = "none";
defparam \STATE_out[0]~I .operation_mode = "output";
defparam \STATE_out[0]~I .output_async_reset = "none";
defparam \STATE_out[0]~I .output_power_up = "low";
defparam \STATE_out[0]~I .output_register_mode = "register";
defparam \STATE_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[1]~I (
	.datain(\control|stateReg|out~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[1]));
// synopsys translate_off
defparam \STATE_out[1]~I .input_async_reset = "none";
defparam \STATE_out[1]~I .input_power_up = "low";
defparam \STATE_out[1]~I .input_register_mode = "none";
defparam \STATE_out[1]~I .input_sync_reset = "none";
defparam \STATE_out[1]~I .oe_async_reset = "none";
defparam \STATE_out[1]~I .oe_power_up = "low";
defparam \STATE_out[1]~I .oe_register_mode = "none";
defparam \STATE_out[1]~I .oe_sync_reset = "none";
defparam \STATE_out[1]~I .operation_mode = "output";
defparam \STATE_out[1]~I .output_async_reset = "none";
defparam \STATE_out[1]~I .output_power_up = "low";
defparam \STATE_out[1]~I .output_register_mode = "register";
defparam \STATE_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[2]~I (
	.datain(\control|Mux3~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[2]));
// synopsys translate_off
defparam \STATE_out[2]~I .input_async_reset = "none";
defparam \STATE_out[2]~I .input_power_up = "low";
defparam \STATE_out[2]~I .input_register_mode = "none";
defparam \STATE_out[2]~I .input_sync_reset = "none";
defparam \STATE_out[2]~I .oe_async_reset = "none";
defparam \STATE_out[2]~I .oe_power_up = "low";
defparam \STATE_out[2]~I .oe_register_mode = "none";
defparam \STATE_out[2]~I .oe_sync_reset = "none";
defparam \STATE_out[2]~I .operation_mode = "output";
defparam \STATE_out[2]~I .output_async_reset = "none";
defparam \STATE_out[2]~I .output_power_up = "low";
defparam \STATE_out[2]~I .output_register_mode = "register";
defparam \STATE_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[3]~I (
	.datain(\control|stateReg|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[3]));
// synopsys translate_off
defparam \STATE_out[3]~I .input_async_reset = "none";
defparam \STATE_out[3]~I .input_power_up = "low";
defparam \STATE_out[3]~I .input_register_mode = "none";
defparam \STATE_out[3]~I .input_sync_reset = "none";
defparam \STATE_out[3]~I .oe_async_reset = "none";
defparam \STATE_out[3]~I .oe_power_up = "low";
defparam \STATE_out[3]~I .oe_register_mode = "none";
defparam \STATE_out[3]~I .oe_sync_reset = "none";
defparam \STATE_out[3]~I .operation_mode = "output";
defparam \STATE_out[3]~I .output_async_reset = "none";
defparam \STATE_out[3]~I .output_power_up = "low";
defparam \STATE_out[3]~I .output_register_mode = "register";
defparam \STATE_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[4]~I (
	.datain(\control|stateReg|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[4]));
// synopsys translate_off
defparam \STATE_out[4]~I .input_async_reset = "none";
defparam \STATE_out[4]~I .input_power_up = "low";
defparam \STATE_out[4]~I .input_register_mode = "none";
defparam \STATE_out[4]~I .input_sync_reset = "none";
defparam \STATE_out[4]~I .oe_async_reset = "none";
defparam \STATE_out[4]~I .oe_power_up = "low";
defparam \STATE_out[4]~I .oe_register_mode = "none";
defparam \STATE_out[4]~I .oe_sync_reset = "none";
defparam \STATE_out[4]~I .operation_mode = "output";
defparam \STATE_out[4]~I .output_async_reset = "none";
defparam \STATE_out[4]~I .output_power_up = "low";
defparam \STATE_out[4]~I .output_register_mode = "register";
defparam \STATE_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[5]~I (
	.datain(\control|stateReg|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~combout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[5]));
// synopsys translate_off
defparam \STATE_out[5]~I .input_async_reset = "none";
defparam \STATE_out[5]~I .input_power_up = "low";
defparam \STATE_out[5]~I .input_register_mode = "none";
defparam \STATE_out[5]~I .input_sync_reset = "none";
defparam \STATE_out[5]~I .oe_async_reset = "none";
defparam \STATE_out[5]~I .oe_power_up = "low";
defparam \STATE_out[5]~I .oe_register_mode = "none";
defparam \STATE_out[5]~I .oe_sync_reset = "none";
defparam \STATE_out[5]~I .operation_mode = "output";
defparam \STATE_out[5]~I .output_async_reset = "none";
defparam \STATE_out[5]~I .output_power_up = "low";
defparam \STATE_out[5]~I .output_register_mode = "register";
defparam \STATE_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[0]~I (
	.datain(\control|WideOr23~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[0]));
// synopsys translate_off
defparam \SIGNALS_out[0]~I .input_async_reset = "none";
defparam \SIGNALS_out[0]~I .input_power_up = "low";
defparam \SIGNALS_out[0]~I .input_register_mode = "none";
defparam \SIGNALS_out[0]~I .input_sync_reset = "none";
defparam \SIGNALS_out[0]~I .oe_async_reset = "none";
defparam \SIGNALS_out[0]~I .oe_power_up = "low";
defparam \SIGNALS_out[0]~I .oe_register_mode = "none";
defparam \SIGNALS_out[0]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[0]~I .operation_mode = "output";
defparam \SIGNALS_out[0]~I .output_async_reset = "none";
defparam \SIGNALS_out[0]~I .output_power_up = "low";
defparam \SIGNALS_out[0]~I .output_register_mode = "none";
defparam \SIGNALS_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[1]~I (
	.datain(!\control|WideOr22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[1]));
// synopsys translate_off
defparam \SIGNALS_out[1]~I .input_async_reset = "none";
defparam \SIGNALS_out[1]~I .input_power_up = "low";
defparam \SIGNALS_out[1]~I .input_register_mode = "none";
defparam \SIGNALS_out[1]~I .input_sync_reset = "none";
defparam \SIGNALS_out[1]~I .oe_async_reset = "none";
defparam \SIGNALS_out[1]~I .oe_power_up = "low";
defparam \SIGNALS_out[1]~I .oe_register_mode = "none";
defparam \SIGNALS_out[1]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[1]~I .operation_mode = "output";
defparam \SIGNALS_out[1]~I .output_async_reset = "none";
defparam \SIGNALS_out[1]~I .output_power_up = "low";
defparam \SIGNALS_out[1]~I .output_register_mode = "none";
defparam \SIGNALS_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[2]~I (
	.datain(\control|WideOr21~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[2]));
// synopsys translate_off
defparam \SIGNALS_out[2]~I .input_async_reset = "none";
defparam \SIGNALS_out[2]~I .input_power_up = "low";
defparam \SIGNALS_out[2]~I .input_register_mode = "none";
defparam \SIGNALS_out[2]~I .input_sync_reset = "none";
defparam \SIGNALS_out[2]~I .oe_async_reset = "none";
defparam \SIGNALS_out[2]~I .oe_power_up = "low";
defparam \SIGNALS_out[2]~I .oe_register_mode = "none";
defparam \SIGNALS_out[2]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[2]~I .operation_mode = "output";
defparam \SIGNALS_out[2]~I .output_async_reset = "none";
defparam \SIGNALS_out[2]~I .output_power_up = "low";
defparam \SIGNALS_out[2]~I .output_register_mode = "none";
defparam \SIGNALS_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[3]~I (
	.datain(\control|WideOr14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[3]));
// synopsys translate_off
defparam \SIGNALS_out[3]~I .input_async_reset = "none";
defparam \SIGNALS_out[3]~I .input_power_up = "low";
defparam \SIGNALS_out[3]~I .input_register_mode = "none";
defparam \SIGNALS_out[3]~I .input_sync_reset = "none";
defparam \SIGNALS_out[3]~I .oe_async_reset = "none";
defparam \SIGNALS_out[3]~I .oe_power_up = "low";
defparam \SIGNALS_out[3]~I .oe_register_mode = "none";
defparam \SIGNALS_out[3]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[3]~I .operation_mode = "output";
defparam \SIGNALS_out[3]~I .output_async_reset = "none";
defparam \SIGNALS_out[3]~I .output_power_up = "low";
defparam \SIGNALS_out[3]~I .output_register_mode = "none";
defparam \SIGNALS_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[4]~I (
	.datain(\control|drALU~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[4]));
// synopsys translate_off
defparam \SIGNALS_out[4]~I .input_async_reset = "none";
defparam \SIGNALS_out[4]~I .input_power_up = "low";
defparam \SIGNALS_out[4]~I .input_register_mode = "none";
defparam \SIGNALS_out[4]~I .input_sync_reset = "none";
defparam \SIGNALS_out[4]~I .oe_async_reset = "none";
defparam \SIGNALS_out[4]~I .oe_power_up = "low";
defparam \SIGNALS_out[4]~I .oe_register_mode = "none";
defparam \SIGNALS_out[4]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[4]~I .operation_mode = "output";
defparam \SIGNALS_out[4]~I .output_async_reset = "none";
defparam \SIGNALS_out[4]~I .output_power_up = "low";
defparam \SIGNALS_out[4]~I .output_register_mode = "none";
defparam \SIGNALS_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[5]~I (
	.datain(!\control|WideOr20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[5]));
// synopsys translate_off
defparam \SIGNALS_out[5]~I .input_async_reset = "none";
defparam \SIGNALS_out[5]~I .input_power_up = "low";
defparam \SIGNALS_out[5]~I .input_register_mode = "none";
defparam \SIGNALS_out[5]~I .input_sync_reset = "none";
defparam \SIGNALS_out[5]~I .oe_async_reset = "none";
defparam \SIGNALS_out[5]~I .oe_power_up = "low";
defparam \SIGNALS_out[5]~I .oe_register_mode = "none";
defparam \SIGNALS_out[5]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[5]~I .operation_mode = "output";
defparam \SIGNALS_out[5]~I .output_async_reset = "none";
defparam \SIGNALS_out[5]~I .output_power_up = "low";
defparam \SIGNALS_out[5]~I .output_register_mode = "none";
defparam \SIGNALS_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[6]~I (
	.datain(!\control|WideOr19~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[6]));
// synopsys translate_off
defparam \SIGNALS_out[6]~I .input_async_reset = "none";
defparam \SIGNALS_out[6]~I .input_power_up = "low";
defparam \SIGNALS_out[6]~I .input_register_mode = "none";
defparam \SIGNALS_out[6]~I .input_sync_reset = "none";
defparam \SIGNALS_out[6]~I .oe_async_reset = "none";
defparam \SIGNALS_out[6]~I .oe_power_up = "low";
defparam \SIGNALS_out[6]~I .oe_register_mode = "none";
defparam \SIGNALS_out[6]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[6]~I .operation_mode = "output";
defparam \SIGNALS_out[6]~I .output_async_reset = "none";
defparam \SIGNALS_out[6]~I .output_power_up = "low";
defparam \SIGNALS_out[6]~I .output_register_mode = "none";
defparam \SIGNALS_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[7]~I (
	.datain(!\control|WideOr18~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[7]));
// synopsys translate_off
defparam \SIGNALS_out[7]~I .input_async_reset = "none";
defparam \SIGNALS_out[7]~I .input_power_up = "low";
defparam \SIGNALS_out[7]~I .input_register_mode = "none";
defparam \SIGNALS_out[7]~I .input_sync_reset = "none";
defparam \SIGNALS_out[7]~I .oe_async_reset = "none";
defparam \SIGNALS_out[7]~I .oe_power_up = "low";
defparam \SIGNALS_out[7]~I .oe_register_mode = "none";
defparam \SIGNALS_out[7]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[7]~I .operation_mode = "output";
defparam \SIGNALS_out[7]~I .output_async_reset = "none";
defparam \SIGNALS_out[7]~I .output_power_up = "low";
defparam \SIGNALS_out[7]~I .output_register_mode = "none";
defparam \SIGNALS_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[8]~I (
	.datain(\control|WideOr17~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[8]));
// synopsys translate_off
defparam \SIGNALS_out[8]~I .input_async_reset = "none";
defparam \SIGNALS_out[8]~I .input_power_up = "low";
defparam \SIGNALS_out[8]~I .input_register_mode = "none";
defparam \SIGNALS_out[8]~I .input_sync_reset = "none";
defparam \SIGNALS_out[8]~I .oe_async_reset = "none";
defparam \SIGNALS_out[8]~I .oe_power_up = "low";
defparam \SIGNALS_out[8]~I .oe_register_mode = "none";
defparam \SIGNALS_out[8]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[8]~I .operation_mode = "output";
defparam \SIGNALS_out[8]~I .output_async_reset = "none";
defparam \SIGNALS_out[8]~I .output_power_up = "low";
defparam \SIGNALS_out[8]~I .output_register_mode = "none";
defparam \SIGNALS_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[9]~I (
	.datain(!\control|WideOr16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[9]));
// synopsys translate_off
defparam \SIGNALS_out[9]~I .input_async_reset = "none";
defparam \SIGNALS_out[9]~I .input_power_up = "low";
defparam \SIGNALS_out[9]~I .input_register_mode = "none";
defparam \SIGNALS_out[9]~I .input_sync_reset = "none";
defparam \SIGNALS_out[9]~I .oe_async_reset = "none";
defparam \SIGNALS_out[9]~I .oe_power_up = "low";
defparam \SIGNALS_out[9]~I .oe_register_mode = "none";
defparam \SIGNALS_out[9]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[9]~I .operation_mode = "output";
defparam \SIGNALS_out[9]~I .output_async_reset = "none";
defparam \SIGNALS_out[9]~I .output_power_up = "low";
defparam \SIGNALS_out[9]~I .output_register_mode = "none";
defparam \SIGNALS_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[10]~I (
	.datain(\control|Decoder6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[10]));
// synopsys translate_off
defparam \SIGNALS_out[10]~I .input_async_reset = "none";
defparam \SIGNALS_out[10]~I .input_power_up = "low";
defparam \SIGNALS_out[10]~I .input_register_mode = "none";
defparam \SIGNALS_out[10]~I .input_sync_reset = "none";
defparam \SIGNALS_out[10]~I .oe_async_reset = "none";
defparam \SIGNALS_out[10]~I .oe_power_up = "low";
defparam \SIGNALS_out[10]~I .oe_register_mode = "none";
defparam \SIGNALS_out[10]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[10]~I .operation_mode = "output";
defparam \SIGNALS_out[10]~I .output_async_reset = "none";
defparam \SIGNALS_out[10]~I .output_power_up = "low";
defparam \SIGNALS_out[10]~I .output_register_mode = "none";
defparam \SIGNALS_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[11]~I (
	.datain(!\control|WideOr15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[11]));
// synopsys translate_off
defparam \SIGNALS_out[11]~I .input_async_reset = "none";
defparam \SIGNALS_out[11]~I .input_power_up = "low";
defparam \SIGNALS_out[11]~I .input_register_mode = "none";
defparam \SIGNALS_out[11]~I .input_sync_reset = "none";
defparam \SIGNALS_out[11]~I .oe_async_reset = "none";
defparam \SIGNALS_out[11]~I .oe_power_up = "low";
defparam \SIGNALS_out[11]~I .oe_register_mode = "none";
defparam \SIGNALS_out[11]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[11]~I .operation_mode = "output";
defparam \SIGNALS_out[11]~I .output_async_reset = "none";
defparam \SIGNALS_out[11]~I .output_power_up = "low";
defparam \SIGNALS_out[11]~I .output_register_mode = "none";
defparam \SIGNALS_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[12]~I (
	.datain(\control|WideOr14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[12]));
// synopsys translate_off
defparam \SIGNALS_out[12]~I .input_async_reset = "none";
defparam \SIGNALS_out[12]~I .input_power_up = "low";
defparam \SIGNALS_out[12]~I .input_register_mode = "none";
defparam \SIGNALS_out[12]~I .input_sync_reset = "none";
defparam \SIGNALS_out[12]~I .oe_async_reset = "none";
defparam \SIGNALS_out[12]~I .oe_power_up = "low";
defparam \SIGNALS_out[12]~I .oe_register_mode = "none";
defparam \SIGNALS_out[12]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[12]~I .operation_mode = "output";
defparam \SIGNALS_out[12]~I .output_async_reset = "none";
defparam \SIGNALS_out[12]~I .output_power_up = "low";
defparam \SIGNALS_out[12]~I .output_register_mode = "none";
defparam \SIGNALS_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[13]~I (
	.datain(\control|WideOr13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[13]));
// synopsys translate_off
defparam \SIGNALS_out[13]~I .input_async_reset = "none";
defparam \SIGNALS_out[13]~I .input_power_up = "low";
defparam \SIGNALS_out[13]~I .input_register_mode = "none";
defparam \SIGNALS_out[13]~I .input_sync_reset = "none";
defparam \SIGNALS_out[13]~I .oe_async_reset = "none";
defparam \SIGNALS_out[13]~I .oe_power_up = "low";
defparam \SIGNALS_out[13]~I .oe_register_mode = "none";
defparam \SIGNALS_out[13]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[13]~I .operation_mode = "output";
defparam \SIGNALS_out[13]~I .output_async_reset = "none";
defparam \SIGNALS_out[13]~I .output_power_up = "low";
defparam \SIGNALS_out[13]~I .output_register_mode = "none";
defparam \SIGNALS_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[14]~I (
	.datain(\control|WideOr12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[14]));
// synopsys translate_off
defparam \SIGNALS_out[14]~I .input_async_reset = "none";
defparam \SIGNALS_out[14]~I .input_power_up = "low";
defparam \SIGNALS_out[14]~I .input_register_mode = "none";
defparam \SIGNALS_out[14]~I .input_sync_reset = "none";
defparam \SIGNALS_out[14]~I .oe_async_reset = "none";
defparam \SIGNALS_out[14]~I .oe_power_up = "low";
defparam \SIGNALS_out[14]~I .oe_register_mode = "none";
defparam \SIGNALS_out[14]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[14]~I .operation_mode = "output";
defparam \SIGNALS_out[14]~I .output_async_reset = "none";
defparam \SIGNALS_out[14]~I .output_power_up = "low";
defparam \SIGNALS_out[14]~I .output_register_mode = "none";
defparam \SIGNALS_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[15]~I (
	.datain(\control|WideOr11~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[15]));
// synopsys translate_off
defparam \SIGNALS_out[15]~I .input_async_reset = "none";
defparam \SIGNALS_out[15]~I .input_power_up = "low";
defparam \SIGNALS_out[15]~I .input_register_mode = "none";
defparam \SIGNALS_out[15]~I .input_sync_reset = "none";
defparam \SIGNALS_out[15]~I .oe_async_reset = "none";
defparam \SIGNALS_out[15]~I .oe_power_up = "low";
defparam \SIGNALS_out[15]~I .oe_register_mode = "none";
defparam \SIGNALS_out[15]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[15]~I .operation_mode = "output";
defparam \SIGNALS_out[15]~I .output_async_reset = "none";
defparam \SIGNALS_out[15]~I .output_power_up = "low";
defparam \SIGNALS_out[15]~I .output_register_mode = "none";
defparam \SIGNALS_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[16]~I (
	.datain(\control|WideOr10~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[16]));
// synopsys translate_off
defparam \SIGNALS_out[16]~I .input_async_reset = "none";
defparam \SIGNALS_out[16]~I .input_power_up = "low";
defparam \SIGNALS_out[16]~I .input_register_mode = "none";
defparam \SIGNALS_out[16]~I .input_sync_reset = "none";
defparam \SIGNALS_out[16]~I .oe_async_reset = "none";
defparam \SIGNALS_out[16]~I .oe_power_up = "low";
defparam \SIGNALS_out[16]~I .oe_register_mode = "none";
defparam \SIGNALS_out[16]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[16]~I .operation_mode = "output";
defparam \SIGNALS_out[16]~I .output_async_reset = "none";
defparam \SIGNALS_out[16]~I .output_power_up = "low";
defparam \SIGNALS_out[16]~I .output_register_mode = "none";
defparam \SIGNALS_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[17]~I (
	.datain(\control|Decoder6~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[17]));
// synopsys translate_off
defparam \SIGNALS_out[17]~I .input_async_reset = "none";
defparam \SIGNALS_out[17]~I .input_power_up = "low";
defparam \SIGNALS_out[17]~I .input_register_mode = "none";
defparam \SIGNALS_out[17]~I .input_sync_reset = "none";
defparam \SIGNALS_out[17]~I .oe_async_reset = "none";
defparam \SIGNALS_out[17]~I .oe_power_up = "low";
defparam \SIGNALS_out[17]~I .oe_register_mode = "none";
defparam \SIGNALS_out[17]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[17]~I .operation_mode = "output";
defparam \SIGNALS_out[17]~I .output_async_reset = "none";
defparam \SIGNALS_out[17]~I .output_power_up = "low";
defparam \SIGNALS_out[17]~I .output_register_mode = "none";
defparam \SIGNALS_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[18]~I (
	.datain(\control|ALUK[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[18]));
// synopsys translate_off
defparam \SIGNALS_out[18]~I .input_async_reset = "none";
defparam \SIGNALS_out[18]~I .input_power_up = "low";
defparam \SIGNALS_out[18]~I .input_register_mode = "none";
defparam \SIGNALS_out[18]~I .input_sync_reset = "none";
defparam \SIGNALS_out[18]~I .oe_async_reset = "none";
defparam \SIGNALS_out[18]~I .oe_power_up = "low";
defparam \SIGNALS_out[18]~I .oe_register_mode = "none";
defparam \SIGNALS_out[18]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[18]~I .operation_mode = "output";
defparam \SIGNALS_out[18]~I .output_async_reset = "none";
defparam \SIGNALS_out[18]~I .output_power_up = "low";
defparam \SIGNALS_out[18]~I .output_register_mode = "none";
defparam \SIGNALS_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[19]~I (
	.datain(\control|Decoder5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[19]));
// synopsys translate_off
defparam \SIGNALS_out[19]~I .input_async_reset = "none";
defparam \SIGNALS_out[19]~I .input_power_up = "low";
defparam \SIGNALS_out[19]~I .input_register_mode = "none";
defparam \SIGNALS_out[19]~I .input_sync_reset = "none";
defparam \SIGNALS_out[19]~I .oe_async_reset = "none";
defparam \SIGNALS_out[19]~I .oe_power_up = "low";
defparam \SIGNALS_out[19]~I .oe_register_mode = "none";
defparam \SIGNALS_out[19]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[19]~I .operation_mode = "output";
defparam \SIGNALS_out[19]~I .output_async_reset = "none";
defparam \SIGNALS_out[19]~I .output_power_up = "low";
defparam \SIGNALS_out[19]~I .output_register_mode = "none";
defparam \SIGNALS_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[20]~I (
	.datain(\control|Decoder6~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[20]));
// synopsys translate_off
defparam \SIGNALS_out[20]~I .input_async_reset = "none";
defparam \SIGNALS_out[20]~I .input_power_up = "low";
defparam \SIGNALS_out[20]~I .input_register_mode = "none";
defparam \SIGNALS_out[20]~I .input_sync_reset = "none";
defparam \SIGNALS_out[20]~I .oe_async_reset = "none";
defparam \SIGNALS_out[20]~I .oe_power_up = "low";
defparam \SIGNALS_out[20]~I .oe_register_mode = "none";
defparam \SIGNALS_out[20]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[20]~I .operation_mode = "output";
defparam \SIGNALS_out[20]~I .output_async_reset = "none";
defparam \SIGNALS_out[20]~I .output_power_up = "low";
defparam \SIGNALS_out[20]~I .output_register_mode = "none";
defparam \SIGNALS_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[21]~I (
	.datain(\control|Decoder6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[21]));
// synopsys translate_off
defparam \SIGNALS_out[21]~I .input_async_reset = "none";
defparam \SIGNALS_out[21]~I .input_power_up = "low";
defparam \SIGNALS_out[21]~I .input_register_mode = "none";
defparam \SIGNALS_out[21]~I .input_sync_reset = "none";
defparam \SIGNALS_out[21]~I .oe_async_reset = "none";
defparam \SIGNALS_out[21]~I .oe_power_up = "low";
defparam \SIGNALS_out[21]~I .oe_register_mode = "none";
defparam \SIGNALS_out[21]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[21]~I .operation_mode = "output";
defparam \SIGNALS_out[21]~I .output_async_reset = "none";
defparam \SIGNALS_out[21]~I .output_power_up = "low";
defparam \SIGNALS_out[21]~I .output_register_mode = "none";
defparam \SIGNALS_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[22]~I (
	.datain(!\control|WideOr9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[22]));
// synopsys translate_off
defparam \SIGNALS_out[22]~I .input_async_reset = "none";
defparam \SIGNALS_out[22]~I .input_power_up = "low";
defparam \SIGNALS_out[22]~I .input_register_mode = "none";
defparam \SIGNALS_out[22]~I .input_sync_reset = "none";
defparam \SIGNALS_out[22]~I .oe_async_reset = "none";
defparam \SIGNALS_out[22]~I .oe_power_up = "low";
defparam \SIGNALS_out[22]~I .oe_register_mode = "none";
defparam \SIGNALS_out[22]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[22]~I .operation_mode = "output";
defparam \SIGNALS_out[22]~I .output_async_reset = "none";
defparam \SIGNALS_out[22]~I .output_power_up = "low";
defparam \SIGNALS_out[22]~I .output_register_mode = "none";
defparam \SIGNALS_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[23]~I (
	.datain(\control|WideOr8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[23]));
// synopsys translate_off
defparam \SIGNALS_out[23]~I .input_async_reset = "none";
defparam \SIGNALS_out[23]~I .input_power_up = "low";
defparam \SIGNALS_out[23]~I .input_register_mode = "none";
defparam \SIGNALS_out[23]~I .input_sync_reset = "none";
defparam \SIGNALS_out[23]~I .oe_async_reset = "none";
defparam \SIGNALS_out[23]~I .oe_power_up = "low";
defparam \SIGNALS_out[23]~I .oe_register_mode = "none";
defparam \SIGNALS_out[23]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[23]~I .operation_mode = "output";
defparam \SIGNALS_out[23]~I .output_async_reset = "none";
defparam \SIGNALS_out[23]~I .output_power_up = "low";
defparam \SIGNALS_out[23]~I .output_register_mode = "none";
defparam \SIGNALS_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[24]~I (
	.datain(\control|WideOr7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[24]));
// synopsys translate_off
defparam \SIGNALS_out[24]~I .input_async_reset = "none";
defparam \SIGNALS_out[24]~I .input_power_up = "low";
defparam \SIGNALS_out[24]~I .input_register_mode = "none";
defparam \SIGNALS_out[24]~I .input_sync_reset = "none";
defparam \SIGNALS_out[24]~I .oe_async_reset = "none";
defparam \SIGNALS_out[24]~I .oe_power_up = "low";
defparam \SIGNALS_out[24]~I .oe_register_mode = "none";
defparam \SIGNALS_out[24]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[24]~I .operation_mode = "output";
defparam \SIGNALS_out[24]~I .output_async_reset = "none";
defparam \SIGNALS_out[24]~I .output_power_up = "low";
defparam \SIGNALS_out[24]~I .output_register_mode = "none";
defparam \SIGNALS_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[25]~I (
	.datain(\control|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[25]));
// synopsys translate_off
defparam \SIGNALS_out[25]~I .input_async_reset = "none";
defparam \SIGNALS_out[25]~I .input_power_up = "low";
defparam \SIGNALS_out[25]~I .input_register_mode = "none";
defparam \SIGNALS_out[25]~I .input_sync_reset = "none";
defparam \SIGNALS_out[25]~I .oe_async_reset = "none";
defparam \SIGNALS_out[25]~I .oe_power_up = "low";
defparam \SIGNALS_out[25]~I .oe_register_mode = "none";
defparam \SIGNALS_out[25]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[25]~I .operation_mode = "output";
defparam \SIGNALS_out[25]~I .output_async_reset = "none";
defparam \SIGNALS_out[25]~I .output_power_up = "low";
defparam \SIGNALS_out[25]~I .output_register_mode = "none";
defparam \SIGNALS_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[26]~I (
	.datain(\control|WideOr5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[26]));
// synopsys translate_off
defparam \SIGNALS_out[26]~I .input_async_reset = "none";
defparam \SIGNALS_out[26]~I .input_power_up = "low";
defparam \SIGNALS_out[26]~I .input_register_mode = "none";
defparam \SIGNALS_out[26]~I .input_sync_reset = "none";
defparam \SIGNALS_out[26]~I .oe_async_reset = "none";
defparam \SIGNALS_out[26]~I .oe_power_up = "low";
defparam \SIGNALS_out[26]~I .oe_register_mode = "none";
defparam \SIGNALS_out[26]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[26]~I .operation_mode = "output";
defparam \SIGNALS_out[26]~I .output_async_reset = "none";
defparam \SIGNALS_out[26]~I .output_power_up = "low";
defparam \SIGNALS_out[26]~I .output_register_mode = "none";
defparam \SIGNALS_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[27]~I (
	.datain(\control|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[27]));
// synopsys translate_off
defparam \SIGNALS_out[27]~I .input_async_reset = "none";
defparam \SIGNALS_out[27]~I .input_power_up = "low";
defparam \SIGNALS_out[27]~I .input_register_mode = "none";
defparam \SIGNALS_out[27]~I .input_sync_reset = "none";
defparam \SIGNALS_out[27]~I .oe_async_reset = "none";
defparam \SIGNALS_out[27]~I .oe_power_up = "low";
defparam \SIGNALS_out[27]~I .oe_register_mode = "none";
defparam \SIGNALS_out[27]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[27]~I .operation_mode = "output";
defparam \SIGNALS_out[27]~I .output_async_reset = "none";
defparam \SIGNALS_out[27]~I .output_power_up = "low";
defparam \SIGNALS_out[27]~I .output_register_mode = "none";
defparam \SIGNALS_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
