// Seed: 3093432512
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri id_8,
    output tri id_9,
    input wire id_10,
    input wire id_11,
    input tri id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15,
    output wor id_16,
    input tri1 id_17,
    output supply1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input wand id_22
);
  final begin
    id_16 = 1;
  end
  wire id_24;
  xnor (
      id_18,
      id_17,
      id_1,
      id_22,
      id_14,
      id_4,
      id_12,
      id_24,
      id_26,
      id_20,
      id_5,
      id_21,
      id_19,
      id_13,
      id_0,
      id_11,
      id_15,
      id_25,
      id_3
  );
  assign id_7 = id_13;
  id_25(
      .id_0(id_4), .id_1(1'b0), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(1), .id_6(1), .id_7(1 / 1)
  );
  wire id_26;
  module_0(
      id_2, id_10
  );
endmodule
