[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370427",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370427",
        "articleTitle": "New RTD large-signal DC model suitable for PSPICE",
        "volume": "14",
        "issue": "2",
        "startPage": "167",
        "endPage": "172",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "New RTD large-signal DC model suitable for PSPICE",
        "authors": [
            {
                "id": 37087853560,
                "preferredName": "Zhixin Yan",
                "firstName": null,
                "lastName": "Zhixin Yan"
            },
            {
                "id": 38557801900,
                "preferredName": "M.J. Deen",
                "firstName": "M.J.",
                "lastName": "Deen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365127",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365127",
        "articleTitle": "TRACER-fpga: a router for RAM-based FPGA's",
        "volume": "14",
        "issue": "3",
        "startPage": "371",
        "endPage": "374",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "TRACER-fpga: a router for RAM-based FPGA's",
        "authors": [
            {
                "id": 37087251848,
                "preferredName": "Ching-Dong Chen",
                "firstName": null,
                "lastName": "Ching-Dong Chen"
            },
            {
                "id": 37087250657,
                "preferredName": "Yuh-Sheng Lee",
                "firstName": null,
                "lastName": "Yuh-Sheng Lee"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469658",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469658",
        "articleTitle": "Discretization of flux densities in device simulations using optimum artificial diffusivity",
        "volume": "14",
        "issue": "11",
        "startPage": "1309",
        "endPage": "1315",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Discretization of flux densities in device simulations using optimum artificial diffusivity",
        "authors": [
            {
                "id": 37087187347,
                "preferredName": "Ting-Wei Tang",
                "firstName": null,
                "lastName": "Ting-Wei Tang"
            },
            {
                "id": 38275734900,
                "preferredName": "Mei-Kei Ieong",
                "firstName": null,
                "lastName": "Mei-Kei Ieong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476579",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476579",
        "articleTitle": "Optimum clustering for delay minimization",
        "volume": "14",
        "issue": "12",
        "startPage": "1490",
        "endPage": "1495",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimum clustering for delay minimization",
        "authors": [
            {
                "id": 37357198800,
                "preferredName": "R. Rajaraman",
                "firstName": "R.",
                "lastName": "Rajaraman"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387738",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387738",
        "articleTitle": "Delay-testable implementations of symmetric functions",
        "volume": "14",
        "issue": "6",
        "startPage": "772",
        "endPage": "775",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Delay-testable implementations of symmetric functions",
        "authors": [
            {
                "id": 37341841100,
                "preferredName": "W. Ke",
                "firstName": "W.",
                "lastName": "Ke"
            },
            {
                "id": 37356261600,
                "preferredName": "P.R. Menon",
                "firstName": "P.R.",
                "lastName": "Menon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387740",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387740",
        "articleTitle": "Non-tree routing [VLSI layout]",
        "volume": "14",
        "issue": "6",
        "startPage": "780",
        "endPage": "784",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Non-tree routing [VLSI layout]",
        "authors": [
            {
                "id": 37662803200,
                "preferredName": "B.A. McCoy",
                "firstName": "B.A.",
                "lastName": "McCoy"
            },
            {
                "id": 37299670500,
                "preferredName": "G. Robins",
                "firstName": "G.",
                "lastName": "Robins"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466345",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466345",
        "articleTitle": "Current testability analysis of feedback bridging faults in CMOS circuits",
        "volume": "14",
        "issue": "10",
        "startPage": "1299",
        "endPage": "1305",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Current testability analysis of feedback bridging faults in CMOS circuits",
        "authors": [
            {
                "id": 37275066900,
                "preferredName": "M. Roca",
                "firstName": "M.",
                "lastName": "Roca"
            },
            {
                "id": 37331955500,
                "preferredName": "A. Rubio",
                "firstName": "A.",
                "lastName": "Rubio"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406702",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406702",
        "articleTitle": "Modeling hysteretic current-voltage characteristics for resonant tunneling diodes",
        "volume": "14",
        "issue": "9",
        "startPage": "1098",
        "endPage": "1103",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling hysteretic current-voltage characteristics for resonant tunneling diodes",
        "authors": [
            {
                "id": 37087178067,
                "preferredName": "Ming-Huei Shieh",
                "firstName": null,
                "lastName": "Ming-Huei Shieh"
            },
            {
                "id": 37087147575,
                "preferredName": "Hung Chang Lin",
                "firstName": null,
                "lastName": "Hung Chang Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365130",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365130",
        "articleTitle": "A row-based cell placement method that utilizes circuit structural properties",
        "volume": "14",
        "issue": "3",
        "startPage": "393",
        "endPage": "397",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A row-based cell placement method that utilizes circuit structural properties",
        "authors": [
            {
                "id": 37087251268,
                "preferredName": "Yu-Wen Tsay",
                "firstName": null,
                "lastName": "Yu-Wen Tsay"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370428",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370428",
        "articleTitle": "Development of a C/sub /spl infin//-continuous small-signal model for a MOS transistor in normal operation",
        "volume": "14",
        "issue": "2",
        "startPage": "163",
        "endPage": "166",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Development of a C/sub /spl infin//-continuous small-signal model for a MOS transistor in normal operation",
        "authors": [
            {
                "id": 37275064400,
                "preferredName": "B. Iniguez",
                "firstName": "B.",
                "lastName": "Iniguez"
            },
            {
                "id": 37345671400,
                "preferredName": "E.G. Moreno",
                "firstName": "E.G.",
                "lastName": "Moreno"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384423",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384423",
        "articleTitle": "Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit",
        "volume": "14",
        "issue": "5",
        "startPage": "603",
        "endPage": "607",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit",
        "authors": [
            {
                "id": 37340474700,
                "preferredName": "P.C. Maxwell",
                "firstName": "P.C.",
                "lastName": "Maxwell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372373",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372373",
        "articleTitle": "Modeling of magnetic field sensitivity of bipolar magnetotransistors using HSPICE",
        "volume": "14",
        "issue": "4",
        "startPage": "464",
        "endPage": "469",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling of magnetic field sensitivity of bipolar magnetotransistors using HSPICE",
        "authors": [
            {
                "id": 37387487700,
                "preferredName": "A. Salim",
                "firstName": "A.",
                "lastName": "Salim"
            },
            {
                "id": 37283923900,
                "preferredName": "T. Manku",
                "firstName": "T.",
                "lastName": "Manku"
            },
            {
                "id": 37275134700,
                "preferredName": "A. Nathan",
                "firstName": "A.",
                "lastName": "Nathan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406711",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406711",
        "articleTitle": "A voltage dependent capacitance model including effects of manufacturing process variabilities on voltage coefficients",
        "volume": "14",
        "issue": "9",
        "startPage": "1093",
        "endPage": "1097",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A voltage dependent capacitance model including effects of manufacturing process variabilities on voltage coefficients",
        "authors": [
            {
                "id": 37381626300,
                "preferredName": "A. Ito",
                "firstName": "A.",
                "lastName": "Ito"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384427",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384427",
        "articleTitle": "3-D numerical modeling of thermal flow for insulating thin film using surface diffusion",
        "volume": "14",
        "issue": "5",
        "startPage": "631",
        "endPage": "638",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "3-D numerical modeling of thermal flow for insulating thin film using surface diffusion",
        "authors": [
            {
                "id": 38563282500,
                "preferredName": "M. Fujinaga",
                "firstName": "M.",
                "lastName": "Fujinaga"
            },
            {
                "id": 37621724600,
                "preferredName": "I. Tottori",
                "firstName": "I.",
                "lastName": "Tottori"
            },
            {
                "id": 37265107900,
                "preferredName": "T. Kunikiyo",
                "firstName": "T.",
                "lastName": "Kunikiyo"
            },
            {
                "id": 37265104600,
                "preferredName": "T. Uchida",
                "firstName": "T.",
                "lastName": "Uchida"
            },
            {
                "id": 37284284700,
                "preferredName": "N. Kotani",
                "firstName": "N.",
                "lastName": "Kotani"
            },
            {
                "id": 37333729000,
                "preferredName": "K. Tsukamoto",
                "firstName": "K.",
                "lastName": "Tsukamoto"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466346",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466346",
        "articleTitle": "On the acceleration of flow-oriented circuit clustering",
        "volume": "14",
        "issue": "10",
        "startPage": "1305",
        "endPage": "1308",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the acceleration of flow-oriented circuit clustering",
        "authors": [
            {
                "id": 37087332554,
                "preferredName": "Ching-Wei Yeh",
                "firstName": null,
                "lastName": "Ching-Wei Yeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402504",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402504",
        "articleTitle": "Comments on \"Test efficiency analysis of random self-test of sequential circuits\"",
        "volume": "14",
        "issue": "8",
        "startPage": "1044",
        "endPage": "1045",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comments on \"Test efficiency analysis of random self-test of sequential circuits\"",
        "authors": [
            {
                "id": 37282449200,
                "preferredName": "S. Pilarski",
                "firstName": "S.",
                "lastName": "Pilarski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370420",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370420",
        "articleTitle": "Optimal net assignment",
        "volume": "14",
        "issue": "2",
        "startPage": "265",
        "endPage": "269",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal net assignment",
        "authors": [
            {
                "id": 37087265152,
                "preferredName": "Ting-Chi Wang",
                "firstName": null,
                "lastName": "Ting-Chi Wang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37087217227,
                "preferredName": "Yachyang Sun",
                "firstName": null,
                "lastName": "Yachyang Sun"
            },
            {
                "id": 37280665100,
                "preferredName": "C.K. Wong",
                "firstName": "C.K.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476588",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476588",
        "articleTitle": "Generalized optimum path search",
        "volume": "14",
        "issue": "12",
        "startPage": "1586",
        "endPage": "1590",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Generalized optimum path search",
        "authors": [
            {
                "id": 37352406400,
                "preferredName": "A.Y. Tetelbaum",
                "firstName": "A.Y.",
                "lastName": "Tetelbaum"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372379",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372379",
        "articleTitle": "A cell-based hierarchical pitchmatching compaction using minimal LP",
        "volume": "14",
        "issue": "4",
        "startPage": "523",
        "endPage": "526",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A cell-based hierarchical pitchmatching compaction using minimal LP",
        "authors": [
            {
                "id": 37087584265,
                "preferredName": "So-Zen Yao",
                "firstName": null,
                "lastName": "So-Zen Yao"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 38011020900,
                "preferredName": "D. Dutt",
                "firstName": "D.",
                "lastName": "Dutt"
            },
            {
                "id": 37945367400,
                "preferredName": "S. Nahar",
                "firstName": "S.",
                "lastName": "Nahar"
            },
            {
                "id": 37087267852,
                "preferredName": "Chi-Yuan Lo",
                "firstName": null,
                "lastName": "Chi-Yuan Lo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372372",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372372",
        "articleTitle": "Investigation into the properties of the explicit method for the resolution of the semiconductor device equations",
        "volume": "14",
        "issue": "4",
        "startPage": "459",
        "endPage": "463",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Investigation into the properties of the explicit method for the resolution of the semiconductor device equations",
        "authors": [
            {
                "id": 37298921700,
                "preferredName": "J.L. Pleumeekers",
                "firstName": "J.L.",
                "lastName": "Pleumeekers"
            },
            {
                "id": 37087584475,
                "preferredName": "C.M. Simon",
                "firstName": "C.M.",
                "lastName": "Simon"
            },
            {
                "id": 37369705700,
                "preferredName": "S. Mottet",
                "firstName": "S.",
                "lastName": "Mottet"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384428",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384428",
        "articleTitle": "Efficient linear circuit analysis by Pade approximation via the Lanczos process",
        "volume": "14",
        "issue": "5",
        "startPage": "639",
        "endPage": "649",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient linear circuit analysis by Pade approximation via the Lanczos process",
        "authors": [
            {
                "id": 37296229700,
                "preferredName": "P. Feldmann",
                "firstName": "P.",
                "lastName": "Feldmann"
            },
            {
                "id": 37356557800,
                "preferredName": "R.W. Freund",
                "firstName": "R.W.",
                "lastName": "Freund"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363126",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363126",
        "articleTitle": "Optimizing power using transformations",
        "volume": "14",
        "issue": "1",
        "startPage": "12",
        "endPage": "31",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimizing power using transformations",
        "authors": [
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37335049000,
                "preferredName": "R. Mehra",
                "firstName": "R.",
                "lastName": "Mehra"
            },
            {
                "id": 37276611300,
                "preferredName": "J. Rabaey",
                "firstName": "J.",
                "lastName": "Rabaey"
            },
            {
                "id": 37280909600,
                "preferredName": "R.W. Brodersen",
                "firstName": "R.W.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370425",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370425",
        "articleTitle": "Analysis of interconnect networks using complex frequency hopping (CFH)",
        "volume": "14",
        "issue": "2",
        "startPage": "186",
        "endPage": "200",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of interconnect networks using complex frequency hopping (CFH)",
        "authors": [
            {
                "id": 37349711600,
                "preferredName": "E. Chiprout",
                "firstName": "E.",
                "lastName": "Chiprout"
            },
            {
                "id": 37276462100,
                "preferredName": "M.S. Nakhla",
                "firstName": "M.S.",
                "lastName": "Nakhla"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476580",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476580",
        "articleTitle": "Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits",
        "volume": "14",
        "issue": "12",
        "startPage": "1496",
        "endPage": "1504",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits",
        "authors": [
            {
                "id": 37273586300,
                "preferredName": "S. Kajihara",
                "firstName": "S.",
                "lastName": "Kajihara"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37309252400,
                "preferredName": "K. Kinoshita",
                "firstName": "K.",
                "lastName": "Kinoshita"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402499",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402499",
        "articleTitle": "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution",
        "volume": "14",
        "issue": "8",
        "startPage": "998",
        "endPage": "1012",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution",
        "authors": [
            {
                "id": 37327192800,
                "preferredName": "H. Kriplani",
                "firstName": "H.",
                "lastName": "Kriplani"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365123",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365123",
        "articleTitle": "Optimal wiresizing under Elmore delay model",
        "volume": "14",
        "issue": "3",
        "startPage": "321",
        "endPage": "336",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal wiresizing under Elmore delay model",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J.J. Cong",
                "firstName": "J.J.",
                "lastName": "Cong"
            },
            {
                "id": 37087145322,
                "preferredName": "Kwok-Shing Leung",
                "firstName": null,
                "lastName": "Kwok-Shing Leung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391740",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391740",
        "articleTitle": "Combinational and sequential logic optimization by redundancy addition and removal",
        "volume": "14",
        "issue": "7",
        "startPage": "909",
        "endPage": "916",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Combinational and sequential logic optimization by redundancy addition and removal",
        "authors": [
            {
                "id": 37300332100,
                "preferredName": "L.A. Entrena",
                "firstName": "L.A.",
                "lastName": "Entrena"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372370",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372370",
        "articleTitle": "Worst-case analysis and optimization of VLSI circuit performances",
        "volume": "14",
        "issue": "4",
        "startPage": "481",
        "endPage": "492",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Worst-case analysis and optimization of VLSI circuit performances",
        "authors": [
            {
                "id": 37352476300,
                "preferredName": "A. Dharchoudhury",
                "firstName": "A.",
                "lastName": "Dharchoudhury"
            },
            {
                "id": 37276368800,
                "preferredName": "S.M. Kang",
                "firstName": "S.M.",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372366",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372366",
        "articleTitle": "Integer programming based topology selection of cell-level analog circuits",
        "volume": "14",
        "issue": "4",
        "startPage": "401",
        "endPage": "412",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Integer programming based topology selection of cell-level analog circuits",
        "authors": [
            {
                "id": 37297593400,
                "preferredName": "P.C. Maulik",
                "firstName": "P.C.",
                "lastName": "Maulik"
            },
            {
                "id": 37319273200,
                "preferredName": "L.R. Carley",
                "firstName": "L.R.",
                "lastName": "Carley"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372374",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372374",
        "articleTitle": "Automatic generation of analytical models for interconnect capacitances",
        "volume": "14",
        "issue": "4",
        "startPage": "470",
        "endPage": "480",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic generation of analytical models for interconnect capacitances",
        "authors": [
            {
                "id": 37374122000,
                "preferredName": "U. Choudhury",
                "firstName": "U.",
                "lastName": "Choudhury"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406714",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406714",
        "articleTitle": "Test application time reduction for sequential circuits with scan",
        "volume": "14",
        "issue": "9",
        "startPage": "1128",
        "endPage": "1140",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test application time reduction for sequential circuits with scan",
        "authors": [
            {
                "id": 37087262844,
                "preferredName": "Soo Young Lee",
                "firstName": null,
                "lastName": "Soo Young Lee"
            },
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391737",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391737",
        "articleTitle": "Prim-Dijkstra tradeoffs for improved performance-driven routing tree design",
        "volume": "14",
        "issue": "7",
        "startPage": "890",
        "endPage": "896",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Prim-Dijkstra tradeoffs for improved performance-driven routing tree design",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37379431800,
                "preferredName": "T.C. Hu",
                "firstName": "T.C.",
                "lastName": "Hu"
            },
            {
                "id": 37367801000,
                "preferredName": "J.H. Huang",
                "firstName": "J.H.",
                "lastName": "Huang"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37283230900,
                "preferredName": "D. Karger",
                "firstName": "D.",
                "lastName": "Karger"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402494",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402494",
        "articleTitle": "Datapath synthesis using a problem-space genetic algorithm",
        "volume": "14",
        "issue": "8",
        "startPage": "934",
        "endPage": "944",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Datapath synthesis using a problem-space genetic algorithm",
        "authors": [
            {
                "id": 37347805100,
                "preferredName": "M.K. Dhodhi",
                "firstName": "M.K.",
                "lastName": "Dhodhi"
            },
            {
                "id": 37347803600,
                "preferredName": "F.H. Hielscher",
                "firstName": "F.H.",
                "lastName": "Hielscher"
            },
            {
                "id": 37281945500,
                "preferredName": "R.H. Storer",
                "firstName": "R.H.",
                "lastName": "Storer"
            },
            {
                "id": 37660548200,
                "preferredName": "J. Bhasker",
                "firstName": "J.",
                "lastName": "Bhasker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365125",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365125",
        "articleTitle": "Efficient and effective placement for very large circuits",
        "volume": "14",
        "issue": "3",
        "startPage": "349",
        "endPage": "359",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient and effective placement for very large circuits",
        "authors": [
            {
                "id": 37087251147,
                "preferredName": "Wern-Jieh Sun",
                "firstName": null,
                "lastName": "Wern-Jieh Sun"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469663",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469663",
        "articleTitle": "Test set compaction for combinational circuits",
        "volume": "14",
        "issue": "11",
        "startPage": "1370",
        "endPage": "1378",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test set compaction for combinational circuits",
        "authors": [
            {
                "id": 37087461708,
                "preferredName": "Jau-Shien Chang",
                "firstName": null,
                "lastName": "Jau-Shien Chang"
            },
            {
                "id": 37087300912,
                "preferredName": "Chen-Shang Lin",
                "firstName": null,
                "lastName": "Chen-Shang Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402498",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402498",
        "articleTitle": "Exact two-level minimization of hazard-free logic with multiple-input changes",
        "volume": "14",
        "issue": "8",
        "startPage": "986",
        "endPage": "997",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exact two-level minimization of hazard-free logic with multiple-input changes",
        "authors": [
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            },
            {
                "id": 37352445100,
                "preferredName": "D.L. Dill",
                "firstName": "D.L.",
                "lastName": "Dill"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476573",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476573",
        "articleTitle": "Near-optimal critical sink routing tree constructions",
        "volume": "14",
        "issue": "12",
        "startPage": "1417",
        "endPage": "1436",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Near-optimal critical sink routing tree constructions",
        "authors": [
            {
                "id": 37388490200,
                "preferredName": "K.D. Boese",
                "firstName": "K.D.",
                "lastName": "Boese"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37662803200,
                "preferredName": "B.A. McCoy",
                "firstName": "B.A.",
                "lastName": "McCoy"
            },
            {
                "id": 37299670500,
                "preferredName": "G. Robins",
                "firstName": "G.",
                "lastName": "Robins"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365120",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365120",
        "articleTitle": "High-level DSP synthesis using concurrent transformations, scheduling, and allocation",
        "volume": "14",
        "issue": "3",
        "startPage": "274",
        "endPage": "295",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "High-level DSP synthesis using concurrent transformations, scheduling, and allocation",
        "authors": [
            {
                "id": 37087250842,
                "preferredName": "Ching-Yi Wang",
                "firstName": null,
                "lastName": "Ching-Yi Wang"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387728",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387728",
        "articleTitle": "Synthesis of application specific instruction sets",
        "volume": "14",
        "issue": "6",
        "startPage": "663",
        "endPage": "675",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of application specific instruction sets",
        "authors": [
            {
                "id": 37087256407,
                "preferredName": "Ing-Jer Huang",
                "firstName": null,
                "lastName": "Ing-Jer Huang"
            },
            {
                "id": 37344362400,
                "preferredName": "A.M. Despain",
                "firstName": "A.M.",
                "lastName": "Despain"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406712",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406712",
        "articleTitle": "Algorithms and models for cellular based topography simulation",
        "volume": "14",
        "issue": "9",
        "startPage": "1104",
        "endPage": "1114",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithms and models for cellular based topography simulation",
        "authors": [
            {
                "id": 38556463600,
                "preferredName": "E. Strasser",
                "firstName": "E.",
                "lastName": "Strasser"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476576",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476576",
        "articleTitle": "Integrated circuit substrate coupling models based on Voronoi tessellation",
        "volume": "14",
        "issue": "12",
        "startPage": "1459",
        "endPage": "1469",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Integrated circuit substrate coupling models based on Voronoi tessellation",
        "authors": [
            {
                "id": 37281759200,
                "preferredName": "I.L. Wemple",
                "firstName": "I.L.",
                "lastName": "Wemple"
            },
            {
                "id": 37345771400,
                "preferredName": "A.T. Yang",
                "firstName": "A.T.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370422",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370422",
        "articleTitle": "Analog IC design automation. I. Automated circuit generation: new concepts and methods",
        "volume": "14",
        "issue": "2",
        "startPage": "218",
        "endPage": "238",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analog IC design automation. I. Automated circuit generation: new concepts and methods",
        "authors": [
            {
                "id": 37271540100,
                "preferredName": "C. Toumazou",
                "firstName": "C.",
                "lastName": "Toumazou"
            },
            {
                "id": 37389366300,
                "preferredName": "C.A. Makris",
                "firstName": "C.A.",
                "lastName": "Makris"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363125",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363125",
        "articleTitle": "Delay fault coverage, test set size, and performance trade-offs",
        "volume": "14",
        "issue": "1",
        "startPage": "32",
        "endPage": "44",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Delay fault coverage, test set size, and performance trade-offs",
        "authors": [
            {
                "id": 38245425400,
                "preferredName": "W.K. Lam",
                "firstName": "W.K.",
                "lastName": "Lam"
            },
            {
                "id": 37345080700,
                "preferredName": "A. Saldanha",
                "firstName": "A.",
                "lastName": "Saldanha"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406717",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406717",
        "articleTitle": "Combinational ATPG theorems for identifying untestable faults in sequential circuits",
        "volume": "14",
        "issue": "9",
        "startPage": "1155",
        "endPage": "1160",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Combinational ATPG theorems for identifying untestable faults in sequential circuits",
        "authors": [
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370421",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370421",
        "articleTitle": "On correction of multiple design errors",
        "volume": "14",
        "issue": "2",
        "startPage": "255",
        "endPage": "264",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On correction of multiple design errors",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469661",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469661",
        "articleTitle": "Multiway partitioning via geometric embeddings, orderings, and dynamic programming",
        "volume": "14",
        "issue": "11",
        "startPage": "1342",
        "endPage": "1358",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multiway partitioning via geometric embeddings, orderings, and dynamic programming",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363121",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363121",
        "articleTitle": "Min-cut replication in partitioned networks",
        "volume": "14",
        "issue": "1",
        "startPage": "96",
        "endPage": "106",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Min-cut replication in partitioned networks",
        "authors": [
            {
                "id": 37087703683,
                "preferredName": "L.J. Hwang",
                "firstName": "L.J.",
                "lastName": "Hwang"
            },
            {
                "id": 37274961200,
                "preferredName": "A. El Gamal",
                "firstName": "A.",
                "lastName": "El Gamal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402495",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402495",
        "articleTitle": "Improved force-directed scheduling in high-throughput digital signal processing",
        "volume": "14",
        "issue": "8",
        "startPage": "945",
        "endPage": "960",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Improved force-directed scheduling in high-throughput digital signal processing",
        "authors": [
            {
                "id": 37282463900,
                "preferredName": "W.F.J. Verhaegh",
                "firstName": "W.F.J.",
                "lastName": "Verhaegh"
            },
            {
                "id": 37344382800,
                "preferredName": "P.E.R. Lippens",
                "firstName": "P.E.R.",
                "lastName": "Lippens"
            },
            {
                "id": 37268258500,
                "preferredName": "E.H.L. Aarts",
                "firstName": "E.H.L.",
                "lastName": "Aarts"
            },
            {
                "id": 37346805800,
                "preferredName": "J.H.M. Korst",
                "firstName": "J.H.M.",
                "lastName": "Korst"
            },
            {
                "id": 37295685300,
                "preferredName": "J.L. van Meerbergen",
                "firstName": "J.L.",
                "lastName": "van Meerbergen"
            },
            {
                "id": 37346799100,
                "preferredName": "A. van der Werf",
                "firstName": "A.",
                "lastName": "van der Werf"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476585",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476585",
        "articleTitle": "The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability",
        "volume": "14",
        "issue": "12",
        "startPage": "1557",
        "endPage": "1568",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability",
        "authors": [
            {
                "id": 37085808154,
                "preferredName": "K. Krishna",
                "firstName": "K.",
                "lastName": "Krishna"
            },
            {
                "id": 37325266600,
                "preferredName": "S.W. Director",
                "firstName": "S.W.",
                "lastName": "Director"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469660",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469660",
        "articleTitle": "Efficient calculation of spectral coefficients and their applications",
        "volume": "14",
        "issue": "11",
        "startPage": "1328",
        "endPage": "1341",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient calculation of spectral coefficients and their applications",
        "authors": [
            {
                "id": 37273648900,
                "preferredName": "M.A. Thornton",
                "firstName": "M.A.",
                "lastName": "Thornton"
            },
            {
                "id": 37301673900,
                "preferredName": "V.S.S. Nair",
                "firstName": "V.S.S.",
                "lastName": "Nair"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384416",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384416",
        "articleTitle": "Test embedding with discrete logarithms",
        "volume": "14",
        "issue": "5",
        "startPage": "554",
        "endPage": "566",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test embedding with discrete logarithms",
        "authors": [
            {
                "id": 37376605000,
                "preferredName": "M. Lempel",
                "firstName": "M.",
                "lastName": "Lempel"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384426",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384426",
        "articleTitle": "A replication cut for two-way partitioning",
        "volume": "14",
        "issue": "5",
        "startPage": "623",
        "endPage": "630",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A replication cut for two-way partitioning",
        "authors": [
            {
                "id": 37087260943,
                "preferredName": "Lung-Tien Liu",
                "firstName": null,
                "lastName": "Lung-Tien Liu"
            },
            {
                "id": 37087183100,
                "preferredName": "Ming-Ter Kuo",
                "firstName": null,
                "lastName": "Ming-Ter Kuo"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37379431800,
                "preferredName": "T.C. Hu",
                "firstName": "T.C.",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387727",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387727",
        "articleTitle": "Device and circuit simulation of quantum electronic devices",
        "volume": "14",
        "issue": "6",
        "startPage": "653",
        "endPage": "662",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Device and circuit simulation of quantum electronic devices",
        "authors": [
            {
                "id": 37089070652,
                "preferredName": "S. Mohan",
                "firstName": "S.",
                "lastName": "Mohan"
            },
            {
                "id": 37311528500,
                "preferredName": "J.P. Sun",
                "firstName": "J.P.",
                "lastName": "Sun"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            },
            {
                "id": 37299807600,
                "preferredName": "G.I. Haddad",
                "firstName": "G.I.",
                "lastName": "Haddad"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476581",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476581",
        "articleTitle": "NEST: a nonenumerative test generation method for path delay faults in combinational circuits",
        "volume": "14",
        "issue": "12",
        "startPage": "1505",
        "endPage": "1515",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "NEST: a nonenumerative test generation method for path delay faults in combinational circuits",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37662400000,
                "preferredName": "P. Uppaluri",
                "firstName": "P.",
                "lastName": "Uppaluri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384424",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384424",
        "articleTitle": "Analog checkers with absolute and relative tolerances",
        "volume": "14",
        "issue": "5",
        "startPage": "607",
        "endPage": "612",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analog checkers with absolute and relative tolerances",
        "authors": [
            {
                "id": 37379150300,
                "preferredName": "V. Kolarik",
                "firstName": "V.",
                "lastName": "Kolarik"
            },
            {
                "id": 37273490100,
                "preferredName": "S. Mir",
                "firstName": "S.",
                "lastName": "Mir"
            },
            {
                "id": 37265068800,
                "preferredName": "M. Lubaszewski",
                "firstName": "M.",
                "lastName": "Lubaszewski"
            },
            {
                "id": 37265227700,
                "preferredName": "B. Courtois",
                "firstName": "B.",
                "lastName": "Courtois"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406715",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406715",
        "articleTitle": "Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan",
        "volume": "14",
        "issue": "9",
        "startPage": "1141",
        "endPage": "1154",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37347502900,
                "preferredName": "R.K. Roy",
                "firstName": "R.K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363119",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363119",
        "articleTitle": "Area minimization for floorplans",
        "volume": "14",
        "issue": "1",
        "startPage": "123",
        "endPage": "132",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Area minimization for floorplans",
        "authors": [
            {
                "id": 37087454234,
                "preferredName": "Peichen Pan",
                "firstName": null,
                "lastName": "Peichen Pan"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363120",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363120",
        "articleTitle": "Optimum CMOS stack generation with analog constraints",
        "volume": "14",
        "issue": "1",
        "startPage": "107",
        "endPage": "122",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimum CMOS stack generation with analog constraints",
        "authors": [
            {
                "id": 37351945900,
                "preferredName": "E. Malavasi",
                "firstName": "E.",
                "lastName": "Malavasi"
            },
            {
                "id": 37273824300,
                "preferredName": "D. Pandini",
                "firstName": "D.",
                "lastName": "Pandini"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391726",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391726",
        "articleTitle": "FPAD: a fuzzy nonlinear programming approach to analog circuit design",
        "volume": "14",
        "issue": "7",
        "startPage": "785",
        "endPage": "793",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "FPAD: a fuzzy nonlinear programming approach to analog circuit design",
        "authors": [
            {
                "id": 37089144216,
                "preferredName": "M. Fares",
                "firstName": "M.",
                "lastName": "Fares"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370423",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370423",
        "articleTitle": "Analog IC design automation. II. Automated circuit correction by qualitative reasoning",
        "volume": "14",
        "issue": "2",
        "startPage": "239",
        "endPage": "254",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analog IC design automation. II. Automated circuit correction by qualitative reasoning",
        "authors": [
            {
                "id": 37389366300,
                "preferredName": "C.A. Makris",
                "firstName": "C.A.",
                "lastName": "Makris"
            },
            {
                "id": 37271540100,
                "preferredName": "C. Toumazou",
                "firstName": "C.",
                "lastName": "Toumazou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372367",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372367",
        "articleTitle": "A simple theorem prover based on symbolic trajectory evaluation and BDD's",
        "volume": "14",
        "issue": "4",
        "startPage": "413",
        "endPage": "422",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A simple theorem prover based on symbolic trajectory evaluation and BDD's",
        "authors": [
            {
                "id": 37268010600,
                "preferredName": "S. Hazelhurst",
                "firstName": "S.",
                "lastName": "Hazelhurst"
            },
            {
                "id": 37319426100,
                "preferredName": "C.-J.H. Seger",
                "firstName": "C.-J.H.",
                "lastName": "Seger"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391734",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391734",
        "articleTitle": "Methods to improve digital MOS macromodel accuracy",
        "volume": "14",
        "issue": "7",
        "startPage": "868",
        "endPage": "881",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Methods to improve digital MOS macromodel accuracy",
        "authors": [
            {
                "id": 37087263410,
                "preferredName": "Jeong-Taek Kong",
                "firstName": null,
                "lastName": "Jeong-Taek Kong"
            },
            {
                "id": 37353030700,
                "preferredName": "D. Overhauser",
                "firstName": "D.",
                "lastName": "Overhauser"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387730",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387730",
        "articleTitle": "SpecCharts: a VHDL front-end for embedded systems",
        "volume": "14",
        "issue": "6",
        "startPage": "694",
        "endPage": "706",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SpecCharts: a VHDL front-end for embedded systems",
        "authors": [
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384414",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384414",
        "articleTitle": "Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints",
        "volume": "14",
        "issue": "5",
        "startPage": "531",
        "endPage": "546",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37347502900,
                "preferredName": "R.K. Roy",
                "firstName": "R.K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466336",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466336",
        "articleTitle": "A submicron DC MOSFET model for simulation of analog circuits",
        "volume": "14",
        "issue": "10",
        "startPage": "1193",
        "endPage": "1207",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A submicron DC MOSFET model for simulation of analog circuits",
        "authors": [
            {
                "id": 37273696800,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37264907200,
                "preferredName": "C.F. Machala",
                "firstName": "C.F.",
                "lastName": "Machala"
            },
            {
                "id": 37087146039,
                "preferredName": "Ping Yang",
                "firstName": null,
                "lastName": "Ping Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391735",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391735",
        "articleTitle": "Determining the steady-state output of nonlinear oscillatory circuits using multiple shooting",
        "volume": "14",
        "issue": "7",
        "startPage": "882",
        "endPage": "889",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Determining the steady-state output of nonlinear oscillatory circuits using multiple shooting",
        "authors": [
            {
                "id": 37089149424,
                "preferredName": "J.R. Parkhurst",
                "firstName": "J.R.",
                "lastName": "Parkhurst"
            },
            {
                "id": 37355150100,
                "preferredName": "L.L. Ogborn",
                "firstName": "L.L.",
                "lastName": "Ogborn"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365122",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365122",
        "articleTitle": "Timing and area optimization for standard-cell VLSI circuit design",
        "volume": "14",
        "issue": "3",
        "startPage": "308",
        "endPage": "320",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing and area optimization for standard-cell VLSI circuit design",
        "authors": [
            {
                "id": 37087383612,
                "preferredName": "Weitong Chuang",
                "firstName": null,
                "lastName": "Weitong Chuang"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402496",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402496",
        "articleTitle": "Asynchronous circuit synthesis with Boolean satisfiability",
        "volume": "14",
        "issue": "8",
        "startPage": "961",
        "endPage": "973",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Asynchronous circuit synthesis with Boolean satisfiability",
        "authors": [
            {
                "id": 37087160593,
                "preferredName": "Jun Gu",
                "firstName": null,
                "lastName": "Jun Gu"
            },
            {
                "id": 37089124936,
                "preferredName": "R. Puri",
                "firstName": "R.",
                "lastName": "Puri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476578",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476578",
        "articleTitle": "Computing the area versus delay trade-off curves in technology mapping",
        "volume": "14",
        "issue": "12",
        "startPage": "1480",
        "endPage": "1489",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Computing the area versus delay trade-off curves in technology mapping",
        "authors": [
            {
                "id": 37366304300,
                "preferredName": "K. Chaudhary",
                "firstName": "K.",
                "lastName": "Chaudhary"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402497",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402497",
        "articleTitle": "Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams",
        "volume": "14",
        "issue": "8",
        "startPage": "974",
        "endPage": "985",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams",
        "authors": [
            {
                "id": 37276211100,
                "preferredName": "B. Lin",
                "firstName": "B.",
                "lastName": "Lin"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363123",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363123",
        "articleTitle": "Synthesis of hazard-free asynchronous circuits with bounded wire delays",
        "volume": "14",
        "issue": "1",
        "startPage": "61",
        "endPage": "86",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of hazard-free asynchronous circuits with bounded wire delays",
        "authors": [
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466343",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466343",
        "articleTitle": "An efficient multilayer MCM router based on four-via routing",
        "volume": "14",
        "issue": "10",
        "startPage": "1277",
        "endPage": "1290",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient multilayer MCM router based on four-via routing",
        "authors": [
            {
                "id": 37086978898,
                "preferredName": "Kei-Yong Khoo",
                "firstName": null,
                "lastName": "Kei-Yong Khoo"
            },
            {
                "id": 37087159742,
                "preferredName": "Jason Cong",
                "firstName": null,
                "lastName": "Jason Cong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387729",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387729",
        "articleTitle": "SIERA: a unified framework for rapid-prototyping of system-level hardware and software",
        "volume": "14",
        "issue": "6",
        "startPage": "676",
        "endPage": "693",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SIERA: a unified framework for rapid-prototyping of system-level hardware and software",
        "authors": [
            {
                "id": 37272238500,
                "preferredName": "M. Srivastava",
                "firstName": "M.",
                "lastName": "Srivastava"
            },
            {
                "id": 37280909600,
                "preferredName": "R.W. Brodersen",
                "firstName": "R.W.",
                "lastName": "Brodersen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370426",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370426",
        "articleTitle": "Relaxation-based transient sensitivity computations for MOSFET circuits",
        "volume": "14",
        "issue": "2",
        "startPage": "173",
        "endPage": "185",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Relaxation-based transient sensitivity computations for MOSFET circuits",
        "authors": [
            {
                "id": 37087331344,
                "preferredName": "Chen-Jung Chen",
                "firstName": null,
                "lastName": "Chen-Jung Chen"
            },
            {
                "id": 37087150120,
                "preferredName": "Wu-Shiung Feng",
                "firstName": null,
                "lastName": "Wu-Shiung Feng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406708",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406708",
        "articleTitle": "Exploiting multicycle false paths in the performance optimization of sequential logic circuits",
        "volume": "14",
        "issue": "9",
        "startPage": "1067",
        "endPage": "1075",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exploiting multicycle false paths in the performance optimization of sequential logic circuits",
        "authors": [
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365126",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365126",
        "articleTitle": "An algorithm for identifying unstable operating points using SPICE",
        "volume": "14",
        "issue": "3",
        "startPage": "360",
        "endPage": "370",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An algorithm for identifying unstable operating points using SPICE",
        "authors": [
            {
                "id": 37277768100,
                "preferredName": "M.M. Green",
                "firstName": "M.M.",
                "lastName": "Green"
            },
            {
                "id": 37271409200,
                "preferredName": "A.N. Willson",
                "firstName": "A.N.",
                "lastName": "Willson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391733",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391733",
        "articleTitle": "Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs",
        "volume": "14",
        "issue": "7",
        "startPage": "858",
        "endPage": "867",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs",
        "authors": [
            {
                "id": 38556594000,
                "preferredName": "M.H. Fino",
                "firstName": "M.H.",
                "lastName": "Fino"
            },
            {
                "id": 37332644200,
                "preferredName": "J.E. Franca",
                "firstName": "J.E.",
                "lastName": "Franca"
            },
            {
                "id": 38243074800,
                "preferredName": "A. Steiger-Garcao",
                "firstName": "A.",
                "lastName": "Steiger-Garcao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402490",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402490",
        "articleTitle": "Transport effects and characteristic modes in the modeling and simulation of submicron devices",
        "volume": "14",
        "issue": "8",
        "startPage": "917",
        "endPage": "923",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transport effects and characteristic modes in the modeling and simulation of submicron devices",
        "authors": [
            {
                "id": 37284066200,
                "preferredName": "J.W. Jerome",
                "firstName": "J.W.",
                "lastName": "Jerome"
            },
            {
                "id": 37087477686,
                "preferredName": "Chi-Wang Shu",
                "firstName": null,
                "lastName": "Chi-Wang Shu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466340",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466340",
        "articleTitle": "Active timing multilevel fault-simulation with switch-level accuracy",
        "volume": "14",
        "issue": "10",
        "startPage": "1241",
        "endPage": "1256",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Active timing multilevel fault-simulation with switch-level accuracy",
        "authors": [
            {
                "id": 37300584800,
                "preferredName": "W. Meyer",
                "firstName": "W.",
                "lastName": "Meyer"
            },
            {
                "id": 37265246900,
                "preferredName": "R. Camposano",
                "firstName": "R.",
                "lastName": "Camposano"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466342",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466342",
        "articleTitle": "A partition and resynthesis approach to testable design of large circuits",
        "volume": "14",
        "issue": "10",
        "startPage": "1268",
        "endPage": "1276",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A partition and resynthesis approach to testable design of large circuits",
        "authors": [
            {
                "id": 37389681900,
                "preferredName": "S. Kanjilal",
                "firstName": "S.",
                "lastName": "Kanjilal"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387731",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387731",
        "articleTitle": "Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's",
        "volume": "14",
        "issue": "6",
        "startPage": "707",
        "endPage": "719",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's",
        "authors": [
            {
                "id": 37326597800,
                "preferredName": "A. Onozawa",
                "firstName": "A.",
                "lastName": "Onozawa"
            },
            {
                "id": 37366304300,
                "preferredName": "K. Chaudhary",
                "firstName": "K.",
                "lastName": "Chaudhary"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387733",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387733",
        "articleTitle": "Energy models for delay testing",
        "volume": "14",
        "issue": "6",
        "startPage": "728",
        "endPage": "739",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Energy models for delay testing",
        "authors": [
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37345839900,
                "preferredName": "M.A. Iyer",
                "firstName": "M.A.",
                "lastName": "Iyer"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387735",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387735",
        "articleTitle": "Reconfiguration techniques for a single scan chain",
        "volume": "14",
        "issue": "6",
        "startPage": "750",
        "endPage": "765",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reconfiguration techniques for a single scan chain",
        "authors": [
            {
                "id": 37268513100,
                "preferredName": "S. Narayanan",
                "firstName": "S.",
                "lastName": "Narayanan"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406707",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406707",
        "articleTitle": "On the generation of area-time optimal testable adders",
        "volume": "14",
        "issue": "9",
        "startPage": "1049",
        "endPage": "1066",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the generation of area-time optimal testable adders",
        "authors": [
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372368",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372368",
        "articleTitle": "The crossing distribution problem [IC layout]",
        "volume": "14",
        "issue": "4",
        "startPage": "423",
        "endPage": "433",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The crossing distribution problem [IC layout]",
        "authors": [
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469669",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469669",
        "articleTitle": "Shrinking wide compressors [BIST]",
        "volume": "14",
        "issue": "11",
        "startPage": "1379",
        "endPage": "1387",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Shrinking wide compressors [BIST]",
        "authors": [
            {
                "id": 37267256400,
                "preferredName": "J. Savir",
                "firstName": "J.",
                "lastName": "Savir"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370430",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370430",
        "articleTitle": "Optimization by iterative improvement: an experimental evaluation on two-way partitioning",
        "volume": "14",
        "issue": "2",
        "startPage": "145",
        "endPage": "153",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimization by iterative improvement: an experimental evaluation on two-way partitioning",
        "authors": [
            {
                "id": 37087332554,
                "preferredName": "Ching-Wei Yeh",
                "firstName": null,
                "lastName": "Ching-Wei Yeh"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37349432400,
                "preferredName": "T.-T.Y. Lin",
                "firstName": "T.-T.Y.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365124",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365124",
        "articleTitle": "Cross point assignment with global rerouting for general-architecture designs",
        "volume": "14",
        "issue": "3",
        "startPage": "337",
        "endPage": "348",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Cross point assignment with global rerouting for general-architecture designs",
        "authors": [
            {
                "id": 37087174106,
                "preferredName": "Wen-Chung Kao",
                "firstName": null,
                "lastName": "Wen-Chung Kao"
            },
            {
                "id": 37087251223,
                "preferredName": "Tai-Ming Parng",
                "firstName": null,
                "lastName": "Tai-Ming Parng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406713",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406713",
        "articleTitle": "Test function embedding algorithms with application to interconnected finite state machines",
        "volume": "14",
        "issue": "9",
        "startPage": "1115",
        "endPage": "1127",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test function embedding algorithms with application to interconnected finite state machines",
        "authors": [
            {
                "id": 37389681900,
                "preferredName": "S. Kanjilal",
                "firstName": "S.",
                "lastName": "Kanjilal"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365128",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365128",
        "articleTitle": "A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits",
        "volume": "14",
        "issue": "3",
        "startPage": "374",
        "endPage": "384",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits",
        "authors": [
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            },
            {
                "id": 37265464000,
                "preferredName": "C.A. Papachristou",
                "firstName": "C.A.",
                "lastName": "Papachristou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476582",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476582",
        "articleTitle": "An efficient method for generating exhaustive test sets",
        "volume": "14",
        "issue": "12",
        "startPage": "1516",
        "endPage": "1525",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient method for generating exhaustive test sets",
        "authors": [
            {
                "id": 37087641480,
                "preferredName": "R.T. Stanion",
                "firstName": "R.T.",
                "lastName": "Stanion"
            },
            {
                "id": 37373938700,
                "preferredName": "D. Bhattacharya",
                "firstName": "D.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466335",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466335",
        "articleTitle": "Delay optimization of digital CMOS VLSI circuits by transistor reordering",
        "volume": "14",
        "issue": "10",
        "startPage": "1183",
        "endPage": "1192",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Delay optimization of digital CMOS VLSI circuits by transistor reordering",
        "authors": [
            {
                "id": 37323913100,
                "preferredName": "B.S. Carlson",
                "firstName": "B.S.",
                "lastName": "Carlson"
            },
            {
                "id": 37087897756,
                "preferredName": "Suh-Juch Lee",
                "firstName": null,
                "lastName": "Suh-Juch Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372371",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372371",
        "articleTitle": "TRASIM: compact and efficient two-dimensional transient simulator for arbitrary planar semiconductor devices",
        "volume": "14",
        "issue": "4",
        "startPage": "447",
        "endPage": "458",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "TRASIM: compact and efficient two-dimensional transient simulator for arbitrary planar semiconductor devices",
        "authors": [
            {
                "id": 37375301100,
                "preferredName": "M.S. Obrecht",
                "firstName": "M.S.",
                "lastName": "Obrecht"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            },
            {
                "id": 37318552200,
                "preferredName": "E.L. Heasell",
                "firstName": "E.L.",
                "lastName": "Heasell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466344",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466344",
        "articleTitle": "Test generation and concurrent error detection in current-mode A/D converters",
        "volume": "14",
        "issue": "10",
        "startPage": "1291",
        "endPage": "1298",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test generation and concurrent error detection in current-mode A/D converters",
        "authors": [
            {
                "id": 37087143140,
                "preferredName": "Chin-Long Wey",
                "firstName": null,
                "lastName": "Chin-Long Wey"
            },
            {
                "id": 37088048263,
                "preferredName": "Shoba Krishnan",
                "firstName": null,
                "lastName": "Shoba Krishnan"
            },
            {
                "id": 37353183300,
                "preferredName": "S. Sahli",
                "firstName": "S.",
                "lastName": "Sahli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402501",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402501",
        "articleTitle": "Functional timing analysis using ATPG",
        "volume": "14",
        "issue": "8",
        "startPage": "1025",
        "endPage": "1030",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Functional timing analysis using ATPG",
        "authors": [
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469665",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469665",
        "articleTitle": "A strongly code disjoint built-in current sensor for strongly fault-secure static CMOS realizations",
        "volume": "14",
        "issue": "11",
        "startPage": "1402",
        "endPage": "1407",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A strongly code disjoint built-in current sensor for strongly fault-secure static CMOS realizations",
        "authors": [
            {
                "id": 37087209762,
                "preferredName": "Jien-Chung Lo",
                "firstName": null,
                "lastName": "Jien-Chung Lo"
            },
            {
                "id": 37337632200,
                "preferredName": "J.C. Daly",
                "firstName": "J.C.",
                "lastName": "Daly"
            },
            {
                "id": 37332469200,
                "preferredName": "M. Nicolaidis",
                "firstName": "M.",
                "lastName": "Nicolaidis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372376",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372376",
        "articleTitle": "Comparing layouts with HDL models: a formal verification technique",
        "volume": "14",
        "issue": "4",
        "startPage": "503",
        "endPage": "509",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comparing layouts with HDL models: a formal verification technique",
        "authors": [
            {
                "id": 37327364100,
                "preferredName": "T. Kam",
                "firstName": "T.",
                "lastName": "Kam"
            },
            {
                "id": 37354279400,
                "preferredName": "P.A. Subrahmanyam",
                "firstName": "P.A.",
                "lastName": "Subrahmanyam"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466339",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466339",
        "articleTitle": "Massively parallel electromagnetic simulation for photolithographic applications",
        "volume": "14",
        "issue": "10",
        "startPage": "1231",
        "endPage": "1240",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Massively parallel electromagnetic simulation for photolithographic applications",
        "authors": [
            {
                "id": 37089121120,
                "preferredName": "A.K. Wong",
                "firstName": "A.K.",
                "lastName": "Wong"
            },
            {
                "id": 37282504400,
                "preferredName": "R. Guerrieri",
                "firstName": "R.",
                "lastName": "Guerrieri"
            },
            {
                "id": 37329494500,
                "preferredName": "A.R. Neureuther",
                "firstName": "A.R.",
                "lastName": "Neureuther"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370429",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370429",
        "articleTitle": "Circuit clustering using a stochastic flow injection method",
        "volume": "14",
        "issue": "2",
        "startPage": "154",
        "endPage": "162",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Circuit clustering using a stochastic flow injection method",
        "authors": [
            {
                "id": 37087332554,
                "preferredName": "Ching-Wei Yeh",
                "firstName": null,
                "lastName": "Ching-Wei Yeh"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37349432400,
                "preferredName": "T.-T.Y. Lin",
                "firstName": "T.-T.Y.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363127",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363127",
        "articleTitle": "Quadratic zero-one programming-based synthesis of application-specific data paths",
        "volume": "14",
        "issue": "1",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Quadratic zero-one programming-based synthesis of application-specific data paths",
        "authors": [
            {
                "id": 37298966600,
                "preferredName": "W. Geurts",
                "firstName": "W.",
                "lastName": "Geurts"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370424",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370424",
        "articleTitle": "Timing optimization by gate resizing and critical path identification",
        "volume": "14",
        "issue": "2",
        "startPage": "201",
        "endPage": "217",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing optimization by gate resizing and critical path identification",
        "authors": [
            {
                "id": 37087331100,
                "preferredName": "Chen-Liang Fang",
                "firstName": null,
                "lastName": "Chen-Liang Fang"
            },
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402493",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402493",
        "articleTitle": "Template-based MOSFET device model",
        "volume": "14",
        "issue": "8",
        "startPage": "924",
        "endPage": "933",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Template-based MOSFET device model",
        "authors": [
            {
                "id": 37387615100,
                "preferredName": "M.G. Graham",
                "firstName": "M.G.",
                "lastName": "Graham"
            },
            {
                "id": 37332474100,
                "preferredName": "J.J. Paulos",
                "firstName": "J.J.",
                "lastName": "Paulos"
            },
            {
                "id": 37352934000,
                "preferredName": "D.W. Nychka",
                "firstName": "D.W.",
                "lastName": "Nychka"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372375",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372375",
        "articleTitle": "Verification of Nyquist data converters using behavioral simulation",
        "volume": "14",
        "issue": "4",
        "startPage": "493",
        "endPage": "502",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Verification of Nyquist data converters using behavioral simulation",
        "authors": [
            {
                "id": 37341730900,
                "preferredName": "E. Liu",
                "firstName": "E.",
                "lastName": "Liu"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466338",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466338",
        "articleTitle": "Grid adaption near moving boundaries in two dimensions for IC process simulation",
        "volume": "14",
        "issue": "10",
        "startPage": "1223",
        "endPage": "1230",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Grid adaption near moving boundaries in two dimensions for IC process simulation",
        "authors": [
            {
                "id": 37310210900,
                "preferredName": "M.E. Law",
                "firstName": "M.E.",
                "lastName": "Law"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363124",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363124",
        "articleTitle": "An efficient heuristic procedure for solving the state assignment problem for event-based specifications",
        "volume": "14",
        "issue": "1",
        "startPage": "45",
        "endPage": "60",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient heuristic procedure for solving the state assignment problem for event-based specifications",
        "authors": [
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37380472600,
                "preferredName": "C.W. Moon",
                "firstName": "C.W.",
                "lastName": "Moon"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466337",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466337",
        "articleTitle": "VISTA-user interface, task level, and tool integration",
        "volume": "14",
        "issue": "10",
        "startPage": "1208",
        "endPage": "1222",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "VISTA-user interface, task level, and tool integration",
        "authors": [
            {
                "id": 37268425100,
                "preferredName": "S. Halama",
                "firstName": "S.",
                "lastName": "Halama"
            },
            {
                "id": 38557580400,
                "preferredName": "C. Pichler",
                "firstName": "C.",
                "lastName": "Pichler"
            },
            {
                "id": 37087385532,
                "preferredName": "G. Rieger",
                "firstName": "G.",
                "lastName": "Rieger"
            },
            {
                "id": 37089128532,
                "preferredName": "G. Schrom",
                "firstName": "G.",
                "lastName": "Schrom"
            },
            {
                "id": 37351788900,
                "preferredName": "T. Simlinger",
                "firstName": "T.",
                "lastName": "Simlinger"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402500",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402500",
        "articleTitle": "Efficient approximation of the time domain response of lossy coupled transmission line trees",
        "volume": "14",
        "issue": "8",
        "startPage": "1013",
        "endPage": "1024",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient approximation of the time domain response of lossy coupled transmission line trees",
        "authors": [
            {
                "id": 37385578200,
                "preferredName": "M. Sriram",
                "firstName": "M.",
                "lastName": "Sriram"
            },
            {
                "id": 37276368800,
                "preferredName": "S.M. Kang",
                "firstName": "S.M.",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406718",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406718",
        "articleTitle": "Pseudo-exhaustive built-in TPG for sequential circuits",
        "volume": "14",
        "issue": "9",
        "startPage": "1160",
        "endPage": "1171",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pseudo-exhaustive built-in TPG for sequential circuits",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            },
            {
                "id": 37331957500,
                "preferredName": "D. Bhatia",
                "firstName": "D.",
                "lastName": "Bhatia"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387732",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387732",
        "articleTitle": "Levelized incomplete LU factorization and its application to large-scale circuit simulation",
        "volume": "14",
        "issue": "6",
        "startPage": "720",
        "endPage": "727",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Levelized incomplete LU factorization and its application to large-scale circuit simulation",
        "authors": [
            {
                "id": 37087262305,
                "preferredName": "K.-M. Eickhoff",
                "firstName": "K.-M.",
                "lastName": "Eickhoff"
            },
            {
                "id": 37325323000,
                "preferredName": "W.L. Engl",
                "firstName": "W.L.",
                "lastName": "Engl"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.466341",
        "publicationYear": "1995",
        "publicationDate": "Oct. 1995",
        "articleNumber": "466341",
        "articleTitle": "The schema-based approach to workflow management",
        "volume": "14",
        "issue": "10",
        "startPage": "1257",
        "endPage": "1267",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The schema-based approach to workflow management",
        "authors": [
            {
                "id": 37354786100,
                "preferredName": "J.B. Brockman",
                "firstName": "J.B.",
                "lastName": "Brockman"
            },
            {
                "id": 37325266600,
                "preferredName": "S.W. Director",
                "firstName": "S.W.",
                "lastName": "Director"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406710",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406710",
        "articleTitle": "Local ratio cut and set covering partitioning for huge logic emulation systems",
        "volume": "14",
        "issue": "9",
        "startPage": "1085",
        "endPage": "1092",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Local ratio cut and set covering partitioning for huge logic emulation systems",
        "authors": [
            {
                "id": 37087433295,
                "preferredName": "Nan-Chi Chou",
                "firstName": null,
                "lastName": "Nan-Chi Chou"
            },
            {
                "id": 37087260943,
                "preferredName": "Lung-Tien Liu",
                "firstName": null,
                "lastName": "Lung-Tien Liu"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37088055054,
                "preferredName": "Wei-Jin Dai",
                "firstName": null,
                "lastName": "Wei-Jin Dai"
            },
            {
                "id": 38152222200,
                "preferredName": "R. Lindelof",
                "firstName": "R.",
                "lastName": "Lindelof"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372369",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372369",
        "articleTitle": "Min-cut placement with global objective functions for large scale sea-of-gates arrays",
        "volume": "14",
        "issue": "4",
        "startPage": "434",
        "endPage": "446",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Min-cut placement with global objective functions for large scale sea-of-gates arrays",
        "authors": [
            {
                "id": 37383355600,
                "preferredName": "K. Takahashi",
                "firstName": "K.",
                "lastName": "Takahashi"
            },
            {
                "id": 37335421300,
                "preferredName": "K. Nakajima",
                "firstName": "K.",
                "lastName": "Nakajima"
            },
            {
                "id": 37087592399,
                "preferredName": "M. Terai",
                "firstName": "M.",
                "lastName": "Terai"
            },
            {
                "id": 37336523700,
                "preferredName": "K. Sato",
                "firstName": "K.",
                "lastName": "Sato"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391730",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391730",
        "articleTitle": "Massively parallel computation using a splitting-up operator method for three-dimensional device simulation",
        "volume": "14",
        "issue": "7",
        "startPage": "824",
        "endPage": "832",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Massively parallel computation using a splitting-up operator method for three-dimensional device simulation",
        "authors": [
            {
                "id": 37283261600,
                "preferredName": "S. Odanaka",
                "firstName": "S.",
                "lastName": "Odanaka"
            },
            {
                "id": 37087628458,
                "preferredName": "T. Nogi",
                "firstName": "T.",
                "lastName": "Nogi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.363122",
        "publicationYear": "1995",
        "publicationDate": "Jan. 1995",
        "articleNumber": "363122",
        "articleTitle": "Probabilistic manipulation of Boolean functions using free Boolean diagrams",
        "volume": "14",
        "issue": "1",
        "startPage": "87",
        "endPage": "95",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Probabilistic manipulation of Boolean functions using free Boolean diagrams",
        "authors": [
            {
                "id": 37089121363,
                "preferredName": "A. Shen",
                "firstName": "A.",
                "lastName": "Shen"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37350250700,
                "preferredName": "A. Ghosh",
                "firstName": "A.",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406719",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406719",
        "articleTitle": "A technique for micro-rollback self-recovery synthesis",
        "volume": "14",
        "issue": "9",
        "startPage": "1171",
        "endPage": "1179",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A technique for micro-rollback self-recovery synthesis",
        "authors": [
            {
                "id": 38000490000,
                "preferredName": "V. Raghavendra",
                "firstName": "V.",
                "lastName": "Raghavendra"
            },
            {
                "id": 37295359500,
                "preferredName": "C. Lursinsap",
                "firstName": "C.",
                "lastName": "Lursinsap"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384417",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384417",
        "articleTitle": "Open faults in BiCMOS gates",
        "volume": "14",
        "issue": "5",
        "startPage": "567",
        "endPage": "575",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Open faults in BiCMOS gates",
        "authors": [
            {
                "id": 37350841000,
                "preferredName": "S.C. Ma",
                "firstName": "S.C.",
                "lastName": "Ma"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384421",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384421",
        "articleTitle": "Fault coverage estimation by test vector sampling",
        "volume": "14",
        "issue": "5",
        "startPage": "590",
        "endPage": "596",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fault coverage estimation by test vector sampling",
        "authors": [
            {
                "id": 37350606800,
                "preferredName": "K. Heragu",
                "firstName": "K.",
                "lastName": "Heragu"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476586",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476586",
        "articleTitle": "Synthesis for testability techniques for asynchronous circuits",
        "volume": "14",
        "issue": "12",
        "startPage": "1569",
        "endPage": "1577",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis for testability techniques for asynchronous circuits",
        "authors": [
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469662",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469662",
        "articleTitle": "LILA: layout generation for iterative logic arrays",
        "volume": "14",
        "issue": "11",
        "startPage": "1359",
        "endPage": "1369",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "LILA: layout generation for iterative logic arrays",
        "authors": [
            {
                "id": 37087159969,
                "preferredName": "Qinghong Wu",
                "firstName": null,
                "lastName": "Qinghong Wu"
            },
            {
                "id": 37351217600,
                "preferredName": "C.Y.R. Chen",
                "firstName": "C.Y.R.",
                "lastName": "Chen"
            },
            {
                "id": 37323913100,
                "preferredName": "B.S. Carlson",
                "firstName": "B.S.",
                "lastName": "Carlson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372377",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372377",
        "articleTitle": "Robust VLSI circuit simulation techniques based on overlapped waveform relaxation",
        "volume": "14",
        "issue": "4",
        "startPage": "510",
        "endPage": "518",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Robust VLSI circuit simulation techniques based on overlapped waveform relaxation",
        "authors": [
            {
                "id": 37087582836,
                "preferredName": "Wen Fang",
                "firstName": null,
                "lastName": "Wen Fang"
            },
            {
                "id": 37388952500,
                "preferredName": "M.E. Mokari",
                "firstName": "M.E.",
                "lastName": "Mokari"
            },
            {
                "id": 37295525000,
                "preferredName": "D. Smart",
                "firstName": "D.",
                "lastName": "Smart"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391732",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391732",
        "articleTitle": "Performance-driven channel pin assignment algorithms",
        "volume": "14",
        "issue": "7",
        "startPage": "849",
        "endPage": "857",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance-driven channel pin assignment algorithms",
        "authors": [
            {
                "id": 38137006500,
                "preferredName": "T.W. Her",
                "firstName": "T.W.",
                "lastName": "Her"
            },
            {
                "id": 37087265152,
                "preferredName": "Ting-Chi Wang",
                "firstName": null,
                "lastName": "Ting-Chi Wang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.372378",
        "publicationYear": "1995",
        "publicationDate": "April 1995",
        "articleNumber": "372378",
        "articleTitle": "The complexity of segmented channel routing",
        "volume": "14",
        "issue": "4",
        "startPage": "518",
        "endPage": "523",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The complexity of segmented channel routing",
        "authors": [
            {
                "id": 37087197876,
                "preferredName": "Wing Ning Li",
                "firstName": null,
                "lastName": "Wing Ning Li"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476587",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476587",
        "articleTitle": "A novel scheme to reduce test application time in circuits with full scan",
        "volume": "14",
        "issue": "12",
        "startPage": "1577",
        "endPage": "1586",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A novel scheme to reduce test application time in circuits with full scan",
        "authors": [
            {
                "id": 37276263100,
                "preferredName": "D.K. Pradhan",
                "firstName": "D.K.",
                "lastName": "Pradhan"
            },
            {
                "id": 37316846500,
                "preferredName": "J. Saxena",
                "firstName": "J.",
                "lastName": "Saxena"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476574",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476574",
        "articleTitle": "A Taylor-Galerkin finite element method for the hydrodynamic semiconductor equations",
        "volume": "14",
        "issue": "12",
        "startPage": "1437",
        "endPage": "1444",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A Taylor-Galerkin finite element method for the hydrodynamic semiconductor equations",
        "authors": [
            {
                "id": 37087158006,
                "preferredName": "S. Bova",
                "firstName": "S.",
                "lastName": "Bova"
            },
            {
                "id": 37375946000,
                "preferredName": "G.F. Carey",
                "firstName": "G.F.",
                "lastName": "Carey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469659",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469659",
        "articleTitle": "Optimization of combinational logic circuits based on compatible gates",
        "volume": "14",
        "issue": "11",
        "startPage": "1316",
        "endPage": "1327",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimization of combinational logic circuits based on compatible gates",
        "authors": [
            {
                "id": 37346812600,
                "preferredName": "M. Damiani",
                "firstName": "M.",
                "lastName": "Damiani"
            },
            {
                "id": 37384421400,
                "preferredName": "J.C.-Y. Yang",
                "firstName": "J.C.-Y.",
                "lastName": "Yang"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384415",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384415",
        "articleTitle": "Controllable self-checking checkers for conditional concurrent checking",
        "volume": "14",
        "issue": "5",
        "startPage": "547",
        "endPage": "553",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Controllable self-checking checkers for conditional concurrent checking",
        "authors": [
            {
                "id": 37282619100,
                "preferredName": "S. Tarnick",
                "firstName": "S.",
                "lastName": "Tarnick"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384419",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384419",
        "articleTitle": "Path-delay-fault testable nonscan sequential circuits",
        "volume": "14",
        "issue": "5",
        "startPage": "576",
        "endPage": "582",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Path-delay-fault testable nonscan sequential circuits",
        "authors": [
            {
                "id": 37087374727,
                "preferredName": "Wuudiann Ke",
                "firstName": null,
                "lastName": "Wuudiann Ke"
            },
            {
                "id": 37356261600,
                "preferredName": "P.R. Menon",
                "firstName": "P.R.",
                "lastName": "Menon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391727",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391727",
        "articleTitle": "STYLE: a statistical design approach based on nonparametric performance macromodeling",
        "volume": "14",
        "issue": "7",
        "startPage": "794",
        "endPage": "802",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "STYLE: a statistical design approach based on nonparametric performance macromodeling",
        "authors": [
            {
                "id": 37859020200,
                "preferredName": "J. Chen",
                "firstName": "J.",
                "lastName": "Chen"
            },
            {
                "id": 37345771400,
                "preferredName": "A.T. Yang",
                "firstName": "A.T.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384425",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384425",
        "articleTitle": "Graph-based output phase assignment for PLA minimization",
        "volume": "14",
        "issue": "5",
        "startPage": "613",
        "endPage": "622",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Graph-based output phase assignment for PLA minimization",
        "authors": [
            {
                "id": 37088064173,
                "preferredName": "Yanbing Xu",
                "firstName": null,
                "lastName": "Yanbing Xu"
            },
            {
                "id": 38276282700,
                "preferredName": "M. Abd-El-Barr",
                "firstName": "M.",
                "lastName": "Abd-El-Barr"
            },
            {
                "id": 37313249100,
                "preferredName": "C. McCrosky",
                "firstName": "C.",
                "lastName": "McCrosky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.370431",
        "publicationYear": "1995",
        "publicationDate": "Feb. 1995",
        "articleNumber": "370431",
        "articleTitle": "Modeling of VLSI RC parasitics based on the network reduction algorithm",
        "volume": "14",
        "issue": "2",
        "startPage": "137",
        "endPage": "144",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling of VLSI RC parasitics based on the network reduction algorithm",
        "authors": [
            {
                "id": 37353949800,
                "preferredName": "M. Niewczas",
                "firstName": "M.",
                "lastName": "Niewczas"
            },
            {
                "id": 37380645700,
                "preferredName": "A. Wojtasik",
                "firstName": "A.",
                "lastName": "Wojtasik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402506",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402506",
        "articleTitle": "A pin permutation algorithm for improving over-the-cell channel routing",
        "volume": "14",
        "issue": "8",
        "startPage": "1030",
        "endPage": "1037",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A pin permutation algorithm for improving over-the-cell channel routing",
        "authors": [
            {
                "id": 37351217600,
                "preferredName": "C.Y.R. Chen",
                "firstName": "C.Y.R.",
                "lastName": "Chen"
            },
            {
                "id": 38225420400,
                "preferredName": "C.Y. Hou",
                "firstName": "C.Y.",
                "lastName": "Hou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469666",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469666",
        "articleTitle": "Test generation for cyclic combinational circuits",
        "volume": "14",
        "issue": "11",
        "startPage": "1408",
        "endPage": "1414",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test generation for cyclic combinational circuits",
        "authors": [
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384422",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384422",
        "articleTitle": "Circuit-level dictionaries of CMOS bridging faults",
        "volume": "14",
        "issue": "5",
        "startPage": "596",
        "endPage": "603",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Circuit-level dictionaries of CMOS bridging faults",
        "authors": [
            {
                "id": 37348821300,
                "preferredName": "T. Lee",
                "firstName": "T.",
                "lastName": "Lee"
            },
            {
                "id": 37087383612,
                "preferredName": "Weitong Chuang",
                "firstName": null,
                "lastName": "Weitong Chuang"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            },
            {
                "id": 38556050000,
                "preferredName": "W.K. Fuchs",
                "firstName": "W.K.",
                "lastName": "Fuchs"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391728",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391728",
        "articleTitle": "Finite element analysis of SiGe heterojunction devices",
        "volume": "14",
        "issue": "7",
        "startPage": "803",
        "endPage": "814",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Finite element analysis of SiGe heterojunction devices",
        "authors": [
            {
                "id": 37379003200,
                "preferredName": "G.H.R. Krishna",
                "firstName": "G.H.R.",
                "lastName": "Krishna"
            },
            {
                "id": 37349231900,
                "preferredName": "A.K. Aditya",
                "firstName": "A.K.",
                "lastName": "Aditya"
            },
            {
                "id": 37269445600,
                "preferredName": "N.B. Chakrabarti",
                "firstName": "N.B.",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37276973900,
                "preferredName": "S. Banerjee",
                "firstName": "S.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365121",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365121",
        "articleTitle": "A path-oriented algorithm for the cell selection problem",
        "volume": "14",
        "issue": "3",
        "startPage": "296",
        "endPage": "307",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A path-oriented algorithm for the cell selection problem",
        "authors": [
            {
                "id": 37087251338,
                "preferredName": "Moon Jung Chung",
                "firstName": null,
                "lastName": "Moon Jung Chung"
            },
            {
                "id": 37087251039,
                "preferredName": "Sangchul Kim",
                "firstName": null,
                "lastName": "Sangchul Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476575",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476575",
        "articleTitle": "An integrated system for assigning signal flow directions to CMOS transistors",
        "volume": "14",
        "issue": "12",
        "startPage": "1445",
        "endPage": "1458",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An integrated system for assigning signal flow directions to CMOS transistors",
        "authors": [
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            },
            {
                "id": 37087642727,
                "preferredName": "Chih-Nan Wang",
                "firstName": null,
                "lastName": "Chih-Nan Wang"
            },
            {
                "id": 38182562800,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387737",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387737",
        "articleTitle": "On over-the-cell channel routing with cell orientations consideration",
        "volume": "14",
        "issue": "6",
        "startPage": "766",
        "endPage": "772",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On over-the-cell channel routing with cell orientations consideration",
        "authors": [
            {
                "id": 38137006500,
                "preferredName": "T.W. Her",
                "firstName": "T.W.",
                "lastName": "Her"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.406709",
        "publicationYear": "1995",
        "publicationDate": "Sept. 1995",
        "articleNumber": "406709",
        "articleTitle": "Combining technology mapping and placement for delay-minimization in FPGA designs",
        "volume": "14",
        "issue": "9",
        "startPage": "1076",
        "endPage": "1084",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Combining technology mapping and placement for delay-minimization in FPGA designs",
        "authors": [
            {
                "id": 37087545235,
                "preferredName": "Chau-Shen Chen",
                "firstName": null,
                "lastName": "Chau-Shen Chen"
            },
            {
                "id": 37087251268,
                "preferredName": "Yu-Wen Tsay",
                "firstName": null,
                "lastName": "Yu-Wen Tsay"
            },
            {
                "id": 37087195449,
                "preferredName": "TingTing Hwang",
                "firstName": null,
                "lastName": "TingTing Hwang"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.H. Wu",
                "firstName": "A.C.H.",
                "lastName": "Wu"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.402503",
        "publicationYear": "1995",
        "publicationDate": "Aug. 1995",
        "articleNumber": "402503",
        "articleTitle": "Fast signature computation for BIST linear compactors",
        "volume": "14",
        "issue": "8",
        "startPage": "1037",
        "endPage": "1044",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast signature computation for BIST linear compactors",
        "authors": [
            {
                "id": 37352473200,
                "preferredName": "D. Lambidonis",
                "firstName": "D.",
                "lastName": "Lambidonis"
            },
            {
                "id": 37279450700,
                "preferredName": "A. Ivanov",
                "firstName": "A.",
                "lastName": "Ivanov"
            },
            {
                "id": 37307557800,
                "preferredName": "V.K. Agarwal",
                "firstName": "V.K.",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.365129",
        "publicationYear": "1995",
        "publicationDate": "March 1995",
        "articleNumber": "365129",
        "articleTitle": "Timing models for gallium arsenide direct-coupled FET logic circuits",
        "volume": "14",
        "issue": "3",
        "startPage": "384",
        "endPage": "393",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing models for gallium arsenide direct-coupled FET logic circuits",
        "authors": [
            {
                "id": 37273921000,
                "preferredName": "A.I. Kayssi",
                "firstName": "A.I.",
                "lastName": "Kayssi"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391729",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391729",
        "articleTitle": "Accounting thermal noise in mathematical models of quasi-homogeneous regions in silicon devices",
        "volume": "14",
        "issue": "7",
        "startPage": "815",
        "endPage": "823",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Accounting thermal noise in mathematical models of quasi-homogeneous regions in silicon devices",
        "authors": [
            {
                "id": 38016031400,
                "preferredName": "Y.V. Mamontov",
                "firstName": "Y.V.",
                "lastName": "Mamontov"
            },
            {
                "id": 37294179600,
                "preferredName": "M. Willander",
                "firstName": "M.",
                "lastName": "Willander"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387734",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387734",
        "articleTitle": "Cellular automata for efficient parallel logic and fault simulation",
        "volume": "14",
        "issue": "6",
        "startPage": "740",
        "endPage": "749",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Cellular automata for efficient parallel logic and fault simulation",
        "authors": [
            {
                "id": 37087263101,
                "preferredName": "Yih-Lang Li",
                "firstName": null,
                "lastName": "Yih-Lang Li"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469664",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469664",
        "articleTitle": "Built-in self test for C-testable ILA's",
        "volume": "14",
        "issue": "11",
        "startPage": "1388",
        "endPage": "1398",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Built-in self test for C-testable ILA's",
        "authors": [
            {
                "id": 37377444400,
                "preferredName": "M. Gala",
                "firstName": "M.",
                "lastName": "Gala"
            },
            {
                "id": 37343508600,
                "preferredName": "D. Ross",
                "firstName": "D.",
                "lastName": "Ross"
            },
            {
                "id": 37287593300,
                "preferredName": "K. Watson",
                "firstName": "K.",
                "lastName": "Watson"
            },
            {
                "id": 37661122000,
                "preferredName": "B. Vasudevan",
                "firstName": "B.",
                "lastName": "Vasudevan"
            },
            {
                "id": 37377444700,
                "preferredName": "P. Utama",
                "firstName": "P.",
                "lastName": "Utama"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476583",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476583",
        "articleTitle": "Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability",
        "volume": "14",
        "issue": "12",
        "startPage": "1526",
        "endPage": "1545",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability",
        "authors": [
            {
                "id": 37087644365,
                "preferredName": "Chuan-Hua Chang",
                "firstName": null,
                "lastName": "Chuan-Hua Chang"
            },
            {
                "id": 37300641200,
                "preferredName": "E.S. Davidson",
                "firstName": "E.S.",
                "lastName": "Davidson"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.469668",
        "publicationYear": "1995",
        "publicationDate": "Nov. 1995",
        "articleNumber": "469668",
        "articleTitle": "On squashing hierarchical designs [VLSI]",
        "volume": "14",
        "issue": "11",
        "startPage": "1398",
        "endPage": "1402",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On squashing hierarchical designs [VLSI]",
        "authors": [
            {
                "id": 37087150688,
                "preferredName": "O. Kaser",
                "firstName": "O.",
                "lastName": "Kaser"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.384420",
        "publicationYear": "1995",
        "publicationDate": "May 1995",
        "articleNumber": "384420",
        "articleTitle": "Delay-fault testability preservation of the concurrent decomposition and factorization transformations",
        "volume": "14",
        "issue": "5",
        "startPage": "582",
        "endPage": "590",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Delay-fault testability preservation of the concurrent decomposition and factorization transformations",
        "authors": [
            {
                "id": 38276302700,
                "preferredName": "A.H. El-Maleh",
                "firstName": "A.H.",
                "lastName": "El-Maleh"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391738",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391738",
        "articleTitle": "A preprocessor for improving channel routing hierarchical pin permutation",
        "volume": "14",
        "issue": "7",
        "startPage": "896",
        "endPage": "903",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A preprocessor for improving channel routing hierarchical pin permutation",
        "authors": [
            {
                "id": 37351217600,
                "preferredName": "C.Y.R. Chen",
                "firstName": "C.Y.R.",
                "lastName": "Chen"
            },
            {
                "id": 38225420400,
                "preferredName": "C.Y. Hou",
                "firstName": "C.Y.",
                "lastName": "Hou"
            },
            {
                "id": 37323913100,
                "preferredName": "B.S. Carlson",
                "firstName": "B.S.",
                "lastName": "Carlson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.387739",
        "publicationYear": "1995",
        "publicationDate": "June 1995",
        "articleNumber": "387739",
        "articleTitle": "Folding a stack of equal width components",
        "volume": "14",
        "issue": "6",
        "startPage": "775",
        "endPage": "780",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Folding a stack of equal width components",
        "authors": [
            {
                "id": 37348304600,
                "preferredName": "V. Thanvantri",
                "firstName": "V.",
                "lastName": "Thanvantri"
            },
            {
                "id": 37272304600,
                "preferredName": "S. Sahni",
                "firstName": "S.",
                "lastName": "Sahni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476584",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476584",
        "articleTitle": "An algorithm for functional verification of digital ECL circuits",
        "volume": "14",
        "issue": "12",
        "startPage": "1546",
        "endPage": "1556",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An algorithm for functional verification of digital ECL circuits",
        "authors": [
            {
                "id": 37284229900,
                "preferredName": "E.J. Brauer",
                "firstName": "E.J.",
                "lastName": "Brauer"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391731",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391731",
        "articleTitle": "On the realizability and synthesis of delay-insensitive behaviors",
        "volume": "14",
        "issue": "7",
        "startPage": "833",
        "endPage": "848",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the realizability and synthesis of delay-insensitive behaviors",
        "authors": [
            {
                "id": 37377353400,
                "preferredName": "S.C. Leung",
                "firstName": "S.C.",
                "lastName": "Leung"
            },
            {
                "id": 37351479800,
                "preferredName": "H.F. Li",
                "firstName": "H.F.",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.391739",
        "publicationYear": "1995",
        "publicationDate": "July 1995",
        "articleNumber": "391739",
        "articleTitle": "Minimum area joining of compacted cells",
        "volume": "14",
        "issue": "7",
        "startPage": "903",
        "endPage": "909",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimum area joining of compacted cells",
        "authors": [
            {
                "id": 37088011693,
                "preferredName": "Seonghun Cho",
                "firstName": null,
                "lastName": "Seonghun Cho"
            },
            {
                "id": 37087563076,
                "preferredName": "Sartaj Sahni",
                "firstName": null,
                "lastName": "Sartaj Sahni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.476577",
        "publicationYear": "1995",
        "publicationDate": "Dec. 1995",
        "articleNumber": "476577",
        "articleTitle": "Synthesis for path delay fault testability via tautology-based untestability identification and factorization",
        "volume": "14",
        "issue": "12",
        "startPage": "1470",
        "endPage": "1479",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis for path delay fault testability via tautology-based untestability identification and factorization",
        "authors": [
            {
                "id": 37377667600,
                "preferredName": "K. Fuchs",
                "firstName": "K.",
                "lastName": "Fuchs"
            }
        ]
    }
]