// Seed: 3105858761
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3,
    output wor id_4
);
  assign id_4 = 1'b0;
  parameter id_6 = 1;
  final $clog2(62);
  ;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri1 id_2,
    input supply0 id_3
);
  wire id_5;
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3
    , id_8,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6
);
  assign id_0 = -1;
endmodule
