# Tiny Tapeout project information
project:
  title:        "8 bit RSA encryption"      # Project title
  author:       "Caio Alonso da Costa"      # Your name
  discord:      "caioalonso"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "8 bit RSA encryption coprocessor with SPI interface"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_calonso88_rsa"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "falling_edge_detector.sv"
    - "full_adder.sv"
    - "gpio_wrapper.sv"
    - "half_adder.sv"
    - "mmm_unit.sv"
    - "mux1_unit.sv"
    - "mux2_unit.sv"
    - "mux3_unit.sv"
    - "processing_element_mux_right_border.sv"
    - "processing_element_mux.sv"
    - "reclocking.sv"
    - "register_crypt.sv"
    - "ripple_carry_adder.sv"
    - "rising_edge_detector.sv"
    - "rsa_control.sv"
    - "rsa_en_logic.sv"
    - "rsa_unit.sv"
    - "shiftreg1.sv"
    - "shiftreg2.sv"
    - "shiftreg3.sv"
    - "spi_reg.sv"
    - "rsa_spi_wrapper.sv"
    - "spi_wrapper.sv"
    - "synchronizer.sv"
    - "tt_um_calonso88_rsa.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "gpio_start"
  ui[1]: "gpio_stop"
  ui[2]: "cpol"
  ui[3]: "cpha"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "spare[0]"
  uo[1]: "spare[1]"
  uo[2]: "spare[2]"
  uo[3]: "spare[3]"
  uo[4]: "spare[4]"
  uo[5]: "spare[5]"
  uo[6]: "spare[6]"
  uo[7]: "spare[7]"

  # Bidirectional pins
  uio[0]: "irq"
  uio[1]: "ui[4]"
  uio[2]: "ui[5]"
  uio[3]: "spi_miso"
  uio[4]: "spi_cs_n"
  uio[5]: "spi_clk"
  uio[6]: "spi_mosi"
  uio[7]: "ui[7]"

# Do not change!
yaml_version: 6
