#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Mar 08 23:12:28 2016
# Process ID: 15180
# Current directory: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.runs/synth_1
# Command line: vivado.exe -log zybo_hdmi.vds -mode batch -messageDb vivado.pb -notrace -source zybo_hdmi.tcl
# Log file: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.runs/synth_1/zybo_hdmi.vds
# Journal file: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zybo_hdmi.tcl -notrace
Command: synth_design -top zybo_hdmi -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 291.273 ; gain = 119.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_hdmi' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:32]
INFO: [Synth 8-638] synthesizing module 'dvid' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:34]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/tmds_encoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (1#1) [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/tmds_encoder.vhd:24]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_RED' to cell 'ODDR2' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:53]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_GREEN' to cell 'ODDR2' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:55]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_BLUE' to cell 'ODDR2' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:57]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_CLK' to cell 'ODDR2' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dvid' (2#1) [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/dvid.vhd:34]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:73]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:75]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'zybo_hdmi' (3#1) [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/zybo_hdmi/zybo_hdmi.srcs/sources_1/new/zybo_hdmi.vhd:32]
WARNING: [Synth 8-3917] design zybo_hdmi has port hdmi_out_en driven by constant 1
WARNING: [Synth 8-3331] design zybo_hdmi has unconnected port hdmi_cec
WARNING: [Synth 8-3331] design zybo_hdmi has unconnected port hdmi_hpd
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.418 ; gain = 156.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.418 ; gain = 156.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.418 ; gain = 156.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.535 ; gain = 173.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	  11 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	  10 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 7     
	                4 Bit    Registers := 3     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
Module dvid 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 451.055 ; gain = 279.406
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design zybo_hdmi has port hdmi_out_en driven by constant 1
WARNING: [Synth 8-3331] design zybo_hdmi has unconnected port hdmi_cec
WARNING: [Synth 8-3331] design zybo_hdmi has unconnected port hdmi_hpd
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 452.340 ; gain = 280.691
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 452.340 ; gain = 280.691

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |LUT1   |     2|
|3     |LUT2   |    21|
|4     |LUT3   |    48|
|5     |LUT4   |    26|
|6     |LUT5   |    44|
|7     |LUT6   |   121|
|8     |MUXF7  |     1|
|9     |ODDR2  |     4|
|10    |FDRE   |    82|
|11    |IBUF   |    29|
|12    |OBUF   |     1|
|13    |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |   385|
|2     |  DVID                 |dvid           |   349|
|3     |    TMDS_encoder_BLUE  |TMDS_encoder   |   102|
|4     |    TMDS_encoder_GREEN |TMDS_encoder_0 |   103|
|5     |    TMDS_encoder_RED   |TMDS_encoder_1 |    97|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 490.352 ; gain = 272.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 490.352 ; gain = 318.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'DVID/ODDR2_RED' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'DVID/ODDR2_GREEN' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'DVID/ODDR2_BLUE' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'DVID/ODDR2_CLK' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_dvin' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 538.305 ; gain = 328.406
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 538.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 08 23:12:42 2016...
