set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/vignesh/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/vignesh/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/vignesh/OpenLane/designs/designs/ci/test_sram_macro"
set ::env(DESIGN_NAME) "test_sram_macro"
set ::env(VERILOG_FILES) "/home/vignesh/OpenLane/designs/designs/ci/test_sram_macro/src/test_sram_macro.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(FP_PDN_MULTILAYER) "1"
set ::env(EXTRA_LEFS) "/home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
set ::env(EXTRA_GDS_FILES) "/home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds"
set ::env(EXTRA_LIBS) "/home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib"
set ::env(VDD_NETS) "vccd1"
set ::env(GND_NETS) "vssd1"
