Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 29 13:14:08 2022
| Host         : LAPTOP-HCMN7SBA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_control_sets_placed.rpt
| Design       : System
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------+------------------------+------------------+----------------+
|   Clock Signal  |              Enable Signal             |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+----------------------------------------+------------------------+------------------+----------------+
|  Clk_IBUF_BUFG  |                                        |                        |                2 |              4 |
|  SlowClock0/CLK |                                        |                        |                2 |              6 |
|  SlowClock0/CLK | processor/PROGRAMCOUNTER/E[0]          | ResetPush_IBUF         |                2 |              8 |
|  SlowClock0/CLK | processor/PROGRAMCOUNTER/Q_reg[0]_1[0] | ResetPush_IBUF         |                2 |              8 |
|  SlowClock0/CLK | processor/PROGRAMCOUNTER/Q_reg[0]_3[0] | ResetPush_IBUF         |                1 |              8 |
|  SlowClock0/CLK | processor/PROGRAMCOUNTER/Q_reg[0]_2[0] | ResetPush_IBUF         |                2 |              8 |
|  Clk_IBUF_BUFG  |                                        | SlowClock0/clockStatus |                8 |             62 |
+-----------------+----------------------------------------+------------------------+------------------+----------------+


