# compile vhdl design source files
vhdl xil_defaultlib  "../../../Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd"
vhdl xil_defaultlib  "../../../Binary_Counter.srcs/sim_1/new/jk_flip_flop_testbench.vhd"

# Do not sort compile order
nosort
