#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan 18 15:48:12 2024
# Process ID: 8128
# Current directory: C:/Users/ethem/IC_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14300 C:\Users\ethem\IC_Project\IC_Project.xpr
# Log file: C:/Users/ethem/IC_Project/vivado.log
# Journal file: C:/Users/ethem/IC_Project\vivado.jou
# Running On: DESKTOP-DBLLDSI, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34222 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ethem/IC_Project/IC_Project.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ethem/IC_Project/IC_Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.492 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Single_Cycle_RISCV32I_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_RISCV32I_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/instruction_memory_file.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/rs2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/rs1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/result.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/return_remainder_or_quotient_divider.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/rs2_divider.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/rs1_divider.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/expected_output_divider.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/uart_mem_file.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/report_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_RISCV32I_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1
WARNING: [VRFC 10-3380] identifier 'busy_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:12]
WARNING: [VRFC 10-3380] identifier 'valid_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:13]
WARNING: [VRFC 10-3380] identifier 'busy_mul_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:72]
WARNING: [VRFC 10-3380] identifier 'busy_div_alu' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix2_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_Radix2_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix4_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_Radix4_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Comparison_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparison_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Stage_1
WARNING: [VRFC 10-3380] identifier 'rs1_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:46]
WARNING: [VRFC 10-3380] identifier 'rs2_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:47]
WARNING: [VRFC 10-3380] identifier 'pc_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:48]
WARNING: [VRFC 10-3380] identifier 'rs1_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:49]
WARNING: [VRFC 10-3380] identifier 'rs2_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:50]
WARNING: [VRFC 10-3380] identifier 'rd_addr_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:51]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:52]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:53]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:56]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:57]
WARNING: [VRFC 10-3380] identifier 'Mem_Write_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:58]
WARNING: [VRFC 10-3380] identifier 'Jump_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:59]
WARNING: [VRFC 10-3380] identifier 'Branch_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:60]
WARNING: [VRFC 10-3380] identifier 'Alu_Control_id_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:61]
WARNING: [VRFC 10-3380] identifier 'AluSrc_top_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:62]
WARNING: [VRFC 10-3380] identifier 'jalr_top_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Stage_1
WARNING: [VRFC 10-3380] identifier 'alu_result_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:30]
WARNING: [VRFC 10-3380] identifier 'rs2_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:31]
WARNING: [VRFC 10-3380] identifier 'rd_addr_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:32]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:33]
WARNING: [VRFC 10-3380] identifier 'pc_target_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:34]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:35]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:37]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:38]
WARNING: [VRFC 10-3380] identifier 'Mem_Write_ex_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Fetch_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Stage_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Function_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit_1
INFO: [VRFC 10-2458] undeclared symbol Stall_ex, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v:37]
INFO: [VRFC 10-2458] undeclared symbol Stall_mem, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instructrion_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Logic_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logic_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Access_Stage_1
WARNING: [VRFC 10-3380] identifier 'alu_result_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:29]
WARNING: [VRFC 10-3380] identifier 'rd_addr_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:30]
WARNING: [VRFC 10-3380] identifier 'pc_plus_4_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:31]
WARNING: [VRFC 10-3380] identifier 'pc_target_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:32]
WARNING: [VRFC 10-3380] identifier 'immediate_extended_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:33]
WARNING: [VRFC 10-3380] identifier 'Reg_Write_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:35]
WARNING: [VRFC 10-3380] identifier 'ResultSrc_mem_reg' is used before its declaration [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/PC_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Ripple_Carry_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Shifter_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_Unit
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_RISCV32I
INFO: [VRFC 10-2458] undeclared symbol rs1_addr_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:36]
INFO: [VRFC 10-2458] undeclared symbol rs2_addr_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:37]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:38]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_mem_wb_wb_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:39]
INFO: [VRFC 10-2458] undeclared symbol Reg_Write_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:40]
INFO: [VRFC 10-2458] undeclared symbol Reg_Write_mem_wb_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:41]
INFO: [VRFC 10-2458] undeclared symbol rs1_addr_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:47]
INFO: [VRFC 10-2458] undeclared symbol rs2_addr_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:48]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:49]
INFO: [VRFC 10-2458] undeclared symbol ResultSrc_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:50]
INFO: [VRFC 10-2458] undeclared symbol Branch_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:56]
INFO: [VRFC 10-2458] undeclared symbol Jump_id_ex_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:56]
INFO: [VRFC 10-2458] undeclared symbol busy_alu_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:59]
INFO: [VRFC 10-2458] undeclared symbol valid_alu_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:60]
INFO: [VRFC 10-2458] undeclared symbol funct7_top, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:69]
INFO: [VRFC 10-2458] undeclared symbol jalr_ctrl_top_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:93]
WARNING: [VRFC 10-2938] 'funct7_top' is already implicitly declared on line 69 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:127]
WARNING: [VRFC 10-2938] 'rs2_addr_top' is already implicitly declared on line 48 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:128]
WARNING: [VRFC 10-2938] 'rs1_addr_top' is already implicitly declared on line 47 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:129]
WARNING: [VRFC 10-2938] 'rd_addr_id_ex_wire' is already implicitly declared on line 49 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:159]
WARNING: [VRFC 10-2938] 'ResultSrc_id_ex_wire' is already implicitly declared on line 50 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:165]
WARNING: [VRFC 10-2938] 'Jump_id_ex_wire' is already implicitly declared on line 56 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:167]
WARNING: [VRFC 10-2938] 'Branch_id_ex_wire' is already implicitly declared on line 56 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:168]
WARNING: [VRFC 10-2938] 'rs1_addr_ex_wire' is already implicitly declared on line 36 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:171]
WARNING: [VRFC 10-2938] 'rs2_addr_ex_wire' is already implicitly declared on line 37 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:172]
WARNING: [VRFC 10-2938] 'jalr_ctrl_top_wire' is already implicitly declared on line 93 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:173]
WARNING: [VRFC 10-2938] 'busy_alu_top' is already implicitly declared on line 59 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:224]
WARNING: [VRFC 10-2938] 'valid_alu_top' is already implicitly declared on line 60 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:225]
INFO: [VRFC 10-2458] undeclared symbol alu_result_ex_mem_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:229]
WARNING: [VRFC 10-2938] 'alu_result_ex_mem_wire' is already implicitly declared on line 229 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:246]
WARNING: [VRFC 10-2938] 'rd_addr_ex_mem_wire' is already implicitly declared on line 38 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:248]
WARNING: [VRFC 10-2938] 'Reg_Write_ex_mem_wire' is already implicitly declared on line 40 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:253]
INFO: [VRFC 10-2458] undeclared symbol tx_busy_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:297]
INFO: [VRFC 10-2458] undeclared symbol tx_done_tick_wire, assumed default net type wire [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:298]
WARNING: [VRFC 10-2938] 'tx_busy_wire' is already implicitly declared on line 297 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:304]
WARNING: [VRFC 10-2938] 'tx_done_tick_wire' is already implicitly declared on line 298 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:305]
WARNING: [VRFC 10-2938] 'rd_addr_mem_wb_wb_wire' is already implicitly declared on line 39 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:319]
WARNING: [VRFC 10-2938] 'Reg_Write_mem_wb_wire' is already implicitly declared on line 41 [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:324]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_imm_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_imm_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_plus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/imports/new/Single_Cycle_RISCV32I_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_RISCV32I_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_RISCV32I_tb_behav xil_defaultlib.Single_Cycle_RISCV32I_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_RISCV32I_tb_behav xil_defaultlib.Single_Cycle_RISCV32I_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'din_i' [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:309]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_Unit_1
Compiling module xil_defaultlib.Control_Unit_1
Compiling module xil_defaultlib.PC_Counter_1
Compiling module xil_defaultlib.pc_plus_4_1
Compiling module xil_defaultlib.Instruction_Memory_1
Compiling module xil_defaultlib.Fetch_Stage_1
Compiling module xil_defaultlib.Instruction_Decoder_1
Compiling module xil_defaultlib.Register_File_1
Compiling module xil_defaultlib.Decode_Stage_1
Compiling module xil_defaultlib.pc_imm_adder_1
Compiling module xil_defaultlib.Function_Control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Ripple_Carry_Adder_default
Compiling module xil_defaultlib.Logic_Unit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Shifter_Unit
Compiling module xil_defaultlib.Comparison_Unit
Compiling module xil_defaultlib.Booth_Radix4_Multiplier
Compiling module xil_defaultlib.Booth_Radix2_Divider
Compiling module xil_defaultlib.ALU_1
Compiling module xil_defaultlib.Extend_1
Compiling module xil_defaultlib.Execute_Stage_1
Compiling module xil_defaultlib.Data_Memory_1
Compiling module xil_defaultlib.Uart_TX_default
Compiling module xil_defaultlib.Memory_Access_Stage_1
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Single_Cycle_RISCV32I
Compiling module xil_defaultlib.Single_Cycle_RISCV32I_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_RISCV32I_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Single_Cycle_RISCV32I_tb_behav -key {Behavioral:sim_1:Functional:Single_Cycle_RISCV32I_tb} -tclbatch {Single_Cycle_RISCV32I_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Single_Cycle_RISCV32I_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Single_Cycle_RISCV32I_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1585.492 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16280 KB (Peak: 16280 KB), Simulation CPU Usage: 54358 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 15:50:55 2024...
