#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Mar 05 16:36:33 2024
# Process ID: 32972
# Current directory: Q:/ENGG3380-Labs/Lab4/Incremental_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32836 Q:\ENGG3380-Labs\Lab4\Incremental_Test\Incremental_Test.xpr
# Log file: Q:/ENGG3380-Labs/Lab4/Incremental_Test/vivado.log
# Journal file: Q:/ENGG3380-Labs/Lab4/Incremental_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_8Bit_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_8Bit_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/ALU2EB/ALU2EB.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/full_adder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/SLT_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLT_Mux
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/MultiBit_And_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiBit_Nor
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/B1ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B1ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 51dab75c2ced4213a312f1aa3c65f70e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_8Bit_test_behav xil_defaultlib.ALU_8Bit_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.B1ALU [b1alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiBit_Nor [multibit_nor_default]
Compiling architecture behavioral of entity xil_defaultlib.SLT_Mux [slt_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_8bit_test
Built simulation snapshot ALU_8Bit_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/xsim.dir/ALU_8Bit_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 05 16:39:04 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_8Bit_test_behav -key {Behavioral:sim_1:Functional:ALU_8Bit_test} -tclbatch {ALU_8Bit_test.tcl} -view {Q:/ENGG3380-Labs/Lab4/Incremental_Test/TestFile_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config Q:/ENGG3380-Labs/Lab4/Incremental_Test/TestFile_behav.wcfg
WARNING: Simulation object /TestFile/in1 was not found in the design.
WARNING: Simulation object /TestFile/in2 was not found in the design.
WARNING: Simulation object /TestFile/Cin was not found in the design.
WARNING: Simulation object /TestFile/Sel was not found in the design.
WARNING: Simulation object /TestFile/ALU_Out was not found in the design.
WARNING: Simulation object /TestFile/Zero was not found in the design.
WARNING: Simulation object /TestFile/OVF was not found in the design.
WARNING: Simulation object /TestFile/period was not found in the design.
WARNING: Simulation object /TestFile/Dwidth was not found in the design.
source ALU_8Bit_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_8Bit_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 877.504 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_bp {Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd} 139
remove_bps -file {Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd} -line 139
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/ALU_8Bit_test_behav1.wdb
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/ALU2EB/ALU2EB.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/full_adder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/SLT_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLT_Mux
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/MultiBit_And_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiBit_Nor
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/B1ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B1ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 51dab75c2ced4213a312f1aa3c65f70e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_test in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/ALU_8Bit_test_behav1.wdb
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/ALU2EB/ALU2EB.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/full_adder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/Lab4/src/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/SLT_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLT_Mux
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/new/MultiBit_And_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiBit_Nor
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/B1ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B1ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.srcs/sources_1/imports/src/ALU_16Bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 51dab75c2ced4213a312f1aa3c65f70e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.B1ALU [b1alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiBit_Nor [multibit_nor_default]
Compiling architecture behavioral of entity xil_defaultlib.SLT_Mux [slt_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_test
Built simulation snapshot ALU_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav/xsim.dir/ALU_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 05 16:45:45 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Q:/ENGG3380-Labs/Lab4/Incremental_Test/Incremental_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_test_behav -key {Behavioral:sim_1:Functional:ALU_test} -tclbatch {ALU_test.tcl} -view {Q:/ENGG3380-Labs/Lab4/Incremental_Test/TestFile_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config Q:/ENGG3380-Labs/Lab4/Incremental_Test/TestFile_behav.wcfg
WARNING: Simulation object /TestFile/in1 was not found in the design.
WARNING: Simulation object /TestFile/in2 was not found in the design.
WARNING: Simulation object /TestFile/Cin was not found in the design.
WARNING: Simulation object /TestFile/Sel was not found in the design.
WARNING: Simulation object /TestFile/ALU_Out was not found in the design.
WARNING: Simulation object /TestFile/Zero was not found in the design.
WARNING: Simulation object /TestFile/OVF was not found in the design.
WARNING: Simulation object /TestFile/period was not found in the design.
WARNING: Simulation object /TestFile/Dwidth was not found in the design.
source ALU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 877.504 ; gain = 0.000
add_wave {{/ALU_test/in1_TB}} 
add_wave {{/ALU_test/in1_TB}} {{/ALU_test/in2_TB}} {{/ALU_test/Cin_TB}} {{/ALU_test/Sel_TB}} {{/ALU_test/ALU_Out_TB}} {{/ALU_test/Zero_TB}} {{/ALU_test/OVF_TB}} {{/ALU_test/period}} {{/ALU_test/Dwidth}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 975.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 975.160 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 05 16:51:21 2024...
