<profile>

<ReportVersion>
<Version>2016.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtex7</ProductFamily>
<Part>xc7vx690tffg1761-2</Part>
<TopModelName>CNN_forward</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<TargetInitiationInterval>1</TargetInitiationInterval>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.75</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1961747</Best-caseLatency>
<Average-caseLatency>1961747</Average-caseLatency>
<Worst-caseLatency>1961747</Worst-caseLatency>
<Interval-min>1961747</Interval-min>
<Interval-max>1961747</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>729</TripCount>
<Latency>1961739</Latency>
<IterationLatency>2691</IterationLatency>
<Loop1.1>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.1>
<Loop1.2>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.2>
<Loop1.3>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.3>
<Loop1.4>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.4>
<Loop1.5>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.5>
<Loop1.6>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.6>
<Loop1.7>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.7>
<Loop1.8>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.8>
<Loop1.9>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.9>
<Loop1.10>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.10>
<Loop1.11>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.11>
<Loop1.12>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.12>
<Loop1.13>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.13>
<Loop1.14>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.14>
<Loop1.15>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.15>
<Loop1.16>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.16>
<Loop1.17>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.17>
<Loop1.18>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.18>
<Loop1.19>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.19>
<Loop1.20>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.20>
<Loop1.21>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.21>
<Loop1.22>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.22>
<Loop1.23>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.23>
<Loop1.24>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.24>
<Loop1.25>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.25>
<Loop1.26>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.26>
<Loop1.27>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.27>
<Loop1.28>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.28>
<Loop1.29>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.29>
<Loop1.30>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.30>
<Loop1.31>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.31>
<Loop1.32>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.32>
<Loop1.33>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.33>
<Loop1.34>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.34>
<Loop1.35>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.35>
<Loop1.36>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.36>
<Loop1.37>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.37>
<Loop1.38>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.38>
<Loop1.39>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.39>
<Loop1.40>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.40>
<Loop1.41>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.41>
<Loop1.42>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.42>
<Loop1.43>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.43>
<Loop1.44>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.44>
<Loop1.45>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.45>
<Loop1.46>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.46>
<Loop1.47>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.47>
<Loop1.48>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.48>
<Loop1.49>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.49>
<Loop1.50>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.50>
<Loop1.51>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.51>
<Loop1.52>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.52>
<Loop1.53>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.53>
<Loop1.54>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.54>
<Loop1.55>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.55>
<Loop1.56>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.56>
<Loop1.57>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.57>
<Loop1.58>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.58>
<Loop1.59>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.59>
<Loop1.60>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.60>
<Loop1.61>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.61>
<Loop1.62>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.62>
<Loop1.63>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.63>
<Loop1.64>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.64>
<Loop1.65>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.65>
<Loop1.66>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.66>
<Loop1.67>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.67>
<Loop1.68>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.68>
<Loop1.69>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.69>
<Loop1.70>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.70>
<Loop1.71>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.71>
<Loop1.72>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.72>
<Loop1.73>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.73>
<Loop1.74>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.74>
<Loop1.75>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.75>
<Loop1.76>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.76>
<Loop1.77>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.77>
<Loop1.78>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.78>
<Loop1.79>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.79>
<Loop1.80>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.80>
<Loop1.81>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.81>
<Loop1.82>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.82>
<Loop1.83>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.83>
<Loop1.84>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.84>
<Loop1.85>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.85>
<Loop1.86>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.86>
<Loop1.87>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.87>
<Loop1.88>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.88>
<Loop1.89>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.89>
<Loop1.90>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.90>
<Loop1.91>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.91>
<Loop1.92>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.92>
<Loop1.93>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.93>
<Loop1.94>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.94>
<Loop1.95>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.95>
<Loop1.96>
<TripCount>9</TripCount>
<Latency>27</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.96>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>171</BRAM_18K>
<DSP48E>98</DSP48E>
<FF>11981</FF>
<LUT>17529</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>2940</BRAM_18K>
<DSP48E>3600</DSP48E>
<FF>866400</FF>
<LUT>433200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>CNN_forward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>CNN_forward</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_Addr_A</name>
<Object>data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_EN_A</name>
<Object>data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_WEN_A</name>
<Object>data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_Din_A</name>
<Object>data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4096</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_Dout_A</name>
<Object>data</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4096</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWADDR</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWLEN</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWSIZE</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWBURST</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWLOCK</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWCACHE</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWPROT</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWQOS</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWREGION</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_AWUSER</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WDATA</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WSTRB</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WLAST</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_WUSER</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARADDR</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARLEN</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARSIZE</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARBURST</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARLOCK</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARCACHE</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARPROT</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARQOS</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARREGION</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_ARUSER</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RDATA</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RLAST</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RUSER</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_RRESP</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_BVALID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_BREADY</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_BRESP</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_BID</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_res_BUSER</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>pool1_out7</name>
<Object>pool1_out7</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>30</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
