{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554236585887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554236585893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:23:05 2019 " "Processing started: Tue Apr 02 15:23:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554236585893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236585893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236585893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554236586568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554236586568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236596978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/trin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596983 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/trin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236596983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236596988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596993 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236596993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struc_behaviour " "Found design unit 1: register_file-struc_behaviour" {  } { { "register_file.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596998 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236596998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236596998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-struc_behaviour " "Found design unit 1: mux4to1-struc_behaviour" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597003 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-struc_behaviour " "Found design unit 1: instruction_memory-struc_behaviour" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597013 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-struc_behaviour " "Found design unit 1: instruction_decode-struc_behaviour" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597018 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597022 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/fulladd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-struc_behaviour " "Found design unit 1: dec4to16-struc_behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597027 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-LogicFunc " "Found design unit 1: dec2to4-LogicFunc" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597032 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_isa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_isa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_isa-behaviour " "Found design unit 1: add_isa-behaviour" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597043 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_isa " "Found entity 1: add_isa" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseOR-behaviour " "Found design unit 1: bitwiseOR-behaviour" {  } { { "bitwiseOR.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597048 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseOR " "Found entity 1: bitwiseOR" {  } { { "bitwiseOR.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseAND-behaviour " "Found design unit 1: bitwiseAND-behaviour" {  } { { "bitwiseAND.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597053 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseAND " "Found entity 1: bitwiseAND" {  } { { "bitwiseAND.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/bitwiseAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-struc_behaviour " "Found design unit 1: data_memory-struc_behaviour" {  } { { "data_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/data_memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597059 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behaviour " "Found design unit 1: andgate-behaviour" {  } { { "andgate.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/andgate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597064 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/andgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-behavior " "Found design unit 1: reg1-behavior" {  } { { "reg1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/reg1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597070 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg1.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/reg1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554236597070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_isa " "Elaborating entity \"add_isa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554236597146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_MEMREAD add_isa.vhd(29) " "Verilog HDL or VHDL warning at add_isa.vhd(29): object \"EX_MEM_MEMREAD\" assigned a value but never read" {  } { { "add_isa.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554236597148 "|add_isa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pc_mux1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pc_mux1\"" {  } { { "add_isa.vhd" "pc_mux1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:pc1 " "Elaborating entity \"regN\" for hierarchy \"regN:pc1\"" {  } { { "add_isa.vhd" "pc1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:addpc1 " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:addpc1\"" {  } { { "add_isa.vhd" "addpc1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_carry:addpc1\|fulladd:stage1 " "Elaborating entity \"fulladd\" for hierarchy \"ripple_carry:addpc1\|fulladd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/ripple_carry.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im1\"" {  } { { "add_isa.vhd" "im1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 instruction_memory:im1\|dec4to16:stage_dec " "Elaborating entity \"dec4to16\" for hierarchy \"instruction_memory:im1\|dec4to16:stage_dec\"" {  } { { "instruction_memory.vhd" "stage_dec" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 instruction_memory:im1\|dec4to16:stage_dec\|dec2to4:s1 " "Elaborating entity \"dec2to4\" for hierarchy \"instruction_memory:im1\|dec4to16:stage_dec\|dec2to4:s1\"" {  } { { "dec4to16.vhd" "s1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/dec4to16.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 instruction_memory:im1\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"instruction_memory:im1\|mux2to1:m0\"" {  } { { "instruction_memory.vhd" "m0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN instruction_memory:im1\|regN:r0 " "Elaborating entity \"regN\" for hierarchy \"instruction_memory:im1\|regN:r0\"" {  } { { "instruction_memory.vhd" "r0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin instruction_memory:im1\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"instruction_memory:im1\|trin:tri0\"" {  } { { "instruction_memory.vhd" "tri0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:id1 " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:id1\"" {  } { { "add_isa.vhd" "id1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt instruction_decode.vhd(21) " "Verilog HDL or VHDL warning at instruction_decode.vhd(21): object \"shamt\" assigned a value but never read" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554236597221 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] instruction_decode.vhd(68) " "Inferred latch for \"ALUOP\[0\]\" at instruction_decode.vhd(68)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597221 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] instruction_decode.vhd(68) " "Inferred latch for \"ALUOP\[1\]\" at instruction_decode.vhd(68)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597221 "|add_isa|instruction_decode:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_sub instruction_decode.vhd(59) " "Inferred latch for \"add_sub\" at instruction_decode.vhd(59)" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236597221 "|add_isa|instruction_decode:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf1\"" {  } { { "add_isa.vhd" "rf1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 register_file:rf1\|mux4to1:m0 " "Elaborating entity \"mux4to1\" for hierarchy \"register_file:rf1\|mux4to1:m0\"" {  } { { "register_file.vhd" "m0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin register_file:rf1\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"register_file:rf1\|trin:tri0\"" {  } { { "register_file.vhd" "tri0" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/register_file.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:ID_EX_ALUSRC7 " "Elaborating entity \"reg1\" for hierarchy \"reg1:ID_EX_ALUSRC7\"" {  } { { "add_isa.vhd" "ID_EX_ALUSRC7" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:ID_EX_ALUOP8 " "Elaborating entity \"regN\" for hierarchy \"regN:ID_EX_ALUOP8\"" {  } { { "add_isa.vhd" "ID_EX_ALUOP8" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "add_isa.vhd" "alu1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempcarryout alu.vhd(15) " "Verilog HDL or VHDL warning at alu.vhd(15): object \"tempcarryout\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554236597356 "|add_isa|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAND alu:alu1\|bitwiseAND:bitwiseAND1 " "Elaborating entity \"bitwiseAND\" for hierarchy \"alu:alu1\|bitwiseAND:bitwiseAND1\"" {  } { { "alu.vhd" "bitwiseAND1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOR alu:alu1\|bitwiseOR:bitwiseOR1 " "Elaborating entity \"bitwiseOR\" for hierarchy \"alu:alu1\|bitwiseOR:bitwiseOR1\"" {  } { { "alu.vhd" "bitwiseOR1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/alu.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm1\"" {  } { { "add_isa.vhd" "dm1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:branchandgate1 " "Elaborating entity \"andgate\" for hierarchy \"andgate:branchandgate1\"" {  } { { "add_isa.vhd" "branchandgate1" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/add_isa.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236597487 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[3\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[2\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[1\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_memory:dm1\|value1\[0\]\" " "Converted tri-state node \"data_memory:dm1\|value1\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[3\]\" " "Converted tri-state node \"register_file:rf1\|value1\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[2\]\" " "Converted tri-state node \"register_file:rf1\|value1\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[1\]\" " "Converted tri-state node \"register_file:rf1\|value1\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value1\[0\]\" " "Converted tri-state node \"register_file:rf1\|value1\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[3\]\" " "Converted tri-state node \"register_file:rf1\|value2\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[2\]\" " "Converted tri-state node \"register_file:rf1\|value2\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[1\]\" " "Converted tri-state node \"register_file:rf1\|value2\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf1\|value2\[0\]\" " "Converted tri-state node \"register_file:rf1\|value2\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[31\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[31\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[30\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[30\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[29\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[29\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[28\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[28\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[27\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[27\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[26\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[26\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[24\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[24\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[23\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[23\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[22\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[22\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[21\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[21\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[19\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[19\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[18\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[18\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[17\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[17\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[16\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[16\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[14\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[14\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[13\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[13\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[12\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[12\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[11\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[11\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[5\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[5\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[4\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[4\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[3\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[3\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[2\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[2\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[1\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[1\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im1\|output\[0\]\" " "Converted tri-state node \"instruction_memory:im1\|output\[0\]\" into a selector" {  } { { "regN.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/regN.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554236597911 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1554236597911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instruction_decode:id1\|ALUOP\[0\] " "LATCH primitive \"instruction_decode:id1\|ALUOP\[0\]\" is permanently disabled" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/Graham/Documents/GitHub/ECE374LAB6AND7/instruction_decode.vhd" 68 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1554236597971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554236598491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554236599043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554236599043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554236599107 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554236599107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554236599107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554236599107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554236599138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 15:23:19 2019 " "Processing ended: Tue Apr 02 15:23:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554236599138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554236599138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554236599138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554236599138 ""}
