#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2792e40 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -12;
v0x27c35a0_0 .net "ack_in", 0 0, v0x27c2de0_0;  1 drivers
v0x27c3660_0 .net "ack_out", 0 0, v0x27c15e0_0;  1 drivers
v0x27c3720_0 .net "command_timeout", 0 0, v0x27c16a0_0;  1 drivers
v0x27c3820_0 .net "enable_pts_wrapper", 0 0, v0x27c1850_0;  1 drivers
v0x27c38f0_0 .net "enable_stp_wrapper", 0 0, v0x27c1960_0;  1 drivers
v0x27c39e0_0 .net "idle_in", 0 0, v0x27c2e80_0;  1 drivers
v0x27c3ad0_0 .net "load_send", 0 0, v0x27c1ae0_0;  1 drivers
v0x27c3b70_0 .net "no_response", 0 0, v0x27c2f20_0;  1 drivers
v0x27c3c60_0 .net "pad_enable", 0 0, v0x27c1dd0_0;  1 drivers
v0x27c3d90_0 .net "pad_response", 135 0, v0x27c3020_0;  1 drivers
v0x27c3e30_0 .net "pad_state", 0 0, v0x27c1f70_0;  1 drivers
v0x27c3ed0_0 .net "reception_complete", 0 0, v0x27c30f0_0;  1 drivers
v0x27c3fc0_0 .net "reset", 0 0, v0x27c31e0_0;  1 drivers
v0x27c40b0_0 .net "reset_wrapper", 0 0, v0x27c2270_0;  1 drivers
v0x27c4150_0 .net "response", 135 0, v0x27c2420_0;  1 drivers
v0x27c41f0_0 .net "sd_clock", 0 0, v0x27c32b0_0;  1 drivers
v0x27c42e0_0 .net "strobe_in", 0 0, v0x27c3380_0;  1 drivers
v0x27c4490_0 .net "strobe_out", 0 0, v0x27c2700_0;  1 drivers
v0x27c4530_0 .net "transmission_complete", 0 0, v0x27c3420_0;  1 drivers
S_0x2792fc0 .scope module, "c1" "control_capa_fisica" 2 32, 3 2 0, S_0x2792e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 1 "no_response"
    .port_info 4 /INPUT 136 "pad_response"
    .port_info 5 /INPUT 1 "reception_complete"
    .port_info 6 /INPUT 1 "transmission_complete"
    .port_info 7 /OUTPUT 1 "ack_out"
    .port_info 8 /OUTPUT 1 "strobe_out"
    .port_info 9 /OUTPUT 136 "response"
    .port_info 10 /OUTPUT 1 "command_timeout"
    .port_info 11 /OUTPUT 1 "load_send"
    .port_info 12 /OUTPUT 1 "enable_pts_wrapper"
    .port_info 13 /OUTPUT 1 "enable_stp_wrapper"
    .port_info 14 /OUTPUT 1 "pad_state"
    .port_info 15 /OUTPUT 1 "pad_enable"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /INPUT 1 "sd_clock"
    .port_info 18 /OUTPUT 1 "reset_wrapper"
P_0x278f360 .param/l "idle" 0 3 59, C4<00000010>;
P_0x278f3a0 .param/l "load_command" 0 3 60, C4<00000100>;
P_0x278f3e0 .param/l "reset_state" 0 3 58, C4<00000001>;
P_0x278f420 .param/l "send_ack" 0 3 65, C4<10000000>;
P_0x278f460 .param/l "send_command" 0 3 61, C4<00001000>;
P_0x278f4a0 .param/l "send_response" 0 3 63, C4<00100000>;
P_0x278f4e0 .param/l "wait_ack" 0 3 64, C4<01000000>;
P_0x278f520 .param/l "wait_response" 0 3 62, C4<00010000>;
v0x278b8b0_0 .net "ack_in", 0 0, v0x27c2de0_0;  alias, 1 drivers
v0x27c15e0_0 .var "ack_out", 0 0;
v0x27c16a0_0 .var "command_timeout", 0 0;
v0x27c1770_0 .var/i "count", 31 0;
v0x27c1850_0 .var "enable_pts_wrapper", 0 0;
v0x27c1960_0 .var "enable_stp_wrapper", 0 0;
v0x27c1a20_0 .net "idle_in", 0 0, v0x27c2e80_0;  alias, 1 drivers
v0x27c1ae0_0 .var "load_send", 0 0;
v0x27c1ba0_0 .var "next_state", 7 0;
v0x27c1d10_0 .net "no_response", 0 0, v0x27c2f20_0;  alias, 1 drivers
v0x27c1dd0_0 .var "pad_enable", 0 0;
v0x27c1e90_0 .net "pad_response", 135 0, v0x27c3020_0;  alias, 1 drivers
v0x27c1f70_0 .var "pad_state", 0 0;
v0x27c2030_0 .var "problem", 0 0;
v0x27c20f0_0 .net "reception_complete", 0 0, v0x27c30f0_0;  alias, 1 drivers
v0x27c21b0_0 .net "reset", 0 0, v0x27c31e0_0;  alias, 1 drivers
v0x27c2270_0 .var "reset_wrapper", 0 0;
v0x27c2420_0 .var "response", 135 0;
v0x27c24c0_0 .net "sd_clock", 0 0, v0x27c32b0_0;  alias, 1 drivers
v0x27c2560_0 .var "state", 7 0;
v0x27c2640_0 .net "strobe_in", 0 0, v0x27c3380_0;  alias, 1 drivers
v0x27c2700_0 .var "strobe_out", 0 0;
v0x27c27c0_0 .net "transmission_complete", 0 0, v0x27c3420_0;  alias, 1 drivers
E_0x2796fe0 .event negedge, v0x27c24c0_0;
E_0x278f960/0 .event edge, v0x27c2560_0, v0x27c1a20_0, v0x27c2640_0, v0x27c27c0_0;
E_0x278f960/1 .event edge, v0x27c2030_0, v0x27c20f0_0, v0x27c1d10_0, v0x27c1e90_0;
E_0x278f960/2 .event edge, v0x278b8b0_0;
E_0x278f960 .event/or E_0x278f960/0, E_0x278f960/1, E_0x278f960/2;
E_0x2790590 .event posedge, v0x27c24c0_0;
S_0x27c2b80 .scope module, "valores" "probador" 2 30, 4 3 0, S_0x2792e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "strobe_in"
    .port_info 1 /OUTPUT 1 "ack_in"
    .port_info 2 /OUTPUT 1 "idle_in"
    .port_info 3 /OUTPUT 1 "no_response"
    .port_info 4 /OUTPUT 136 "pad_response"
    .port_info 5 /OUTPUT 1 "reception_complete"
    .port_info 6 /OUTPUT 1 "transmission_complete"
    .port_info 7 /OUTPUT 1 "reset"
    .port_info 8 /OUTPUT 1 "sd_clock"
v0x27c2de0_0 .var "ack_in", 0 0;
v0x27c2e80_0 .var "idle_in", 0 0;
v0x27c2f20_0 .var "no_response", 0 0;
v0x27c3020_0 .var "pad_response", 135 0;
v0x27c30f0_0 .var "reception_complete", 0 0;
v0x27c31e0_0 .var "reset", 0 0;
v0x27c32b0_0 .var "sd_clock", 0 0;
v0x27c3380_0 .var "strobe_in", 0 0;
v0x27c3420_0 .var "transmission_complete", 0 0;
    .scope S_0x27c2b80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2f20_0, 0, 1;
    %pushi/vec4 4294941081, 0, 32;
    %concati/vec4 4008609928, 0, 32;
    %concati/vec4 3722278775, 0, 32;
    %concati/vec4 3435947622, 0, 32;
    %concati/vec4 187, 0, 8;
    %store/vec4 v0x27c3020_0, 0, 136;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c32b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3420_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c3380_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c3420_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c30f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c2de0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 4 43 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x27c2b80;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x27c32b0_0;
    %nor/r;
    %store/vec4 v0x27c32b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2792fc0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x27c2560_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x2792fc0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1770_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x2792fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2030_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x2792fc0;
T_5 ;
    %wait E_0x2790590;
    %load/vec4 v0x27c1ba0_0;
    %assign/vec4 v0x27c2560_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2792fc0;
T_6 ;
    %wait E_0x278f960;
    %load/vec4 v0x27c2560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c15e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c2700_0, 0;
    %pushi/vec4 0, 0, 136;
    %assign/vec4 v0x27c2420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c2270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1dd0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c2270_0, 0;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x27c2640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.12 ;
T_6.10 ;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c1850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c1f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c1dd0_0, 0;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.14 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c1ae0_0, 0;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x27c27c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.18 ;
T_6.16 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c1960_0, 0;
    %load/vec4 v0x27c2030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c16a0_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c16a0_0, 0;
T_6.20 ;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x27c20f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x27c1d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.24 ;
T_6.22 ;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c2700_0, 0;
    %load/vec4 v0x27c1e90_0;
    %assign/vec4 v0x27c2420_0, 0;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.26 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c15e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c2700_0, 0;
    %pushi/vec4 0, 0, 136;
    %assign/vec4 v0x27c2420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c2270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c1dd0_0, 0;
    %load/vec4 v0x27c1a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x278b8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
T_6.30 ;
T_6.28 ;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c15e0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x27c1ba0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2792fc0;
T_7 ;
    %wait E_0x2796fe0;
    %load/vec4 v0x27c2560_0;
    %cmpi/ne 16, 0, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c1770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c2030_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27c1770_0;
    %cmpi/ne 136, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x27c1770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x27c1770_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c1770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c2030_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2792e40;
T_8 ;
    %vpi_call 2 25 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2792e40 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "control_capa_fisica.v";
    "probador.v";
