

================================================================
== Vivado HLS Report for 'split_hw_8'
================================================================
* Date:           Mon Jul  3 14:34:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  137|  137|  137|  137|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  136|  136|        17|          -|          -|     8|    no    |
        | + Loop 1.1  |    4|    4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2  |    8|    8|         2|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%str = alloca [8 x i8], align 1" [Chacha/chacha.cpp:30]   --->   Operation 9 'alloca' 'str' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:32]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%count_0 = phi i7 [ 0, %0 ], [ %count, %4 ]"   --->   Operation 11 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %4 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln32 = icmp eq i4 %i_0, -8" [Chacha/chacha.cpp:32]   --->   Operation 13 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [Chacha/chacha.cpp:32]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %5, label %2" [Chacha/chacha.cpp:32]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %count_0 to i6" [Chacha/chacha.cpp:32]   --->   Operation 17 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%count2 = or i6 %trunc_ln32, 6" [Chacha/chacha.cpp:34]   --->   Operation 18 'or' 'count2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %count2 to i7" [Chacha/chacha.cpp:34]   --->   Operation 19 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %3" [Chacha/chacha.cpp:35]   --->   Operation 20 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:48]   --->   Operation 21 'ret' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%count3_0 = phi i4 [ 0, %2 ], [ %count3, %hls_label_2 ]"   --->   Operation 22 'phi' 'count3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%count2_0 = phi i7 [ %zext_ln34, %2 ], [ %count2_1, %hls_label_2 ]"   --->   Operation 23 'phi' 'count2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %2 ], [ %j, %hls_label_2 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln35 = icmp eq i3 %j_0, -4" [Chacha/chacha.cpp:35]   --->   Operation 25 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 26 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [Chacha/chacha.cpp:35]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader.preheader, label %hls_label_2" [Chacha/chacha.cpp:35]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i7 %count2_0 to i8" [Chacha/chacha.cpp:35]   --->   Operation 29 'sext' 'sext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i7 %count2_0 to i64" [Chacha/chacha.cpp:37]   --->   Operation 30 'sext' 'sext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [64 x i8]* %key, i64 0, i64 %sext_ln37" [Chacha/chacha.cpp:37]   --->   Operation 31 'getelementptr' 'key_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [Chacha/chacha.cpp:37]   --->   Operation 32 'load' 'key_load' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln38_1 = or i8 %sext_ln35, 1" [Chacha/chacha.cpp:38]   --->   Operation 33 'or' 'or_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i8 %or_ln38_1 to i64" [Chacha/chacha.cpp:38]   --->   Operation 34 'sext' 'sext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr [64 x i8]* %key, i64 0, i64 %sext_ln38" [Chacha/chacha.cpp:38]   --->   Operation 35 'getelementptr' 'key_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [Chacha/chacha.cpp:38]   --->   Operation 36 'load' 'key_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%count2_1 = add i7 -2, %count2_0" [Chacha/chacha.cpp:40]   --->   Operation 37 'add' 'count2_1' <Predicate = (!icmp_ln35)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %count3_0 to i3" [Chacha/chacha.cpp:35]   --->   Operation 38 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [Chacha/chacha.cpp:35]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:36]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [Chacha/chacha.cpp:37]   --->   Operation 41 'load' 'key_load' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %count3_0 to i64" [Chacha/chacha.cpp:37]   --->   Operation 42 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%str_addr = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln37" [Chacha/chacha.cpp:37]   --->   Operation 43 'getelementptr' 'str_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.32ns)   --->   "store i8 %key_load, i8* %str_addr, align 1" [Chacha/chacha.cpp:37]   --->   Operation 44 'store' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%key_load_1 = load i8* %key_addr_1, align 1" [Chacha/chacha.cpp:38]   --->   Operation 45 'load' 'key_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln38 = or i3 %trunc_ln35, 1" [Chacha/chacha.cpp:38]   --->   Operation 46 'or' 'or_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %or_ln38 to i64" [Chacha/chacha.cpp:38]   --->   Operation 47 'zext' 'zext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%str_addr_1 = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln38" [Chacha/chacha.cpp:38]   --->   Operation 48 'getelementptr' 'str_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "store i8 %key_load_1, i8* %str_addr_1, align 1" [Chacha/chacha.cpp:38]   --->   Operation 49 'store' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%count3 = add i4 2, %count3_0" [Chacha/chacha.cpp:39]   --->   Operation 50 'add' 'count3' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [Chacha/chacha.cpp:41]   --->   Operation 51 'specregionend' 'empty_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %3" [Chacha/chacha.cpp:35]   --->   Operation 52 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [Chacha/chacha.cpp:44]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %tmp_s to i8" [Chacha/chacha.cpp:42]   --->   Operation 54 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:42]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j_1, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln42 = icmp eq i4 %j1_0, -8" [Chacha/chacha.cpp:42]   --->   Operation 57 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 58 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j1_0, 1" [Chacha/chacha.cpp:42]   --->   Operation 59 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %4, label %hls_label_3" [Chacha/chacha.cpp:42]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %j1_0 to i64" [Chacha/chacha.cpp:44]   --->   Operation 61 'zext' 'zext_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %j1_0 to i8" [Chacha/chacha.cpp:44]   --->   Operation 62 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln44 = add i8 %zext_ln42, %zext_ln44_1" [Chacha/chacha.cpp:44]   --->   Operation 63 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%str_addr_2 = getelementptr inbounds [8 x i8]* %str, i64 0, i64 %zext_ln44" [Chacha/chacha.cpp:44]   --->   Operation 64 'getelementptr' 'str_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.32ns)   --->   "%str_load = load i8* %str_addr_2, align 1" [Chacha/chacha.cpp:44]   --->   Operation 65 'load' 'str_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 4.64>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [Chacha/chacha.cpp:42]   --->   Operation 66 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:43]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i8 %add_ln44 to i64" [Chacha/chacha.cpp:44]   --->   Operation 68 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%new_arr_addr = getelementptr [64 x i8]* %new_arr, i64 0, i64 %zext_ln44_2" [Chacha/chacha.cpp:44]   --->   Operation 69 'getelementptr' 'new_arr_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (2.32ns)   --->   "%str_load = load i8* %str_addr_2, align 1" [Chacha/chacha.cpp:44]   --->   Operation 70 'load' 'str_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %str_load, i8* %new_arr_addr, align 1" [Chacha/chacha.cpp:44]   --->   Operation 71 'store' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)" [Chacha/chacha.cpp:45]   --->   Operation 72 'specregionend' 'empty_49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:42]   --->   Operation 73 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.87>
ST_8 : Operation 74 [1/1] (1.87ns)   --->   "%count = add i7 %count_0, 8" [Chacha/chacha.cpp:46]   --->   Operation 74 'add' 'count' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:32]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ new_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
str               (alloca           ) [ 001111111]
br_ln32           (br               ) [ 011111111]
count_0           (phi              ) [ 001111111]
i_0               (phi              ) [ 001111000]
icmp_ln32         (icmp             ) [ 001111111]
empty             (speclooptripcount) [ 000000000]
i                 (add              ) [ 011111111]
br_ln32           (br               ) [ 000000000]
trunc_ln32        (trunc            ) [ 000000000]
count2            (or               ) [ 000000000]
zext_ln34         (zext             ) [ 001111111]
br_ln35           (br               ) [ 001111111]
ret_ln48          (ret              ) [ 000000000]
count3_0          (phi              ) [ 000110000]
count2_0          (phi              ) [ 000100000]
j_0               (phi              ) [ 000100000]
icmp_ln35         (icmp             ) [ 001111111]
empty_46          (speclooptripcount) [ 000000000]
j                 (add              ) [ 001111111]
br_ln35           (br               ) [ 000000000]
sext_ln35         (sext             ) [ 000000000]
sext_ln37         (sext             ) [ 000000000]
key_addr          (getelementptr    ) [ 000110000]
or_ln38_1         (or               ) [ 000000000]
sext_ln38         (sext             ) [ 000000000]
key_addr_1        (getelementptr    ) [ 000110000]
count2_1          (add              ) [ 001111111]
trunc_ln35        (trunc            ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
specpipeline_ln36 (specpipeline     ) [ 000000000]
key_load          (load             ) [ 000000000]
zext_ln37         (zext             ) [ 000000000]
str_addr          (getelementptr    ) [ 000000000]
store_ln37        (store            ) [ 000000000]
key_load_1        (load             ) [ 000000000]
or_ln38           (or               ) [ 000000000]
zext_ln38         (zext             ) [ 000000000]
str_addr_1        (getelementptr    ) [ 000000000]
store_ln38        (store            ) [ 000000000]
count3            (add              ) [ 001111111]
empty_47          (specregionend    ) [ 000000000]
br_ln35           (br               ) [ 001111111]
tmp_s             (bitconcatenate   ) [ 000000000]
zext_ln42         (zext             ) [ 000000110]
br_ln42           (br               ) [ 001111111]
j1_0              (phi              ) [ 000000100]
icmp_ln42         (icmp             ) [ 001111111]
empty_48          (speclooptripcount) [ 000000000]
j_1               (add              ) [ 001111111]
br_ln42           (br               ) [ 000000000]
zext_ln44         (zext             ) [ 000000000]
zext_ln44_1       (zext             ) [ 000000000]
add_ln44          (add              ) [ 000000110]
str_addr_2        (getelementptr    ) [ 000000110]
tmp_4             (specregionbegin  ) [ 000000000]
specpipeline_ln43 (specpipeline     ) [ 000000000]
zext_ln44_2       (zext             ) [ 000000000]
new_arr_addr      (getelementptr    ) [ 000000000]
str_load          (load             ) [ 000000000]
store_ln44        (store            ) [ 000000000]
empty_49          (specregionend    ) [ 000000000]
br_ln42           (br               ) [ 001111111]
count             (add              ) [ 011111111]
br_ln32           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="new_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_arr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="str_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="str/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="key_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
<pin id="85" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/3 key_load_1/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="key_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="str_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="str_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="3" slack="0"/>
<pin id="107" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
<pin id="109" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/4 store_ln38/4 str_load/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="str_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="str_addr_1/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="str_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="str_addr_2/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="new_arr_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_arr_addr/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln44_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/7 "/>
</bind>
</comp>

<comp id="133" class="1005" name="count_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="count_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="7" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="count3_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count3_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="count3_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="4" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count3_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="count2_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="171" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="count2_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="count2_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count2_0/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j1_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j1_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln32_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln32_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="count2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="count2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln34_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln35_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln35_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln37_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln38_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln38_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="count2_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count2_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln35_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln37_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="or_ln38_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln38_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="count3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="1"/>
<pin id="287" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count3/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="2"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln42_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln42_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln44_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln44_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln44_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="1"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln44_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="count_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="4"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/8 "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln32_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln34_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="1"/>
<pin id="349" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln35_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="356" class="1005" name="j_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="361" class="1005" name="key_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="1"/>
<pin id="363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="key_addr_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="count2_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="count2_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="count3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="zext_ln42_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln42_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln44_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="400" class="1005" name="str_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="str_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="count_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="1"/>
<pin id="407" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="69" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="69" pin="7"/><net_sink comp="93" pin=4"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="93" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="149" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="149" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="137" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="182" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="182" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="172" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="172" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="172" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="157" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="157" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="157" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="145" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="193" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="193" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="193" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="322"><net_src comp="193" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="336"><net_src comp="133" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="200" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="206" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="350"><net_src comp="222" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="355"><net_src comp="226" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="232" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="364"><net_src comp="62" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="369"><net_src comp="75" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="374"><net_src comp="258" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="379"><net_src comp="284" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="384"><net_src comp="298" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="389"><net_src comp="302" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="308" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="398"><net_src comp="323" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="403"><net_src comp="112" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="408"><net_src comp="332" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: new_arr | {7 }
 - Input state : 
	Port: split_hw_8 : key | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		i : 1
		br_ln32 : 2
		trunc_ln32 : 1
		count2 : 2
		zext_ln34 : 2
	State 3
		icmp_ln35 : 1
		j : 1
		br_ln35 : 2
		sext_ln35 : 1
		sext_ln37 : 1
		key_addr : 2
		key_load : 3
		or_ln38_1 : 2
		sext_ln38 : 2
		key_addr_1 : 3
		key_load_1 : 4
		count2_1 : 1
	State 4
		str_addr : 1
		store_ln37 : 2
		or_ln38 : 1
		zext_ln38 : 1
		str_addr_1 : 2
		store_ln38 : 3
		empty_47 : 1
	State 5
		zext_ln42 : 1
	State 6
		icmp_ln42 : 1
		j_1 : 1
		br_ln42 : 2
		zext_ln44 : 1
		zext_ln44_1 : 1
		add_ln44 : 2
		str_addr_2 : 2
		str_load : 3
	State 7
		new_arr_addr : 1
		store_ln44 : 2
		empty_49 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_206      |    0    |    13   |
|          |      j_fu_232      |    0    |    12   |
|          |   count2_1_fu_258  |    0    |    15   |
|    add   |    count3_fu_284   |    0    |    13   |
|          |     j_1_fu_308     |    0    |    13   |
|          |   add_ln44_fu_323  |    0    |    15   |
|          |    count_fu_332    |    0    |    15   |
|----------|--------------------|---------|---------|
|          |  icmp_ln32_fu_200  |    0    |    9    |
|   icmp   |  icmp_ln35_fu_226  |    0    |    9    |
|          |  icmp_ln42_fu_302  |    0    |    9    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln32_fu_212 |    0    |    0    |
|          |  trunc_ln35_fu_264 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    count2_fu_216   |    0    |    0    |
|    or    |  or_ln38_1_fu_247  |    0    |    0    |
|          |   or_ln38_fu_273   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln34_fu_222  |    0    |    0    |
|          |  zext_ln37_fu_268  |    0    |    0    |
|          |  zext_ln38_fu_279  |    0    |    0    |
|   zext   |  zext_ln42_fu_298  |    0    |    0    |
|          |  zext_ln44_fu_314  |    0    |    0    |
|          | zext_ln44_1_fu_319 |    0    |    0    |
|          | zext_ln44_2_fu_328 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  sext_ln35_fu_238  |    0    |    0    |
|   sext   |  sext_ln37_fu_242  |    0    |    0    |
|          |  sext_ln38_fu_253  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_s_fu_290    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   123   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| str|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln44_reg_395 |    8   |
| count2_0_reg_169 |    7   |
| count2_1_reg_371 |    7   |
| count3_0_reg_157 |    4   |
|  count3_reg_376  |    4   |
|  count_0_reg_133 |    7   |
|   count_reg_405  |    7   |
|    i_0_reg_145   |    4   |
|     i_reg_342    |    4   |
| icmp_ln32_reg_338|    1   |
| icmp_ln35_reg_352|    1   |
| icmp_ln42_reg_386|    1   |
|   j1_0_reg_189   |    4   |
|    j_0_reg_178   |    3   |
|    j_1_reg_390   |    4   |
|     j_reg_356    |    3   |
|key_addr_1_reg_366|    6   |
| key_addr_reg_361 |    6   |
|str_addr_2_reg_400|    3   |
| zext_ln34_reg_347|    7   |
| zext_ln42_reg_381|    8   |
+------------------+--------+
|       Total      |   99   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_93 |  p0  |   3  |   3  |    9   ||    15   |
|  count_0_reg_133 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_145   |  p0  |   2  |   4  |    8   ||    9    |
| count3_0_reg_157 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   51   || 10.6597 ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   123  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   60   |    -   |
|  Register |    -   |    -   |   99   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   99   |   183  |    0   |
+-----------+--------+--------+--------+--------+--------+
