// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ov7670_grayscale_HH_
#define _ov7670_grayscale_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct ov7670_grayscale : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > inStream_V_V_TDATA;
    sc_in< sc_logic > inStream_V_V_TVALID;
    sc_out< sc_logic > inStream_V_V_TREADY;
    sc_out< sc_lv<8> > outStream_V_V_TDATA;
    sc_out< sc_logic > outStream_V_V_TVALID;
    sc_in< sc_logic > outStream_V_V_TREADY;


    // Module declarations
    ov7670_grayscale(sc_module_name name);
    SC_HAS_PROCESS(ov7670_grayscale);

    ~ov7670_grayscale();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_18;
    sc_signal< sc_lv<1> > grayscale_valid;
    sc_signal< sc_logic > inStream_V_V_TDATA_blk_n;
    sc_signal< sc_logic > outStream_V_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > grayscale_valid_load_load_fu_44_p1;
    sc_signal< sc_lv<1> > tmp_3_fu_48_p2;
    sc_signal< bool > ap_sig_43;
    sc_signal< sc_logic > ap_sig_ioackin_outStream_V_V_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_outStream_V_V_TREADY;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< bool > ap_sig_75;
    sc_signal< bool > ap_sig_39;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_st1_fsm_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_18();
    void thread_ap_sig_39();
    void thread_ap_sig_43();
    void thread_ap_sig_75();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_ioackin_outStream_V_V_TREADY();
    void thread_grayscale_valid_load_load_fu_44_p1();
    void thread_inStream_V_V_TDATA_blk_n();
    void thread_inStream_V_V_TREADY();
    void thread_outStream_V_V_TDATA();
    void thread_outStream_V_V_TDATA_blk_n();
    void thread_outStream_V_V_TVALID();
    void thread_tmp_3_fu_48_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
