Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto d8a8fc87e3a0483bb8092cc47d21bad7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ff_d [ff_d_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegisterSIPO [shiftregistersipo_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
