
module prom_coherente_pipelined(
	
	input clk,
	input reset,
	
	input data_in_valid,
	input signed [31:0] data_in,
	
	output data_out_valid,
	output signed [31:0] data_out
	
);

parameter M=2048;

reg [31:0] buffer [0:M];


endmodule


