CORE
../../verilog/SVA/sequence_first_match1.sv
--buechi --k-induction --bound 1
^\[.*\] first_match\(main\.x == 0\): PROVED$
^\[.*\] first_match\(main\.x == 0, main\.x\+\+\): PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
