`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 22.08.2026 12:18:03
// Design Name: 
// Module Name: clock_divider
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////




module clock_divider(
input clk,rst,enb,input [1:0] mode,
output reg  f_2,
output reg f_4,
output reg f_8,
output reg f_16
    );
    
    reg[3:0] counter_internal;
    always@(posedge clk) begin
       if(rst)
         counter_internal<=4'b0000;
       else if(enb) 
           counter_internal<=counter_internal+1'b1;
       else
           counter_internal<=counter_internal;
       end 
       
       always@(posedge clk) 
       begin       
       case(mode) 
         2'b00:
         begin
           f_2=counter_internal[0];
         end
         
         2'b01:
         begin
           f_4=counter_internal[1];
         end
         
         2'b10:
         begin
           f_8=counter_internal[2];
         end
         
         2'b11:
         begin
           f_16=counter_internal[3];
         end
         
         default:begin
         f_2<=0;
         f_4<=0;
         f_8<=0;
         f_16<=0;
         end
         endcase
       end
       
endmodule
