/* verilator lint_off PINMISSING */
module std_reg
  #(parameter width = 32,
    parameter reset_val = 0)
   (input wire [width-1:0] in,
    input wire write_en,
    input wire clk,
    // output
    output logic [width - 1:0] out,
    output logic done);

  always_ff @(posedge clk) begin
    if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

module std_const
  #(parameter width = 32,
    parameter value = 0)
   (input logic                valid,
    output logic               ready,
    output logic [width - 1:0] out,
    output logic               out_read_out);
  assign out = value;
  assign ready = valid;
  assign out_read_out = valid;
endmodule

module std_gt
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left > right;
endmodule

// Component Signature
module main (
      input wire clk,
      input wire go,
      output wire done
  );
  
  // Structure wire declarations
  wire const0_valid;
  wire [31:0] const0_out;
  wire const0_out_read_out;
  wire const0_ready;
  wire const1_valid;
  wire [31:0] const1_out;
  wire const1_out_read_out;
  wire const1_ready;
  wire const2_valid;
  wire [31:0] const2_out;
  wire const2_out_read_out;
  wire const2_ready;
  wire const3_valid;
  wire [31:0] const3_out;
  wire const3_out_read_out;
  wire const3_ready;
  wire const4_valid;
  wire [31:0] const4_out;
  wire const4_out_read_out;
  wire const4_ready;
  wire const5_valid;
  wire [31:0] const5_out;
  wire const5_out_read_out;
  wire const5_ready;
  wire [31:0] gt0_left;
  wire [31:0] gt0_right;
  wire gt0_out;
  wire [31:0] x_in;
  wire x_write_en;
  wire x_clk;
  wire [31:0] x_out;
  wire x_done;
  wire cond_computed0_in;
  wire cond_computed0_write_en;
  wire cond_computed0_clk;
  wire cond_computed0_out;
  wire cond_computed0_done;
  wire cond_stored0_in;
  wire cond_stored0_write_en;
  wire cond_stored0_clk;
  wire cond_stored0_out;
  wire cond_stored0_done;
  wire [31:0] fsm0_in;
  wire fsm0_write_en;
  wire fsm0_clk;
  wire [31:0] fsm0_out;
  wire fsm0_done;
  
  // Subcomponent Instances
  std_const #(32, 0) const0 (
      .out(const0_out),
      .out_read_out(const0_out_read_out),
      .ready(const0_ready)
  );
  
  std_const #(32, 1) const1 (
      .out(const1_out),
      .out_read_out(const1_out_read_out),
      .ready(const1_ready)
  );
  
  std_const #(32, 2) const2 (
      .out(const2_out),
      .out_read_out(const2_out_read_out),
      .ready(const2_ready)
  );
  
  std_const #(32, 1) const3 (
      .out(const3_out),
      .out_read_out(const3_out_read_out),
      .ready(const3_ready)
  );
  
  std_const #(32, 2) const4 (
      .out(const4_out),
      .out_read_out(const4_out_read_out),
      .ready(const4_ready)
  );
  
  std_const #(32, 4) const5 (
      .out(const5_out),
      .out_read_out(const5_out_read_out),
      .ready(const5_ready)
  );
  
  std_gt #(32) gt0 (
      .left(gt0_left),
      .right(gt0_right),
      .out(gt0_out)
  );
  
  std_reg #(32) x (
      .in(x_in),
      .write_en(x_write_en),
      .clk(clk),
      .out(x_out),
      .done(x_done)
  );
  
  std_reg #(1) cond_computed0 (
      .in(cond_computed0_in),
      .write_en(cond_computed0_write_en),
      .clk(clk),
      .out(cond_computed0_out),
      .done(cond_computed0_done)
  );
  
  std_reg #(1) cond_stored0 (
      .in(cond_stored0_in),
      .write_en(cond_stored0_write_en),
      .clk(clk),
      .out(cond_stored0_out),
      .done(cond_stored0_done)
  );
  
  std_reg #(32) fsm0 (
      .in(fsm0_in),
      .write_en(fsm0_write_en),
      .clk(clk),
      .out(fsm0_out),
      .done(fsm0_done)
  );
  
  // Input / output connections
  assign done = (fsm0_out == 32'd4) ? 1'd1 : '0;
  assign gt0_left = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? x_out : '0;
  assign gt0_right = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? const3_out : '0;
  assign x_in = (cond_computed0_out & !cond_stored0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? const5_out : (cond_computed0_out & cond_stored0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? const4_out : (fsm0_out == 32'd2 & !x_done & go) ? const2_out : (fsm0_out == 32'd1 & !x_done & go) ? const1_out : (fsm0_out == 32'd0 & !x_done & go) ? const0_out : '0;
  assign x_write_en = (fsm0_out == 32'd0 & !x_done & go | fsm0_out == 32'd1 & !x_done & go | fsm0_out == 32'd2 & !x_done & go | cond_computed0_out & cond_stored0_out & fsm0_out == 32'd3 & !((x_done)) & go | cond_computed0_out & !cond_stored0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? 1'd1 : '0;
  assign cond_computed0_in = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? 1'd1 : '0;
  assign cond_computed0_write_en = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? 1'd1 : '0;
  assign cond_stored0_in = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? gt0_out : '0;
  assign cond_stored0_write_en = (!cond_computed0_out & fsm0_out == 32'd3 & !((x_done)) & go) ? gt0_out : '0;
  assign fsm0_in = (fsm0_out == 32'd3 & (x_done) & go) ? 32'd4 : (fsm0_out == 32'd2 & x_done & go) ? 32'd3 : (fsm0_out == 32'd1 & x_done & go) ? 32'd2 : (fsm0_out == 32'd0 & x_done & go) ? 32'd1 : (fsm0_out == 32'd4) ? 32'd0 : '0;
  assign fsm0_write_en = (fsm0_out == 32'd0 & x_done & go | fsm0_out == 32'd1 & x_done & go | fsm0_out == 32'd2 & x_done & go | fsm0_out == 32'd3 & (x_done) & go | fsm0_out == 32'd4) ? 1'd1 : '0;
endmodule // end main