Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Oct 28 10:25:01 2021
| Host         : finn_dev_sss running 64-bit unknown
| Command      : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+---------------------------------------------+------------+
| Rule     | Severity | Description                                 | Violations |
+----------+----------+---------------------------------------------+------------+
| ULMTCS-1 | Warning  | Control Sets use limits recommend reduction | 1          |
+----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1056 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


