--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sine_gen.twx sine_gen.ncd -o sine_gen.twr sine_gen.pcf
-ucf BPC3003-Papilio_One-general.ucf

Design file:              sine_gen.ncd
Physical constraint file: sine_gen.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_in_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1681 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.163ns.
--------------------------------------------------------------------------------

Paths for end point counter/count_8 (SLICE_X31Y80.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_1 (FF)
  Destination:          counter/count_8 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.163ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_1 to counter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.587   counter/count<0>
                                                       counter/count_1
    SLICE_X33Y76.G3      net (fanout=2)        0.678   counter/count<1>
    SLICE_X33Y76.COUT    Topcyg                1.001   counter/old_count_1_add0000<0>
                                                       counter/count<1>_rt
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (4.950ns logic, 3.213ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_0 (FF)
  Destination:          counter/count_8 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_0 to counter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.XQ      Tcko                  0.591   counter/count<0>
                                                       counter/count_0
    SLICE_X33Y76.F3      net (fanout=2)        0.416   counter/count<0>
    SLICE_X33Y76.COUT    Topcyf                1.162   counter/old_count_1_add0000<0>
                                                       counter/Madd_old_count_1_add0000_lut<0>_INV_0
                                                       counter/Madd_old_count_1_add0000_cy<0>
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (5.115ns logic, 2.951ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_2 (FF)
  Destination:          counter/count_8 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.045ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_2 to counter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   counter/count<2>
                                                       counter/count_2
    SLICE_X33Y77.F2      net (fanout=2)        0.513   counter/count<2>
    SLICE_X33Y77.COUT    Topcyf                1.162   counter/old_count_1_add0000<2>
                                                       counter/count<2>_rt
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (4.997ns logic, 3.048ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/count_9 (SLICE_X31Y80.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_1 (FF)
  Destination:          counter/count_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.163ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_1 to counter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.587   counter/count<0>
                                                       counter/count_1
    SLICE_X33Y76.G3      net (fanout=2)        0.678   counter/count<1>
    SLICE_X33Y76.COUT    Topcyg                1.001   counter/old_count_1_add0000<0>
                                                       counter/count<1>_rt
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (4.950ns logic, 3.213ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_0 (FF)
  Destination:          counter/count_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_0 to counter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.XQ      Tcko                  0.591   counter/count<0>
                                                       counter/count_0
    SLICE_X33Y76.F3      net (fanout=2)        0.416   counter/count<0>
    SLICE_X33Y76.COUT    Topcyf                1.162   counter/old_count_1_add0000<0>
                                                       counter/Madd_old_count_1_add0000_lut<0>_INV_0
                                                       counter/Madd_old_count_1_add0000_cy<0>
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (5.115ns logic, 2.951ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_2 (FF)
  Destination:          counter/count_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.045ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_2 to counter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   counter/count<2>
                                                       counter/count_2
    SLICE_X33Y77.F2      net (fanout=2)        0.513   counter/count<2>
    SLICE_X33Y77.COUT    Topcyf                1.162   counter/old_count_1_add0000<2>
                                                       counter/count<2>_rt
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y80.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y80.CLK     Tsrck                 0.910   counter/count<8>
                                                       counter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (4.997ns logic, 3.048ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/count_10 (SLICE_X31Y81.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_1 (FF)
  Destination:          counter/count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.163ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_1 to counter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.YQ      Tcko                  0.587   counter/count<0>
                                                       counter/count_1
    SLICE_X33Y76.G3      net (fanout=2)        0.678   counter/count<1>
    SLICE_X33Y76.COUT    Topcyg                1.001   counter/old_count_1_add0000<0>
                                                       counter/count<1>_rt
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y81.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y81.CLK     Tsrck                 0.910   counter/count<10>
                                                       counter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (4.950ns logic, 3.213ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_0 (FF)
  Destination:          counter/count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.066ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_0 to counter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.XQ      Tcko                  0.591   counter/count<0>
                                                       counter/count_0
    SLICE_X33Y76.F3      net (fanout=2)        0.416   counter/count<0>
    SLICE_X33Y76.COUT    Topcyf                1.162   counter/old_count_1_add0000<0>
                                                       counter/Madd_old_count_1_add0000_lut<0>_INV_0
                                                       counter/Madd_old_count_1_add0000_cy<0>
                                                       counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<1>
    SLICE_X33Y77.COUT    Tbyp                  0.118   counter/old_count_1_add0000<2>
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y81.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y81.CLK     Tsrck                 0.910   counter/count<10>
                                                       counter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (5.115ns logic, 2.951ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/count_2 (FF)
  Destination:          counter/count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      8.045ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter/count_2 to counter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.XQ      Tcko                  0.591   counter/count<2>
                                                       counter/count_2
    SLICE_X33Y77.F2      net (fanout=2)        0.513   counter/count<2>
    SLICE_X33Y77.COUT    Topcyf                1.162   counter/old_count_1_add0000<2>
                                                       counter/count<2>_rt
                                                       counter/Madd_old_count_1_add0000_cy<2>
                                                       counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<3>
    SLICE_X33Y78.COUT    Tbyp                  0.118   counter/old_count_1_add0000<4>
                                                       counter/Madd_old_count_1_add0000_cy<4>
                                                       counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<5>
    SLICE_X33Y79.COUT    Tbyp                  0.118   counter/old_count_1_add0000<6>
                                                       counter/Madd_old_count_1_add0000_cy<6>
                                                       counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<7>
    SLICE_X33Y80.COUT    Tbyp                  0.118   counter/old_count_1_add0000<8>
                                                       counter/Madd_old_count_1_add0000_cy<8>
                                                       counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   counter/Madd_old_count_1_add0000_cy<9>
    SLICE_X33Y81.X       Tcinx                 0.462   counter/old_count_1_add0000<10>
                                                       counter/Madd_old_count_1_add0000_xor<10>
    SLICE_X32Y80.F1      net (fanout=1)        0.735   counter/old_count_1_add0000<10>
    SLICE_X32Y80.X       Tilo                  0.759   counter/clk_out_cmp_eq000039
                                                       counter/clk_out_cmp_eq000039
    SLICE_X32Y78.F3      net (fanout=1)        0.603   counter/clk_out_cmp_eq000039
    SLICE_X32Y78.X       Tilo                  0.759   counter/clk_out_cmp_eq0000
                                                       counter/clk_out_cmp_eq000064
    SLICE_X31Y81.SR      net (fanout=8)        1.197   counter/clk_out_cmp_eq0000
    SLICE_X31Y81.CLK     Tsrck                 0.910   counter/count<10>
                                                       counter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (4.997ns logic, 3.048ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_in_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/clk_out (SLICE_X30Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/clk_out (FF)
  Destination:          counter/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 31.250ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter/clk_out to counter/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y76.YQ      Tcko                  0.522   counter/clk_out
                                                       counter/clk_out
    SLICE_X30Y76.BY      net (fanout=12)       0.430   counter/clk_out
    SLICE_X30Y76.CLK     Tckdi       (-Th)    -0.152   counter/clk_out
                                                       counter/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/count_10 (SLICE_X31Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/count_10 (FF)
  Destination:          counter/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 31.250ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter/count_10 to counter/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y81.XQ      Tcko                  0.473   counter/count<10>
                                                       counter/count_10
    SLICE_X31Y81.F4      net (fanout=2)        0.344   counter/count<10>
    SLICE_X31Y81.CLK     Tckf        (-Th)    -0.801   counter/count<10>
                                                       counter/count<10>_rt.1
                                                       counter/Mcount_count_xor<10>
                                                       counter/count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (1.274ns logic, 0.344ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point counter/count_8 (SLICE_X31Y80.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/count_8 (FF)
  Destination:          counter/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 31.250ns
  Destination Clock:    clk_in_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter/count_8 to counter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.XQ      Tcko                  0.473   counter/count<8>
                                                       counter/count_8
    SLICE_X31Y80.F3      net (fanout=2)        0.348   counter/count<8>
    SLICE_X31Y80.CLK     Tckf        (-Th)    -0.801   counter/count<8>
                                                       counter/count<8>_rt.1
                                                       counter/Mcount_count_xor<8>
                                                       counter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_in_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: counter/clk_out/CLK
  Logical resource: counter/clk_out/CK
  Location pin: SLICE_X30Y76.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: counter/clk_out/CLK
  Logical resource: counter/clk_out/CK
  Location pin: SLICE_X30Y76.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: counter/clk_out/CLK
  Logical resource: counter/clk_out/CK
  Location pin: SLICE_X30Y76.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    8.163|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1681 paths, 0 nets, and 77 connections

Design statistics:
   Minimum period:   8.163ns{1}   (Maximum frequency: 122.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 26 17:50:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



