Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 17 21:46:25 2019
| Host         : DESKTOP-P7F927J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.105        0.000                      0                  116        0.078        0.000                      0                  116        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 33.333}       66.667          15.000          
  clk_out2_design_1_clk_wiz_0_0    {0.000 4.167}        8.333           120.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         63.817        0.000                      0                   47        0.078        0.000                      0                   47       32.833        0.000                       0                    31  
  clk_out2_design_1_clk_wiz_0_0          4.471        0.000                      0                   69        0.231        0.000                      0                   69        3.667        0.000                       0                    30  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.105        0.000                      0                    1        0.389        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       63.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.817ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/ram_enrd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.704ns (26.054%)  route 1.998ns (73.946%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 63.962 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681    -2.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          1.052    -0.661    design_1_i/ad_0/inst/ram_addr_wr[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    -0.537 r  design_1_i/ad_0/inst/ram_enrd_i_2/O
                         net (fo=1, routed)           0.946     0.409    design_1_i/ad_0/inst/ram_enrd_i_2_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.533 r  design_1_i/ad_0/inst/ram_enrd_i_1/O
                         net (fo=1, routed)           0.000     0.533    design_1_i/ad_0/inst/ram_enrd_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/ram_enrd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.565    63.962    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/ram_enrd_reg/C
                         clock pessimism              0.536    64.498    
                         clock uncertainty           -0.178    64.319    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.031    64.350    design_1_i/ad_0/inst/ram_enrd_reg
  -------------------------------------------------------------------
                         required time                         64.350    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 63.817    

Slack (MET) :             63.926ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_wr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.610ns (26.806%)  route 1.666ns (73.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 63.961 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681    -2.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          1.052    -0.661    design_1_i/ad_0/inst/ram_addr_wr[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.154    -0.507 r  design_1_i/ad_0/inst/addr_wr[4]_i_1/O
                         net (fo=1, routed)           0.613     0.107    design_1_i/ad_0/inst/p_0_in[4]
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.564    63.961    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[4]/C
                         clock pessimism              0.514    64.475    
                         clock uncertainty           -0.178    64.296    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.264    64.032    design_1_i/ad_0/inst/addr_wr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.032    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                 63.926    

Slack (MET) :             64.150ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.456ns (29.675%)  route 1.081ns (70.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.737ns = ( 63.930 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.678    -2.172    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y25         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  design_1_i/ad_0/inst/ram_data_reg[1]/Q
                         net (fo=1, routed)           1.081    -0.635    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.534    63.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.500    64.430    
                         clock uncertainty           -0.178    64.252    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.737    63.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.515    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                 64.150    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.317%)  route 1.048ns (69.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.737ns = ( 63.930 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.603    -2.247    design_1_i/ad_0/inst/adc_clk
    SLICE_X25Y24         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  design_1_i/ad_0/inst/ram_data_reg[6]/Q
                         net (fo=1, routed)           1.048    -0.743    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.534    63.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.500    64.430    
                         clock uncertainty           -0.178    64.252    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    63.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.515    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                 64.258    

Slack (MET) :             64.266ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_wr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.704ns (31.561%)  route 1.527ns (68.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 63.961 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681    -2.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          0.848    -0.865    design_1_i/ad_0/inst/ram_addr_wr[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124    -0.741 r  design_1_i/ad_0/inst/addr_wr[8]_i_2/O
                         net (fo=3, routed)           0.679    -0.062    design_1_i/ad_0/inst/addr_wr[8]_i_2_n_0
    SLICE_X32Y26         LUT3 (Prop_lut3_I0_O)        0.124     0.062 r  design_1_i/ad_0/inst/addr_wr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.062    design_1_i/ad_0/inst/p_0_in[7]
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.564    63.961    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[7]/C
                         clock pessimism              0.514    64.475    
                         clock uncertainty           -0.178    64.296    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.031    64.327    design_1_i/ad_0/inst/addr_wr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.327    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                 64.266    

Slack (MET) :             64.282ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_wr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.732ns (32.409%)  route 1.527ns (67.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 63.961 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681    -2.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          0.848    -0.865    design_1_i/ad_0/inst/ram_addr_wr[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124    -0.741 r  design_1_i/ad_0/inst/addr_wr[8]_i_2/O
                         net (fo=3, routed)           0.679    -0.062    design_1_i/ad_0/inst/addr_wr[8]_i_2_n_0
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.152     0.090 r  design_1_i/ad_0/inst/addr_wr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.090    design_1_i/ad_0/inst/p_0_in[8]
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.564    63.961    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[8]/C
                         clock pessimism              0.514    64.475    
                         clock uncertainty           -0.178    64.296    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.075    64.371    design_1_i/ad_0/inst/addr_wr_reg[8]
  -------------------------------------------------------------------
                         required time                         64.371    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                 64.282    

Slack (MET) :             64.315ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.456ns (31.524%)  route 0.991ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.737ns = ( 63.930 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.603    -2.247    design_1_i/ad_0/inst/adc_clk
    SLICE_X25Y24         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  design_1_i/ad_0/inst/ram_data_reg[7]/Q
                         net (fo=1, routed)           0.991    -0.800    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.534    63.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.500    64.430    
                         clock uncertainty           -0.178    64.252    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    63.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.515    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                 64.315    

Slack (MET) :             64.357ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_wr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.704ns (32.933%)  route 1.434ns (67.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 63.961 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681    -2.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          0.848    -0.865    design_1_i/ad_0/inst/ram_addr_wr[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124    -0.741 r  design_1_i/ad_0/inst/addr_wr[8]_i_2/O
                         net (fo=3, routed)           0.586    -0.155    design_1_i/ad_0/inst/addr_wr[8]_i_2_n_0
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.031 r  design_1_i/ad_0/inst/addr_wr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    design_1_i/ad_0/inst/p_0_in[6]
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.564    63.961    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[6]/C
                         clock pessimism              0.514    64.475    
                         clock uncertainty           -0.178    64.296    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)        0.029    64.325    design_1_i/ad_0/inst/addr_wr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.325    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                 64.357    

Slack (MET) :             64.359ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.333%)  route 0.872ns (65.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.737ns = ( 63.930 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.678    -2.172    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y25         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  design_1_i/ad_0/inst/ram_data_reg[0]/Q
                         net (fo=1, routed)           0.872    -0.844    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.534    63.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.500    64.430    
                         clock uncertainty           -0.178    64.252    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.737    63.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.515    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 64.359    

Slack (MET) :             64.375ns  (required time - arrival time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.456ns (32.943%)  route 0.928ns (67.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.737ns = ( 63.930 - 66.667 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.606    -2.244    design_1_i/ad_0/inst/adc_clk
    SLICE_X25Y27         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.788 r  design_1_i/ad_0/inst/ram_data_reg[4]/Q
                         net (fo=1, routed)           0.928    -0.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H4                   IBUF                         0.000    66.667 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162    67.829    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    60.700 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    62.305    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.396 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.534    63.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.500    64.430    
                         clock uncertainty           -0.178    64.252    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    63.515    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.515    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                 64.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.696%)  route 0.283ns (63.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.556    -0.770    design_1_i/ad_0/inst/adc_clk
    SLICE_X26Y29         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.606 r  design_1_i/ad_0/inst/ram_data_reg[5]/Q
                         net (fo=1, routed)           0.283    -0.323    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.770%)  route 0.308ns (65.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.768    design_1_i/ad_0/inst/adc_clk
    SLICE_X26Y31         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  design_1_i/ad_0/inst/ram_data_reg[3]/Q
                         net (fo=1, routed)           0.308    -0.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296    -0.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.888%)  route 0.241ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.583    -0.743    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  design_1_i/ad_0/inst/addr_rd_reg[1]/Q
                         net (fo=1, routed)           0.241    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.865    -1.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.456    -0.694    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_rd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.583    -0.743    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  design_1_i/ad_0/inst/addr_rd_reg[6]/Q
                         net (fo=1, routed)           0.245    -0.357    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.865    -1.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.456    -0.694    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.154%)  route 0.398ns (73.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.553    -0.773    design_1_i/ad_0/inst/adc_clk
    SLICE_X25Y26         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  design_1_i/ad_0/inst/ram_data_reg[2]/Q
                         net (fo=1, routed)           0.398    -0.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296    -0.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.616%)  route 0.266ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.581    -0.745    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.604 r  design_1_i/ad_0/inst/addr_wr_reg[4]/Q
                         net (fo=6, routed)           0.266    -0.337    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.487%)  route 0.268ns (65.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.583    -0.743    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y27         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  design_1_i/ad_0/inst/addr_wr_reg[0]/Q
                         net (fo=10, routed)          0.268    -0.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_rd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.581    -0.745    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.604 r  design_1_i/ad_0/inst/addr_wr_reg[2]/Q
                         net (fo=8, routed)           0.126    -0.478    design_1_i/ad_0/inst/ram_addr_wr[2]
    SLICE_X33Y25         FDRE                                         r  design_1_i/ad_0/inst/addr_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.847    -1.169    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y25         FDRE                                         r  design_1_i/ad_0/inst/addr_rd_reg[2]/C
                         clock pessimism              0.436    -0.733    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.070    -0.663    design_1_i/ad_0/inst/addr_rd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/addr_wr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_0/inst/addr_wr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.581    -0.745    design_1_i/ad_0/inst/adc_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.604 r  design_1_i/ad_0/inst/addr_wr_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.483    design_1_i/ad_0/inst/ram_addr_wr[6]
    SLICE_X32Y26         LUT4 (Prop_lut4_I0_O)        0.049    -0.434 r  design_1_i/ad_0/inst/addr_wr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.434    design_1_i/ad_0/inst/p_0_in[8]
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.848    -1.168    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y26         FDRE                                         r  design_1_i/ad_0/inst/addr_wr_reg[8]/C
                         clock pessimism              0.436    -0.732    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.107    -0.625    design_1_i/ad_0/inst/addr_wr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/ad_0/inst/ram_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.056%)  route 0.400ns (73.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.580    -0.746    design_1_i/ad_0/inst/adc_clk
    SLICE_X32Y25         FDRE                                         r  design_1_i/ad_0/inst/ram_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.605 r  design_1_i/ad_0/inst/ram_data_reg[0]/Q
                         net (fo=1, routed)           0.400    -0.205    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.862    -1.153    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.456    -0.697    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296    -0.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB18_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB18_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X33Y25     design_1_i/ad_0/inst/addr_rd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X33Y26     design_1_i/ad_0/inst/addr_rd_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X32Y25     design_1_i/ad_0/inst/addr_rd_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X25Y24     design_1_i/ad_0/inst/ram_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X25Y24     design_1_i/ad_0/inst/ram_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y25     design_1_i/ad_0/inst/addr_rd_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y26     design_1_i/ad_0/inst/addr_rd_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X32Y25     design_1_i/ad_0/inst/addr_rd_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X32Y25     design_1_i/ad_0/inst/addr_rd_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X25Y27     design_1_i/ad_0/inst/ram_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y25     design_1_i/ad_0/inst/addr_rd_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y26     design_1_i/ad_0/inst/addr_rd_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X32Y25     design_1_i/ad_0/inst/addr_rd_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y27     design_1_i/ad_0/inst/addr_rd_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X32Y25     design_1_i/ad_0/inst/addr_rd_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X33Y26     design_1_i/ad_0/inst/addr_rd_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.704ns (22.160%)  route 2.473ns (77.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 5.555 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.877     0.933    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.492     5.555    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[13]/C
                         clock pessimism              0.500     6.055    
                         clock uncertainty           -0.128     5.928    
    SLICE_X24Y29         FDRE (Setup_fdre_C_R)       -0.524     5.404    design_1_i/ad_tx_0/inst/bit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.704ns (22.160%)  route 2.473ns (77.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 5.555 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.877     0.933    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.492     5.555    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
                         clock pessimism              0.500     6.055    
                         clock uncertainty           -0.128     5.928    
    SLICE_X24Y29         FDRE (Setup_fdre_C_R)       -0.524     5.404    design_1_i/ad_tx_0/inst/bit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.704ns (22.160%)  route 2.473ns (77.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 5.555 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.877     0.933    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.492     5.555    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[15]/C
                         clock pessimism              0.500     6.055    
                         clock uncertainty           -0.128     5.928    
    SLICE_X24Y29         FDRE (Setup_fdre_C_R)       -0.524     5.404    design_1_i/ad_tx_0/inst/bit_timer_reg[15]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.210%)  route 2.466ns (77.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.870     0.926    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[1]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X24Y26         FDRE (Setup_fdre_C_R)       -0.524     5.400    design_1_i/ad_tx_0/inst/bit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.210%)  route 2.466ns (77.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.870     0.926    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[2]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X24Y26         FDRE (Setup_fdre_C_R)       -0.524     5.400    design_1_i/ad_tx_0/inst/bit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/bit_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.210%)  route 2.466ns (77.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606    -2.244    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.788 f  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.284    -0.504    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         LUT6 (Prop_lut6_I1_O)        0.124    -0.380 f  design_1_i/ad_tx_0/inst/bit_timer[15]_i_4/O
                         net (fo=2, routed)           0.312    -0.068    design_1_i/ad_tx_0/inst/bit_timer[15]_i_4_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124     0.056 r  design_1_i/ad_tx_0/inst/bit_timer[15]_i_1/O
                         net (fo=16, routed)          0.870     0.926    design_1_i/ad_tx_0/inst/bit_timer[15]_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[4]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X24Y26         FDRE (Setup_fdre_C_R)       -0.524     5.400    design_1_i/ad_tx_0/inst/bit_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.766ns (22.011%)  route 2.714ns (77.989%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.610    -2.240    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.722 f  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/Q
                         net (fo=2, routed)           0.811    -0.910    design_1_i/ad_tx_0/inst/bit_timer[14]
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.124    -0.786 f  design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2/O
                         net (fo=19, routed)          1.296     0.510    design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.634 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1/O
                         net (fo=9, routed)           0.607     1.240    design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.169     5.755    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.766ns (22.011%)  route 2.714ns (77.989%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.610    -2.240    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.722 f  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/Q
                         net (fo=2, routed)           0.811    -0.910    design_1_i/ad_tx_0/inst/bit_timer[14]
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.124    -0.786 f  design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2/O
                         net (fo=19, routed)          1.296     0.510    design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.634 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1/O
                         net (fo=9, routed)           0.607     1.240    design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.169     5.755    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.766ns (22.011%)  route 2.714ns (77.989%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.610    -2.240    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.722 f  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/Q
                         net (fo=2, routed)           0.811    -0.910    design_1_i/ad_tx_0/inst/bit_timer[14]
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.124    -0.786 f  design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2/O
                         net (fo=19, routed)          1.296     0.510    design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.634 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1/O
                         net (fo=9, routed)           0.607     1.240    design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.169     5.755    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.766ns (22.011%)  route 2.714ns (77.989%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 5.551 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.610    -2.240    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X24Y29         FDRE                                         r  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.722 f  design_1_i/ad_tx_0/inst/bit_timer_reg[14]/Q
                         net (fo=2, routed)           0.811    -0.910    design_1_i/ad_tx_0/inst/bit_timer[14]
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.124    -0.786 f  design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2/O
                         net (fo=19, routed)          1.296     0.510    design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     0.634 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1/O
                         net (fo=9, routed)           0.607     1.240    design_1_i/ad_tx_0/inst/FSM_onehot_state[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.488     5.551    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.500     6.051    
                         clock uncertainty           -0.128     5.924    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.169     5.755    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  4.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.556    -0.770    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.606 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.130    -0.476    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.437    -0.759    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.052    -0.707    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.553%)  route 0.190ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.190    -0.440    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[7]
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.075    -0.697    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/txd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.553    -0.773    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.609 r  design_1_i/ad_tx_0/inst/txd_reg/Q
                         net (fo=2, routed)           0.177    -0.431    design_1_i/ad_tx_0/inst/txd
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.386 r  design_1_i/ad_tx_0/inst/txd_i_1/O
                         net (fo=1, routed)           0.000    -0.386    design_1_i/ad_tx_0/inst/txd_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.819    -1.197    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/C
                         clock pessimism              0.424    -0.773    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.120    -0.653    design_1_i/ad_tx_0/inst/txd_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.524%)  route 0.167ns (50.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.167    -0.441    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[9]
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.059    -0.713    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.556    -0.770    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.606 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.418    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.373 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/ad_tx_0/inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.822    -1.194    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.424    -0.770    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.121    -0.649    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.213    -0.418    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.070    -0.702    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.216    -0.415    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[6]
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.072    -0.700    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.712%)  route 0.223ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.223    -0.408    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.066    -0.706    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.580%)  route 0.221ns (57.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.221    -0.387    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.820    -1.196    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.424    -0.772    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.063    -0.709    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.589%)  route 0.249ns (54.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554    -0.772    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.608 r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.249    -0.358    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg_n_0_[10]
    SLICE_X28Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  design_1_i/ad_tx_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/ad_tx_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.822    -1.194    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y27         FDRE                                         r  design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.437    -0.757    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.120    -0.637    design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y29     design_1_i/ad_tx_0/inst/bit_timer_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y29     design_1_i/ad_tx_0/inst/bit_timer_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y29     design_1_i/ad_tx_0/inst/bit_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y26     design_1_i/ad_tx_0/inst/bit_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y26     design_1_i/ad_tx_0/inst/bit_timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X26Y26     design_1_i/ad_tx_0/inst/bit_timer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y26     design_1_i/ad_tx_0/inst/bit_timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y27     design_1_i/ad_tx_0/inst/bit_timer_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y27     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X28Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X29Y26     design_1_i/ad_tx_0/inst/FSM_onehot_state_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_tx_0/inst/txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.254ns (33.385%)  route 2.502ns (66.615%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns = ( 5.549 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -5.631 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -3.946    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.850 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.653    -2.197    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882    -1.315 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.363     0.048    design_1_i/ad_tx_0/inst/tx_data[2]
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.172 r  design_1_i/ad_tx_0/inst/txd_i_4/O
                         net (fo=1, routed)           0.520     0.692    design_1_i/ad_tx_0/inst/txd_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     0.816 r  design_1_i/ad_tx_0/inst/txd_i_3/O
                         net (fo=1, routed)           0.619     1.435    design_1_i/ad_tx_0/inst/txd_i_3_n_0
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.124     1.559 r  design_1_i/ad_tx_0/inst/txd_i_1/O
                         net (fo=1, routed)           0.000     1.559    design_1_i/ad_tx_0/inst/txd_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    H4                   IBUF                         0.000     8.333 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.495    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     2.367 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     3.972    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.063 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          1.486     5.549    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/C
                         clock pessimism              0.336     5.885    
                         clock uncertainty           -0.298     5.587    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077     5.664    design_1_i/ad_tx_0/inst/txd_reg
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  4.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ad_tx_0/inst/txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.339ns (31.409%)  route 0.740ns (68.591%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.737ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.351    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.325 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.593    -0.732    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      0.204    -0.528 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.335    -0.193    design_1_i/ad_tx_0/inst/tx_data[6]
    SLICE_X29Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.148 r  design_1_i/ad_tx_0/inst/txd_i_5/O
                         net (fo=1, routed)           0.144    -0.004    design_1_i/ad_tx_0/inst/txd_i_5_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.041 r  design_1_i/ad_tx_0/inst/txd_i_3/O
                         net (fo=1, routed)           0.261     0.302    design_1_i/ad_tx_0/inst/txd_i_3_n_0
    SLICE_X28Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.347 r  design_1_i/ad_tx_0/inst/txd_i_1/O
                         net (fo=1, routed)           0.000     0.347    design_1_i/ad_tx_0/inst/txd_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.573 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -2.045    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.016 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=28, routed)          0.819    -1.197    design_1_i/ad_tx_0/inst/tx_clk
    SLICE_X28Y25         FDRE                                         r  design_1_i/ad_tx_0/inst/txd_reg/C
                         clock pessimism              0.737    -0.460    
                         clock uncertainty            0.298    -0.162    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.120    -0.042    design_1_i/ad_tx_0/inst/txd_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.389    





