{
  "module_name": "g12a-clkc.h",
  "hash_id": "35c96249ad6b4bdc036d21c45e4dffe79ea2ad9a6d844c98f0ad9846d35480d4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/g12a-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __G12A_CLKC_H\n#define __G12A_CLKC_H\n\n#define CLKID_SYS_PLL\t\t\t\t0\n#define CLKID_FIXED_PLL\t\t\t\t1\n#define CLKID_FCLK_DIV2\t\t\t\t2\n#define CLKID_FCLK_DIV3\t\t\t\t3\n#define CLKID_FCLK_DIV4\t\t\t\t4\n#define CLKID_FCLK_DIV5\t\t\t\t5\n#define CLKID_FCLK_DIV7\t\t\t\t6\n#define CLKID_GP0_PLL\t\t\t\t7\n#define CLKID_MPEG_SEL\t\t\t\t8\n#define CLKID_MPEG_DIV\t\t\t\t9\n#define CLKID_CLK81\t\t\t\t10\n#define CLKID_MPLL0\t\t\t\t11\n#define CLKID_MPLL1\t\t\t\t12\n#define CLKID_MPLL2\t\t\t\t13\n#define CLKID_MPLL3\t\t\t\t14\n#define CLKID_DDR\t\t\t\t15\n#define CLKID_DOS\t\t\t\t16\n#define CLKID_AUDIO_LOCKER\t\t\t17\n#define CLKID_MIPI_DSI_HOST\t\t\t18\n#define CLKID_ETH_PHY\t\t\t\t19\n#define CLKID_ISA\t\t\t\t20\n#define CLKID_PL301\t\t\t\t21\n#define CLKID_PERIPHS\t\t\t\t22\n#define CLKID_SPICC0\t\t\t\t23\n#define CLKID_I2C\t\t\t\t24\n#define CLKID_SANA\t\t\t\t25\n#define CLKID_SD\t\t\t\t26\n#define CLKID_RNG0\t\t\t\t27\n#define CLKID_UART0\t\t\t\t28\n#define CLKID_SPICC1\t\t\t\t29\n#define CLKID_HIU_IFACE\t\t\t\t30\n#define CLKID_MIPI_DSI_PHY\t\t\t31\n#define CLKID_ASSIST_MISC\t\t\t32\n#define CLKID_SD_EMMC_A\t\t\t\t33\n#define CLKID_SD_EMMC_B\t\t\t\t34\n#define CLKID_SD_EMMC_C\t\t\t\t35\n#define CLKID_AUDIO_CODEC\t\t\t36\n#define CLKID_AUDIO\t\t\t\t37\n#define CLKID_ETH\t\t\t\t38\n#define CLKID_DEMUX\t\t\t\t39\n#define CLKID_AUDIO_IFIFO\t\t\t40\n#define CLKID_ADC\t\t\t\t41\n#define CLKID_UART1\t\t\t\t42\n#define CLKID_G2D\t\t\t\t43\n#define CLKID_RESET\t\t\t\t44\n#define CLKID_PCIE_COMB\t\t\t\t45\n#define CLKID_PARSER\t\t\t\t46\n#define CLKID_USB\t\t\t\t47\n#define CLKID_PCIE_PHY\t\t\t\t48\n#define CLKID_AHB_ARB0\t\t\t\t49\n#define CLKID_AHB_DATA_BUS\t\t\t50\n#define CLKID_AHB_CTRL_BUS\t\t\t51\n#define CLKID_HTX_HDCP22\t\t\t52\n#define CLKID_HTX_PCLK\t\t\t\t53\n#define CLKID_BT656\t\t\t\t54\n#define CLKID_USB1_DDR_BRIDGE\t\t\t55\n#define CLKID_MMC_PCLK\t\t\t\t56\n#define CLKID_UART2\t\t\t\t57\n#define CLKID_VPU_INTR\t\t\t\t58\n#define CLKID_GIC\t\t\t\t59\n#define CLKID_SD_EMMC_A_CLK0\t\t\t60\n#define CLKID_SD_EMMC_B_CLK0\t\t\t61\n#define CLKID_SD_EMMC_C_CLK0\t\t\t62\n#define CLKID_SD_EMMC_A_CLK0_SEL\t\t63\n#define CLKID_SD_EMMC_A_CLK0_DIV\t\t64\n#define CLKID_SD_EMMC_B_CLK0_SEL\t\t65\n#define CLKID_SD_EMMC_B_CLK0_DIV\t\t66\n#define CLKID_SD_EMMC_C_CLK0_SEL\t\t67\n#define CLKID_SD_EMMC_C_CLK0_DIV\t\t68\n#define CLKID_MPLL0_DIV\t\t\t\t69\n#define CLKID_MPLL1_DIV\t\t\t\t70\n#define CLKID_MPLL2_DIV\t\t\t\t71\n#define CLKID_MPLL3_DIV\t\t\t\t72\n#define CLKID_MPLL_PREDIV\t\t\t73\n#define CLKID_HIFI_PLL\t\t\t\t74\n#define CLKID_FCLK_DIV2_DIV\t\t\t75\n#define CLKID_FCLK_DIV3_DIV\t\t\t76\n#define CLKID_FCLK_DIV4_DIV\t\t\t77\n#define CLKID_FCLK_DIV5_DIV\t\t\t78\n#define CLKID_FCLK_DIV7_DIV\t\t\t79\n#define CLKID_VCLK2_VENCI0\t\t\t80\n#define CLKID_VCLK2_VENCI1\t\t\t81\n#define CLKID_VCLK2_VENCP0\t\t\t82\n#define CLKID_VCLK2_VENCP1\t\t\t83\n#define CLKID_VCLK2_VENCT0\t\t\t84\n#define CLKID_VCLK2_VENCT1\t\t\t85\n#define CLKID_VCLK2_OTHER\t\t\t86\n#define CLKID_VCLK2_ENCI\t\t\t87\n#define CLKID_VCLK2_ENCP\t\t\t88\n#define CLKID_DAC_CLK\t\t\t\t89\n#define CLKID_AOCLK\t\t\t\t90\n#define CLKID_IEC958\t\t\t\t91\n#define CLKID_ENC480P\t\t\t\t92\n#define CLKID_RNG1\t\t\t\t93\n#define CLKID_VCLK2_ENCT\t\t\t94\n#define CLKID_VCLK2_ENCL\t\t\t95\n#define CLKID_VCLK2_VENCLMMC\t\t\t96\n#define CLKID_VCLK2_VENCL\t\t\t97\n#define CLKID_VCLK2_OTHER1\t\t\t98\n#define CLKID_FCLK_DIV2P5\t\t\t99\n#define CLKID_FCLK_DIV2P5_DIV\t\t\t100\n#define CLKID_FIXED_PLL_DCO\t\t\t101\n#define CLKID_SYS_PLL_DCO\t\t\t102\n#define CLKID_GP0_PLL_DCO\t\t\t103\n#define CLKID_HIFI_PLL_DCO\t\t\t104\n#define CLKID_DMA\t\t\t\t105\n#define CLKID_EFUSE\t\t\t\t106\n#define CLKID_ROM_BOOT\t\t\t\t107\n#define CLKID_RESET_SEC\t\t\t\t108\n#define CLKID_SEC_AHB_APB3\t\t\t109\n#define CLKID_VPU_0_SEL\t\t\t\t110\n#define CLKID_VPU_0_DIV\t\t\t\t111\n#define CLKID_VPU_0\t\t\t\t112\n#define CLKID_VPU_1_SEL\t\t\t\t113\n#define CLKID_VPU_1_DIV\t\t\t\t114\n#define CLKID_VPU_1\t\t\t\t115\n#define CLKID_VPU\t\t\t\t116\n#define CLKID_VAPB_0_SEL\t\t\t117\n#define CLKID_VAPB_0_DIV\t\t\t118\n#define CLKID_VAPB_0\t\t\t\t119\n#define CLKID_VAPB_1_SEL\t\t\t120\n#define CLKID_VAPB_1_DIV\t\t\t121\n#define CLKID_VAPB_1\t\t\t\t122\n#define CLKID_VAPB_SEL\t\t\t\t123\n#define CLKID_VAPB\t\t\t\t124\n#define CLKID_HDMI_PLL_DCO\t\t\t125\n#define CLKID_HDMI_PLL_OD\t\t\t126\n#define CLKID_HDMI_PLL_OD2\t\t\t127\n#define CLKID_HDMI_PLL\t\t\t\t128\n#define CLKID_VID_PLL\t\t\t\t129\n#define CLKID_VID_PLL_SEL\t\t\t130\n#define CLKID_VID_PLL_DIV\t\t\t131\n#define CLKID_VCLK_SEL\t\t\t\t132\n#define CLKID_VCLK2_SEL\t\t\t\t133\n#define CLKID_VCLK_INPUT\t\t\t134\n#define CLKID_VCLK2_INPUT\t\t\t135\n#define CLKID_VCLK_DIV\t\t\t\t136\n#define CLKID_VCLK2_DIV\t\t\t\t137\n#define CLKID_VCLK\t\t\t\t138\n#define CLKID_VCLK2\t\t\t\t139\n#define CLKID_VCLK_DIV2_EN\t\t\t140\n#define CLKID_VCLK_DIV4_EN\t\t\t141\n#define CLKID_VCLK_DIV6_EN\t\t\t142\n#define CLKID_VCLK_DIV12_EN\t\t\t143\n#define CLKID_VCLK2_DIV2_EN\t\t\t144\n#define CLKID_VCLK2_DIV4_EN\t\t\t145\n#define CLKID_VCLK2_DIV6_EN\t\t\t146\n#define CLKID_VCLK2_DIV12_EN\t\t\t147\n#define CLKID_VCLK_DIV1\t\t\t\t148\n#define CLKID_VCLK_DIV2\t\t\t\t149\n#define CLKID_VCLK_DIV4\t\t\t\t150\n#define CLKID_VCLK_DIV6\t\t\t\t151\n#define CLKID_VCLK_DIV12\t\t\t152\n#define CLKID_VCLK2_DIV1\t\t\t153\n#define CLKID_VCLK2_DIV2\t\t\t154\n#define CLKID_VCLK2_DIV4\t\t\t155\n#define CLKID_VCLK2_DIV6\t\t\t156\n#define CLKID_VCLK2_DIV12\t\t\t157\n#define CLKID_CTS_ENCI_SEL\t\t\t158\n#define CLKID_CTS_ENCP_SEL\t\t\t159\n#define CLKID_CTS_VDAC_SEL\t\t\t160\n#define CLKID_HDMI_TX_SEL\t\t\t161\n#define CLKID_CTS_ENCI\t\t\t\t162\n#define CLKID_CTS_ENCP\t\t\t\t163\n#define CLKID_CTS_VDAC\t\t\t\t164\n#define CLKID_HDMI_TX\t\t\t\t165\n#define CLKID_HDMI_SEL\t\t\t\t166\n#define CLKID_HDMI_DIV\t\t\t\t167\n#define CLKID_HDMI\t\t\t\t168\n#define CLKID_MALI_0_SEL\t\t\t169\n#define CLKID_MALI_0_DIV\t\t\t170\n#define CLKID_MALI_0\t\t\t\t171\n#define CLKID_MALI_1_SEL\t\t\t172\n#define CLKID_MALI_1_DIV\t\t\t173\n#define CLKID_MALI_1\t\t\t\t174\n#define CLKID_MALI\t\t\t\t175\n#define CLKID_MPLL_50M_DIV\t\t\t176\n#define CLKID_MPLL_50M\t\t\t\t177\n#define CLKID_SYS_PLL_DIV16_EN\t\t\t178\n#define CLKID_SYS_PLL_DIV16\t\t\t179\n#define CLKID_CPU_CLK_DYN0_SEL\t\t\t180\n#define CLKID_CPU_CLK_DYN0_DIV\t\t\t181\n#define CLKID_CPU_CLK_DYN0\t\t\t182\n#define CLKID_CPU_CLK_DYN1_SEL\t\t\t183\n#define CLKID_CPU_CLK_DYN1_DIV\t\t\t184\n#define CLKID_CPU_CLK_DYN1\t\t\t185\n#define CLKID_CPU_CLK_DYN\t\t\t186\n#define CLKID_CPU_CLK\t\t\t\t187\n#define CLKID_CPU_CLK_DIV16_EN\t\t\t188\n#define CLKID_CPU_CLK_DIV16\t\t\t189\n#define CLKID_CPU_CLK_APB_DIV\t\t\t190\n#define CLKID_CPU_CLK_APB\t\t\t191\n#define CLKID_CPU_CLK_ATB_DIV\t\t\t192\n#define CLKID_CPU_CLK_ATB\t\t\t193\n#define CLKID_CPU_CLK_AXI_DIV\t\t\t194\n#define CLKID_CPU_CLK_AXI\t\t\t195\n#define CLKID_CPU_CLK_TRACE_DIV\t\t\t196\n#define CLKID_CPU_CLK_TRACE\t\t\t197\n#define CLKID_PCIE_PLL_DCO\t\t\t198\n#define CLKID_PCIE_PLL_DCO_DIV2\t\t\t199\n#define CLKID_PCIE_PLL_OD\t\t\t200\n#define CLKID_PCIE_PLL\t\t\t\t201\n#define CLKID_VDEC_1_SEL\t\t\t202\n#define CLKID_VDEC_1_DIV\t\t\t203\n#define CLKID_VDEC_1\t\t\t\t204\n#define CLKID_VDEC_HEVC_SEL\t\t\t205\n#define CLKID_VDEC_HEVC_DIV\t\t\t206\n#define CLKID_VDEC_HEVC\t\t\t\t207\n#define CLKID_VDEC_HEVCF_SEL\t\t\t208\n#define CLKID_VDEC_HEVCF_DIV\t\t\t209\n#define CLKID_VDEC_HEVCF\t\t\t210\n#define CLKID_TS_DIV\t\t\t\t211\n#define CLKID_TS\t\t\t\t212\n#define CLKID_SYS1_PLL_DCO\t\t\t213\n#define CLKID_SYS1_PLL\t\t\t\t214\n#define CLKID_SYS1_PLL_DIV16_EN\t\t\t215\n#define CLKID_SYS1_PLL_DIV16\t\t\t216\n#define CLKID_CPUB_CLK_DYN0_SEL\t\t\t217\n#define CLKID_CPUB_CLK_DYN0_DIV\t\t\t218\n#define CLKID_CPUB_CLK_DYN0\t\t\t219\n#define CLKID_CPUB_CLK_DYN1_SEL\t\t\t220\n#define CLKID_CPUB_CLK_DYN1_DIV\t\t\t221\n#define CLKID_CPUB_CLK_DYN1\t\t\t222\n#define CLKID_CPUB_CLK_DYN\t\t\t223\n#define CLKID_CPUB_CLK\t\t\t\t224\n#define CLKID_CPUB_CLK_DIV16_EN\t\t\t225\n#define CLKID_CPUB_CLK_DIV16\t\t\t226\n#define CLKID_CPUB_CLK_DIV2\t\t\t227\n#define CLKID_CPUB_CLK_DIV3\t\t\t228\n#define CLKID_CPUB_CLK_DIV4\t\t\t229\n#define CLKID_CPUB_CLK_DIV5\t\t\t230\n#define CLKID_CPUB_CLK_DIV6\t\t\t231\n#define CLKID_CPUB_CLK_DIV7\t\t\t232\n#define CLKID_CPUB_CLK_DIV8\t\t\t233\n#define CLKID_CPUB_CLK_APB_SEL\t\t\t234\n#define CLKID_CPUB_CLK_APB\t\t\t235\n#define CLKID_CPUB_CLK_ATB_SEL\t\t\t236\n#define CLKID_CPUB_CLK_ATB\t\t\t237\n#define CLKID_CPUB_CLK_AXI_SEL\t\t\t238\n#define CLKID_CPUB_CLK_AXI\t\t\t239\n#define CLKID_CPUB_CLK_TRACE_SEL\t\t240\n#define CLKID_CPUB_CLK_TRACE\t\t\t241\n#define CLKID_GP1_PLL_DCO\t\t\t242\n#define CLKID_GP1_PLL\t\t\t\t243\n#define CLKID_DSU_CLK_DYN0_SEL\t\t\t244\n#define CLKID_DSU_CLK_DYN0_DIV\t\t\t245\n#define CLKID_DSU_CLK_DYN0\t\t\t246\n#define CLKID_DSU_CLK_DYN1_SEL\t\t\t247\n#define CLKID_DSU_CLK_DYN1_DIV\t\t\t248\n#define CLKID_DSU_CLK_DYN1\t\t\t249\n#define CLKID_DSU_CLK_DYN\t\t\t250\n#define CLKID_DSU_CLK_FINAL\t\t\t251\n#define CLKID_DSU_CLK\t\t\t\t252\n#define CLKID_CPU1_CLK\t\t\t\t253\n#define CLKID_CPU2_CLK\t\t\t\t254\n#define CLKID_CPU3_CLK\t\t\t\t255\n#define CLKID_SPICC0_SCLK_SEL\t\t\t256\n#define CLKID_SPICC0_SCLK_DIV\t\t\t257\n#define CLKID_SPICC0_SCLK\t\t\t258\n#define CLKID_SPICC1_SCLK_SEL\t\t\t259\n#define CLKID_SPICC1_SCLK_DIV\t\t\t260\n#define CLKID_SPICC1_SCLK\t\t\t261\n#define CLKID_NNA_AXI_CLK_SEL\t\t\t262\n#define CLKID_NNA_AXI_CLK_DIV\t\t\t263\n#define CLKID_NNA_AXI_CLK\t\t\t264\n#define CLKID_NNA_CORE_CLK_SEL\t\t\t265\n#define CLKID_NNA_CORE_CLK_DIV\t\t\t266\n#define CLKID_NNA_CORE_CLK\t\t\t267\n#define CLKID_MIPI_DSI_PXCLK_DIV\t\t268\n#define CLKID_MIPI_DSI_PXCLK_SEL\t\t269\n#define CLKID_MIPI_DSI_PXCLK\t\t\t270\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}