From 613430ff3230d0aef2ea415c4b526f3c9521e492 Mon Sep 17 00:00:00 2001
From: Jerome Brunet <jbrunet@baylibre.com>
Date: Tue, 14 Feb 2017 19:09:24 +0100
Subject: [PATCH 84/93] snd: meson: add hdmi control bits

NOT READY FOR ML

Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
---
 sound/soc/meson/aiu-i2s-dai.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/sound/soc/meson/aiu-i2s-dai.c b/sound/soc/meson/aiu-i2s-dai.c
index 6756848..1f9f3bf 100644
--- a/sound/soc/meson/aiu-i2s-dai.c
+++ b/sound/soc/meson/aiu-i2s-dai.c
@@ -55,8 +55,19 @@ struct aiu_i2s_dai {
 #define AIU_CLK_CTRL_ALRCLK_RIGHT_J		(2 << 8)
 #define AIU_CLK_CTRL_MORE_I2S_DIV_MASK		GENMASK(5, 0)
 #define AIU_CLK_CTRL_MORE_I2S_DIV(div)		((div - 1) << 0)
+#define AIU_CLK_CTRL_MORE_HDMI_TX_SEL_MASK	BIT(6)
+#define AIU_CLK_CTRL_MORE_HDMI_TX_I958_CLK	(0 << 6)
+#define AIU_CLK_CTRL_MORE_HDMI_TX_INT_CLK	(1 << 6)
 #define AIU_CODEC_DAC_LRCLK_CTRL_DIV_MASK	GENMASK(11, 0)
 #define AIU_CODEC_DAC_LRCLK_CTRL_DIV(div)	((div - 1) << 0)
+#define AIU_HDMI_CLK_DATA_CTRL_CLK_SEL_MASK	GENMASK(1, 0)
+#define AIU_HDMI_CLK_DATA_CTRL_CLK_DISABLE	(0 << 0)
+#define AIU_HDMI_CLK_DATA_CTRL_CLK_PCM		(1 << 0)
+#define AIU_HDMI_CLK_DATA_CTRL_CLK_I2S		(2 << 0)
+#define AIU_HDMI_CLK_DATA_CTRL_DATA_SEL_MASK	GENMASK(5, 4)
+#define AIU_HDMI_CLK_DATA_CTRL_DATA_MUTE	(0 << 4)
+#define AIU_HDMI_CLK_DATA_CTRL_DATA_PCM		(1 << 4)
+#define AIU_HDMI_CLK_DATA_CTRL_DATA_I2S		(2 << 4)
 #define AIU_I2S_DAC_CFG_PAYLOAD_SIZE_MASK	GENMASK(1, 0)
 #define AIU_I2S_DAC_CFG_AOCLK_32		(0 << 0)
 #define AIU_I2S_DAC_CFG_AOCLK_48		(2 << 0)
-- 
1.9.1

