#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023149349960 .scope module, "register_map" "register_map" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /OUTPUT 5 "clk_div";
    .port_info 7 /OUTPUT 16 "period";
    .port_info 8 /OUTPUT 16 "width";
    .port_info 9 /OUTPUT 16 "count";
    .port_info 10 /OUTPUT 1 "run_ppt";
    .port_info 11 /INPUT 16 "count_done";
    .port_info 12 /INPUT 1 "done";
o000002314934bed8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023149344270_0 .net "address", 3 0, o000002314934bed8;  0 drivers
o000002314934bf08 .functor BUFZ 1, C4<z>; HiZ drive
v0000023149343ff0_0 .net "clk", 0 0, o000002314934bf08;  0 drivers
v0000023149344130_0 .net "clk_div", 4 0, L_0000023149392f70;  1 drivers
v00000231493435f0_0 .net "count", 15 0, L_00000231493936f0;  1 drivers
o000002314934bf98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000023149344c70_0 .net "count_done", 15 0, o000002314934bf98;  0 drivers
o000002314934bfc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023149343910_0 .net "data_in", 7 0, o000002314934bfc8;  0 drivers
v00000231493449f0_0 .var "data_out", 7 0;
o000002314934c028 .functor BUFZ 1, C4<z>; HiZ drive
v0000023149343b90_0 .net "done", 0 0, o000002314934c028;  0 drivers
v0000023149344090 .array "memory", 0 15, 7 0;
v0000023149344450_0 .net "period", 15 0, L_0000023149392c50;  1 drivers
o000002314934c388 .functor BUFZ 1, C4<z>; HiZ drive
v0000023149344630_0 .net "rstn", 0 0, o000002314934c388;  0 drivers
v0000023149344a90_0 .net "run_ppt", 0 0, L_0000023149392750;  1 drivers
v0000023149342fb0_0 .net "width", 15 0, L_0000023149392930;  1 drivers
o000002314934c418 .functor BUFZ 1, C4<z>; HiZ drive
v0000023149343c30_0 .net "write_enable", 0 0, o000002314934c418;  0 drivers
E_0000023149340ce0/0 .event negedge, v0000023149344630_0;
E_0000023149340ce0/1 .event posedge, v0000023149343ff0_0;
E_0000023149340ce0 .event/or E_0000023149340ce0/0, E_0000023149340ce0/1;
v0000023149344090_0 .array/port v0000023149344090, 0;
L_0000023149392f70 .part v0000023149344090_0, 0, 5;
v0000023149344090_1 .array/port v0000023149344090, 1;
v0000023149344090_2 .array/port v0000023149344090, 2;
L_0000023149392c50 .concat [ 8 8 0 0], v0000023149344090_1, v0000023149344090_2;
v0000023149344090_3 .array/port v0000023149344090, 3;
v0000023149344090_4 .array/port v0000023149344090, 4;
L_0000023149392930 .concat [ 8 8 0 0], v0000023149344090_3, v0000023149344090_4;
v0000023149344090_5 .array/port v0000023149344090, 5;
v0000023149344090_6 .array/port v0000023149344090, 6;
L_00000231493936f0 .concat [ 8 8 0 0], v0000023149344090_5, v0000023149344090_6;
v0000023149344090_7 .array/port v0000023149344090, 7;
L_0000023149392750 .part v0000023149344090_7, 0, 1;
S_00000231493203b0 .scope module, "tb_tt_um_jk2102" "tb_tt_um_jk2102" 3 1;
 .timescale 0 0;
L_00000231493b2648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000231493935b0_0 .net/2u *"_ivl_0", 5 0, L_00000231493b2648;  1 drivers
v0000023149393470_0 .net *"_ivl_12", 5 0, L_0000023149393dd0;  1 drivers
v0000023149392110_0 .net *"_ivl_14", 0 0, L_0000023149392250;  1 drivers
o000002314934d828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000023149393010_0 name=_ivl_22
o000002314934d858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000231493931f0_0 name=_ivl_25
v00000231493926b0_0 .net *"_ivl_4", 5 0, L_0000023149393bf0;  1 drivers
v0000023149393c90_0 .net *"_ivl_6", 0 0, L_0000023149393d30;  1 drivers
v00000231493922f0_0 .var "clk_tb", 0 0;
v0000023149392a70_0 .var "ena_tb", 0 0;
v0000023149393830_0 .var "rst_n_tb", 0 0;
v0000023149392b10_0 .var "scl_out_tb", 0 0;
v0000023149392e30_0 .net "sda_in_tb", 0 0, L_0000023149392cf0;  1 drivers
v00000231493921b0_0 .net "sda_oe_tb", 0 0, L_0000023149391fd0;  1 drivers
v0000023149392ed0_0 .var "sda_out_tb", 0 0;
v00000231493938d0_0 .var "ui_in_tb", 7 0;
v0000023149392610_0 .net "uio_oe_tb", 7 0, L_0000023149392430;  1 drivers
v00000231493933d0_0 .net "uio_out_tb", 7 0, L_0000023149392390;  1 drivers
L_00000231493b2210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023149393510_0 .net "uo_out_tb", 7 0, L_00000231493b2210;  1 drivers
L_0000023149392bb0 .concat [ 1 1 6 0], v0000023149392b10_0, v0000023149392ed0_0, L_00000231493b2648;
L_0000023149393bf0 .part L_0000023149393ab0, 2, 6;
L_0000023149392cf0 .part L_0000023149393ab0, 1, 1;
L_0000023149393d30 .part L_0000023149393ab0, 0, 1;
L_0000023149393dd0 .part L_0000023149393b50, 2, 6;
L_0000023149391fd0 .part L_0000023149393b50, 1, 1;
L_0000023149392250 .part L_0000023149393b50, 0, 1;
L_0000023149392390 .concat [ 1 1 6 0], L_0000023149393d30, o000002314934d828, L_0000023149393bf0;
L_0000023149392430 .concat [ 1 1 6 0], L_0000023149392250, o000002314934d858, L_0000023149393dd0;
S_0000023149320540 .scope module, "dut" "tt_um_jk2102" 3 15, 4 4 0, S_00000231493203b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_00000231493b2180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000231492e3060 .functor AND 1, v0000023149392a70_0, L_00000231493b2180, C4<1>, C4<1>;
L_00000231493b2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390b00_0 .net/2u *"_ivl_0", 0 0, L_00000231493b2018;  1 drivers
v00000231493915a0_0 .net/2u *"_ivl_12", 0 0, L_00000231493b2180;  1 drivers
L_00000231493b2258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390100_0 .net/2u *"_ivl_24", 0 0, L_00000231493b2258;  1 drivers
L_00000231493b22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000231493911e0_0 .net/2u *"_ivl_26", 0 0, L_00000231493b22a0;  1 drivers
L_00000231493b22e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390240_0 .net/2u *"_ivl_28", 0 0, L_00000231493b22e8;  1 drivers
L_00000231493b2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149391820_0 .net/2u *"_ivl_30", 0 0, L_00000231493b2330;  1 drivers
L_00000231493b2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390420_0 .net/2u *"_ivl_32", 0 0, L_00000231493b2378;  1 drivers
L_00000231493b23c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000231493918c0_0 .net/2u *"_ivl_34", 0 0, L_00000231493b23c0;  1 drivers
L_00000231493b2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390560_0 .net/2u *"_ivl_36", 0 0, L_00000231493b2408;  1 drivers
L_00000231493b2450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390600_0 .net/2u *"_ivl_40", 0 0, L_00000231493b2450;  1 drivers
L_00000231493b2498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390ba0_0 .net/2u *"_ivl_42", 0 0, L_00000231493b2498;  1 drivers
L_00000231493b24e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390e20_0 .net/2u *"_ivl_44", 0 0, L_00000231493b24e0;  1 drivers
L_00000231493b2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149391140_0 .net/2u *"_ivl_46", 0 0, L_00000231493b2528;  1 drivers
L_00000231493b2570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390ec0_0 .net/2u *"_ivl_48", 0 0, L_00000231493b2570;  1 drivers
L_00000231493b25b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149391280_0 .net/2u *"_ivl_50", 0 0, L_00000231493b25b8;  1 drivers
v0000023149390880_0 .net *"_ivl_53", 0 0, L_0000023149392890;  1 drivers
L_00000231493b2600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149391320_0 .net/2u *"_ivl_54", 0 0, L_00000231493b2600;  1 drivers
v0000023149390ce0_0 .net "clk", 0 0, v00000231493922f0_0;  1 drivers
v00000231493909c0_0 .net "count_done", 15 0, L_00000231492e3920;  1 drivers
v0000023149390c40_0 .net "div_clk", 0 0, L_0000023149393970;  1 drivers
L_00000231493b21c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023149390f60_0 .net "done", 0 0, L_00000231493b21c8;  1 drivers
v0000023149391460_0 .net "ena", 0 0, v0000023149392a70_0;  1 drivers
v00000231493913c0_0 .net "pulse_out", 0 0, L_00000231492e3b50;  1 drivers
v0000023149391500_0 .net "reg_data_addr", 7 0, v0000023149342f10_0;  1 drivers
v0000023149391960_0 .net "reg_data_out", 7 0, v00000231493432d0_0;  1 drivers
v0000023149391640_0 .net "reg_write", 0 0, v00000231493437d0_0;  1 drivers
v0000023149391a00_0 .net "rst_n", 0 0, v0000023149393830_0;  1 drivers
v0000023149391aa0_0 .net "rstn_int", 0 0, L_0000023149393150;  1 drivers
v0000023149391b40_0 .net "run_controller", 0 0, L_00000231492e3060;  1 drivers
v00000231493930b0_0 .net "scl", 0 0, L_0000023149393a10;  1 drivers
v0000023149392570_0 .net "sda", 0 0, L_0000023149393e70;  1 drivers
v0000023149392070_0 .net "sda_out", 0 0, v0000023149390060_0;  1 drivers
v0000023149393290_0 .net "ui_in", 7 0, v00000231493938d0_0;  1 drivers
v0000023149393330_0 .net "uio_in", 7 0, L_0000023149392bb0;  1 drivers
v00000231493929d0_0 .net "uio_oe", 7 0, L_0000023149393b50;  1 drivers
v0000023149393790_0 .net "uio_out", 7 0, L_0000023149393ab0;  1 drivers
v0000023149393650_0 .net "uo_out", 7 0, L_00000231493b2210;  alias, 1 drivers
L_0000023149393150 .functor MUXZ 1, L_00000231493b2018, v0000023149393830_0, v0000023149392a70_0, C4<>;
L_0000023149393a10 .part L_0000023149392bb0, 0, 1;
L_0000023149393e70 .part L_0000023149392bb0, 1, 1;
LS_0000023149393ab0_0_0 .concat [ 1 1 1 1], L_00000231493b2408, v0000023149390060_0, L_00000231493b23c0, L_00000231493b2378;
LS_0000023149393ab0_0_4 .concat [ 1 1 1 1], L_00000231493b2330, L_00000231493b22e8, L_00000231493b22a0, L_00000231493b2258;
L_0000023149393ab0 .concat [ 4 4 0 0], LS_0000023149393ab0_0_0, LS_0000023149393ab0_0_4;
L_0000023149392890 .reduce/nor v0000023149390060_0;
LS_0000023149393b50_0_0 .concat [ 1 1 1 1], L_00000231493b2600, L_0000023149392890, L_00000231493b25b8, L_00000231493b2570;
LS_0000023149393b50_0_4 .concat [ 1 1 1 1], L_00000231493b2528, L_00000231493b24e0, L_00000231493b2498, L_00000231493b2450;
L_0000023149393b50 .concat [ 4 4 0 0], LS_0000023149393b50_0_0, LS_0000023149393b50_0_4;
S_00000231492ee770 .scope module, "clk_div_inst" "clock_divider" 4 32, 5 3 0, S_0000023149320540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
v00000231493444f0_0 .net "clk", 0 0, v00000231493922f0_0;  alias, 1 drivers
v0000023149344b30_0 .net "clk_out", 0 0, L_0000023149393970;  alias, 1 drivers
v0000023149343230_0 .var "counter", 31 0;
v0000023149344590_0 .net "rst_n", 0 0, L_0000023149393150;  alias, 1 drivers
L_00000231493b2060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000231493446d0_0 .net "sel", 4 0, L_00000231493b2060;  1 drivers
E_00000231493402a0/0 .event negedge, v0000023149344590_0;
E_00000231493402a0/1 .event posedge, v00000231493444f0_0;
E_00000231493402a0 .event/or E_00000231493402a0/0, E_00000231493402a0/1;
L_0000023149393970 .part/v v0000023149343230_0, L_00000231493b2060, 1;
S_00000231492ee900 .scope module, "i2c_slave_inst" "i2c_slave" 4 40, 6 3 0, S_0000023149320540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 8 "reg_data_in";
    .port_info 5 /OUTPUT 8 "reg_data_out";
    .port_info 6 /OUTPUT 8 "reg_data_addr";
    .port_info 7 /OUTPUT 1 "reg_write";
P_00000231492f6630 .param/l "ACK_ADDR" 1 6 20, C4<011>;
P_00000231492f6668 .param/l "ACK_DATA" 1 6 23, C4<110>;
P_00000231492f66a0 .param/l "ADDR" 1 6 19, C4<010>;
P_00000231492f66d8 .param/l "IDLE" 1 6 17, C4<000>;
P_00000231492f6710 .param/l "READ" 1 6 21, C4<100>;
P_00000231492f6748 .param/l "START" 1 6 18, C4<001>;
P_00000231492f6780 .param/l "STOPorSTART" 1 6 24, C4<111>;
P_00000231492f67b8 .param/l "WRITE" 1 6 22, C4<101>;
v0000023149344db0_0 .var "bit_count", 2 0;
v0000023149343690_0 .var "data_in", 7 0;
v0000023149344810_0 .var "data_out", 7 0;
v00000231493448b0_0 .var "next_bit_count", 2 0;
v0000023149344d10_0 .var "next_state", 2 0;
v0000023149343730_0 .var "reg_addr_or_data", 0 0;
v0000023149342f10_0 .var "reg_data_addr", 7 0;
L_00000231493b20a8 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0000023149343050_0 .net "reg_data_in", 7 0, L_00000231493b20a8;  1 drivers
v00000231493432d0_0 .var "reg_data_out", 7 0;
v00000231493437d0_0 .var "reg_write", 0 0;
v0000023149343870_0 .net "rstn", 0 0, L_0000023149393150;  alias, 1 drivers
v0000023149333830_0 .net "scl", 0 0, L_0000023149393a10;  alias, 1 drivers
v0000023149332d90_0 .net "sda", 0 0, L_0000023149393e70;  alias, 1 drivers
v0000023149390060_0 .var "sda_out", 0 0;
v0000023149390d80_0 .var "sda_read", 0 0;
v00000231493910a0_0 .var "slave_address", 6 0;
v00000231493902e0_0 .var "start_pattern", 0 0;
v0000023149390920_0 .var "state", 2 0;
v00000231493904c0_0 .var "stop_pattern", 0 0;
E_00000231493402e0/0 .event anyedge, v00000231493904c0_0, v00000231493902e0_0, v0000023149344810_0, v0000023149343690_0;
E_00000231493402e0/1 .event anyedge, v0000023149344db0_0, v0000023149332d90_0, v0000023149390920_0;
E_00000231493402e0 .event/or E_00000231493402e0/0, E_00000231493402e0/1;
E_00000231493406a0/0 .event negedge, v0000023149344590_0;
E_00000231493406a0/1 .event posedge, v0000023149333830_0;
E_00000231493406a0 .event/or E_00000231493406a0/0, E_00000231493406a0/1;
E_0000023149341be0 .event negedge, v0000023149344590_0, v0000023149333830_0;
E_0000023149341560/0 .event negedge, v0000023149344590_0;
E_0000023149341560/1 .event posedge, v0000023149332d90_0;
E_0000023149341560 .event/or E_0000023149341560/0, E_0000023149341560/1;
E_0000023149341720 .event negedge, v0000023149344590_0, v0000023149332d90_0;
S_00000231492f6800 .scope module, "pulse_counter_inst" "pulse_counter" 4 84, 7 2 0, S_0000023149320540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /OUTPUT 16 "count";
L_00000231492e3920 .functor BUFZ 16, v0000023149391dc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023149391c80_0 .net "clk", 0 0, L_0000023149393970;  alias, 1 drivers
v0000023149390740_0 .net "count", 15 0, L_00000231492e3920;  alias, 1 drivers
v0000023149391be0_0 .net "in_pulse", 0 0, L_00000231492e3b50;  alias, 1 drivers
v000002314938ffc0_0 .var "prev_pulse", 0 0;
v0000023149391dc0_0 .var "pulse_count", 15 0;
v00000231493901a0_0 .net "rst_n", 0 0, L_0000023149393150;  alias, 1 drivers
v00000231493907e0_0 .net "run", 0 0, L_00000231492e3060;  alias, 1 drivers
E_0000023149341a20/0 .event negedge, v0000023149344590_0;
E_0000023149341a20/1 .event posedge, v0000023149344b30_0;
E_0000023149341a20 .event/or E_0000023149341a20/0, E_0000023149341a20/1;
S_00000231492f8200 .scope module, "pulse_gen_inst" "pulse_generator" 4 74, 8 3 0, S_0000023149320540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 16 "pulse_period";
    .port_info 4 /INPUT 16 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
L_00000231492e3b50 .functor BUFZ 1, v00000231493906a0_0, C4<0>, C4<0>, C4<0>;
v0000023149391780_0 .net "clk", 0 0, L_0000023149393970;  alias, 1 drivers
v0000023149390380_0 .var "counter", 15 0;
v00000231493906a0_0 .var "pulse_active", 0 0;
v0000023149390a60_0 .net "pulse_out", 0 0, L_00000231492e3b50;  alias, 1 drivers
L_00000231493b20f0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023149391000_0 .net "pulse_period", 15 0, L_00000231493b20f0;  1 drivers
L_00000231493b2138 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000231493916e0_0 .net "pulse_width", 15 0, L_00000231493b2138;  1 drivers
v0000023149391d20_0 .net "rst_n", 0 0, L_0000023149393150;  alias, 1 drivers
v0000023149391e60_0 .net "run", 0 0, L_00000231492e3060;  alias, 1 drivers
S_00000231492ec380 .scope task, "send_byte" "send_byte" 3 130, 3 130 0, S_00000231493203b0;
 .timescale 0 0;
v0000023149392d90_0 .var "data", 7 0;
v00000231493924d0_0 .var/i "i", 31 0;
TD_tb_tt_um_jk2102.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000231493924d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000231493924d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %load/vec4 v0000023149392d90_0;
    %load/vec4 v00000231493924d0_0;
    %part/s 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %load/vec4 v00000231493924d0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000231493924d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %end;
    .scope S_0000023149349960;
T_1 ;
    %wait E_0000023149340ce0;
    %load/vec4 v0000023149344630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
T_1.0 ;
    %load/vec4 v0000023149343c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000023149343910_0;
    %load/vec4 v0000023149344270_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023149344090, 0, 4;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023149349960;
T_2 ;
    %wait E_0000023149340ce0;
    %load/vec4 v0000023149344630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000231493449f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023149344270_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023149344090, 4;
    %assign/vec4 v00000231493449f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000231492ee770;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023149343230_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000231492ee770;
T_4 ;
    %wait E_00000231493402a0;
    %load/vec4 v0000023149344590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023149343230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023149343230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023149343230_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000231492ee900;
T_5 ;
    %pushi/vec4 90, 0, 7;
    %store/vec4 v00000231493910a0_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023149344db0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_00000231492ee900;
T_6 ;
    %wait E_0000023149341720;
    %load/vec4 v0000023149343870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493902e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023149333830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231493902e0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493902e0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000231492ee900;
T_7 ;
    %wait E_0000023149341560;
    %load/vec4 v0000023149343870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493904c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023149333830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231493904c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493904c0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000231492ee900;
T_8 ;
    %wait E_0000023149341be0;
    %load/vec4 v0000023149343870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023149390920_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023149344db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023149390060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023149344810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023149342f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000231493432d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023149343730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493437d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023149344d10_0;
    %assign/vec4 v0000023149390920_0, 0;
    %load/vec4 v00000231493448b0_0;
    %assign/vec4 v0000023149344db0_0, 0;
    %load/vec4 v0000023149390d80_0;
    %assign/vec4 v0000023149390060_0, 0;
    %load/vec4 v0000023149390920_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000023149343050_0;
    %assign/vec4 v0000023149344810_0, 0;
T_8.2 ;
    %load/vec4 v0000023149390920_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000023149343730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000023149343690_0;
    %assign/vec4 v0000023149342f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493437d0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000023149343690_0;
    %assign/vec4 v00000231493432d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231493437d0_0, 0;
T_8.7 ;
    %load/vec4 v0000023149343730_0;
    %nor/r;
    %assign/vec4 v0000023149343730_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493437d0_0, 0;
T_8.5 ;
    %load/vec4 v0000023149390920_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023149344d10_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023149343730_0, 0;
T_8.8 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000231492ee900;
T_9 ;
    %wait E_00000231493406a0;
    %load/vec4 v0000023149343870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023149343690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023149390920_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023149390920_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000023149332d90_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000023149344db0_0;
    %assign/vec4/off/d v0000023149343690_0, 4, 5;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000231492ee900;
T_10 ;
    %wait E_00000231493402e0;
    %load/vec4 v0000023149390920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v00000231493902e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v0000023149344db0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v0000023149343690_0;
    %parti/s 7, 1, 2;
    %load/vec4 v00000231493910a0_0;
    %cmp/e;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.15 ;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000023149344db0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v0000023149343690_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %load/vec4 v0000023149344810_0;
    %load/vec4 v0000023149344db0_0;
    %part/u 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v0000023149344db0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
T_10.17 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0000023149344810_0;
    %load/vec4 v0000023149344db0_0;
    %part/u 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v0000023149344db0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0000023149344db0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.19 ;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v0000023149344db0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v0000023149344db0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149390d80_0, 0, 1;
    %load/vec4 v00000231493902e0_0;
    %load/vec4 v00000231493904c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v00000231493904c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v00000231493902e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000231493448b0_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023149344d10_0, 0, 3;
T_10.27 ;
T_10.25 ;
T_10.23 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000231492f8200;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023149390380_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231493906a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000231492f8200;
T_12 ;
    %wait E_0000023149341a20;
    %load/vec4 v0000023149391d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023149390380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493906a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023149391e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000023149390380_0;
    %load/vec4 v00000231493916e0_0;
    %cmp/u;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0000023149390380_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000023149390380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231493906a0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000023149390380_0;
    %load/vec4 v0000023149391000_0;
    %cmp/u;
    %jmp/0xz  T_12.6, 5;
    %load/vec4 v0000023149390380_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000023149390380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493906a0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023149390380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000231493906a0_0, 0;
T_12.7 ;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023149390380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000231493906a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000231492f6800;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023149391dc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002314938ffc0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_00000231492f6800;
T_14 ;
    %wait E_0000023149341a20;
    %load/vec4 v00000231493901a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023149391dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002314938ffc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000231493907e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000023149391be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v000002314938ffc0_0;
    %nor/r;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000023149391dc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000023149391dc0_0, 0;
T_14.4 ;
T_14.2 ;
    %load/vec4 v0000023149391be0_0;
    %assign/vec4 v000002314938ffc0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000231493203b0;
T_15 ;
    %delay 5, 0;
    %load/vec4 v00000231493922f0_0;
    %inv;
    %store/vec4 v00000231493922f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000231493203b0;
T_16 ;
    %vpi_call 3 36 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023149320540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231493922f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149393830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392a70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000231493938d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149393830_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392a70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %pushi/vec4 181, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000023149392d90_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_00000231492ec380;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023149392ed0_0, 0, 1;
    %delay 25, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149392a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023149393830_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 127 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../src/register_map.v";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
