$date
	Sun Oct 23 03:20:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#674576
b10001 !
1"
#674578
b10001 &
b10001 %
1$
#674579
0"
#674582
b110100 &
b110100 %
#674586
b11010 &
b11010 %
#674590
b1101 &
b1101 %
#674594
b101000 &
b101000 %
#674598
b10100 &
b10100 %
#674602
b1010 &
b1010 %
#674606
b101 &
b101 %
#674610
b10000 &
b10000 %
#674614
b1000 &
b1000 %
#674618
b100 &
b100 %
#674622
b10 &
b10 %
#674626
b1 &
b1 %
1#
#674630
b0 &
0#
b0 %
0$
#1692378
b11100 &
b11100 %
1$
b11100 !
1"
#1692379
0"
#1692382
b1110 &
b1110 %
#1692386
b111 &
b111 %
#1692390
b10110 &
b10110 %
#1692394
b1011 &
b1011 %
#1692398
b100010 &
b100010 %
#1692402
b10001 &
b10001 %
#1692406
b110100 &
b110100 %
#1692410
b11010 &
b11010 %
#1692414
b1101 &
b1101 %
#1692418
b101000 &
b101000 %
#1692422
b10100 &
b10100 %
#1692426
b1010 &
b1010 %
#1692430
b101 &
b101 %
#1692434
b10000 &
b10000 %
#1692438
b1000 &
b1000 %
#1692442
b100 &
b100 %
#1692446
b10 &
b10 %
#1692450
b1 &
b1 %
1#
#1692454
b0 &
0#
b0 %
0$
#2662713
b10000 !
1"
#2662714
b10000 &
b10000 %
1$
#2662715
0"
#2662718
b1000 &
b1000 %
#2662722
b100 &
b100 %
#2662726
b10 &
b10 %
#2662730
b1 &
b1 %
1#
#2662734
b0 &
0#
b0 %
0$
#4500012
