
---------- Begin Simulation Statistics ----------
final_tick                               1252673613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702416                       # Number of bytes of host memory used
host_op_rate                                    64862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22214.63                       # Real time elapsed on the host
host_tick_rate                               56389578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436672499                       # Number of instructions simulated
sim_ops                                    1440876256                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.252674                       # Number of seconds simulated
sim_ticks                                1252673613000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.348593                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176602919                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           202181755                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13376035                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        272015793                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21582305                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23045713                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1463408                       # Number of indirect misses.
system.cpu0.branchPred.lookups              344436632                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187970                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100284                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8725634                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329549023                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34507257                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61956881                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316566855                       # Number of instructions committed
system.cpu0.commit.committedOps            1318670437                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2327949673                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566451                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306622                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1668457134     71.67%     71.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    408682867     17.56%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85863920      3.69%     92.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88533788      3.80%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25080845      1.08%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8841118      0.38%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3807868      0.16%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4174876      0.18%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34507257      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2327949673                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143944                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273938221                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173549                       # Number of loads committed
system.cpu0.commit.membars                    4203744                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203750      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742074726     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273825     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186469     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318670437                       # Class of committed instruction
system.cpu0.commit.refs                     558460318                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316566855                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318670437                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.899282                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.899282                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            406809678                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4701915                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           175930470                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1402109802                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944285732                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975526202                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8737698                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8050900                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5835995                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  344436632                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                247786815                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1392386058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4999739                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1417828602                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26776200                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137745                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         935420861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         198185224                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567011                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2341195305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1326650809     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               751960827     32.12%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156340521      6.68%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89434688      3.82%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7670396      0.33%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4831875      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  100878      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101628      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103683      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2341195305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      159336228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8836936                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335652941                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546866                       # Inst execution rate
system.cpu0.iew.exec_refs                   585923482                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155829456                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              340845435                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430232089                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106214                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3208855                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           157869334                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1380575902                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430094026                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8985189                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1367454729                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1846628                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5846882                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8737698                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9964007                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179770                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19682834                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26656                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12316                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4783194                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25058540                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4582565                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12316                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       718796                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8118140                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                573351348                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1356289419                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.902211                       # average fanout of values written-back
system.cpu0.iew.wb_producers                517283900                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542400                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1356346002                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1677970430                       # number of integer regfile reads
system.cpu0.int_regfile_writes              874471166                       # number of integer regfile writes
system.cpu0.ipc                              0.526515                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.526515                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205626      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            768186806     55.81%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833033      0.86%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100427      0.15%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434702008     31.58%     88.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155411973     11.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1376439919                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2674781                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001943                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 428050     16.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1866018     69.76%     85.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380711     14.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1374909026                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5096866752                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1356289373                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1442493289                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1374265787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1376439919                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61905461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116923                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           344                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24675970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2341195305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.587922                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802215                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1335913155     57.06%     57.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703834113     30.06%     87.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250417130     10.70%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39386237      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6947097      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3044385      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1106496      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             409990      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             136702      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2341195305                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550459                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17794845                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1720559                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430232089                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          157869334                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2500531533                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4816115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              366492257                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208477                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14396248                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956203595                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9163563                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12936                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1709951762                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1392543504                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          903175125                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                968207929                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16965626                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8737698                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41388398                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57966640                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1709951722                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        165428                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5896                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30556031                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5890                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3674045606                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2774516164                       # The number of ROB writes
system.cpu0.timesIdled                       29801599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.829873                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20004393                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22024024                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2704288                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29731310                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1025160                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1036556                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11396                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34111449                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48062                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1928864                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126464                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3400880                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13745164                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120105644                       # Number of instructions committed
system.cpu1.commit.committedOps             122205819                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    426420278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.286585                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    374576322     87.84%     87.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25962065      6.09%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9718254      2.28%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7511672      1.76%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2026114      0.48%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       725033      0.17%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2163997      0.51%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       335941      0.08%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3400880      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    426420278                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799055                       # Number of function calls committed.
system.cpu1.commit.int_insts                116642168                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181576                       # Number of loads committed
system.cpu1.commit.membars                    4200115                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200115      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76693933     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281572     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9030055      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122205819                       # Class of committed instruction
system.cpu1.commit.refs                      41311639                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120105644                       # Number of Instructions Simulated
system.cpu1.committedOps                    122205819                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.579088                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.579088                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            333811499                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               852973                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19253458                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             142419084                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22752615                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65862135                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1929980                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1919451                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5008371                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34111449                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20881482                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    404185733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               189405                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     146498309                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5410808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079353                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22473462                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21029553                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.340798                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         429364600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.346090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.768649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               334964370     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                59656639     13.89%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19324356      4.50%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11884368      2.77%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3096252      0.72%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  377351      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   60478      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     567      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           429364600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         504089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2019528                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30070104                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.306022                       # Inst execution rate
system.cpu1.iew.exec_refs                    45013092                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11469304                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              282314354                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34249457                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100652                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1915711                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11765988                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          135914909                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33543788                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983964                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131549351                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1458044                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4171642                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1929980                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8094160                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          703198                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        19253                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1445                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         7920                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4067881                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       635925                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1445                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521990                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1497538                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 72454704                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130090227                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.868655                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 62938152                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.302628                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130132659                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               167050909                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87483321                       # number of integer regfile writes
system.cpu1.ipc                              0.279401                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.279401                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200219      3.15%      3.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83787148     62.75%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36095065     27.03%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9450737      7.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             133533315                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2682954                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020092                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 474752     17.70%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1787463     66.62%     84.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               420737     15.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132016036                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         699239358                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130090215                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149625099                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 129613951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                133533315                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300958                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13709089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           125200                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           293                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5647626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    429364600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.311002                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.788981                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          347697568     80.98%     80.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50372835     11.73%     92.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19941307      4.64%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5768347      1.34%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3644966      0.85%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             800168      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             676667      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             369817      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              92925      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      429364600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.310637                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13278335                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1190106                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34249457                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11765988                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       429868689                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2075473647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              305758663                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81714316                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14222762                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26229395                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3029372                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28489                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178356308                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             140284593                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           94541512                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65750551                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11440034                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1929980                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29666980                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12827196                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       178356296                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29031                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               594                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30261478                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   558970095                       # The number of ROB reads
system.cpu1.rob.rob_writes                  274851989                       # The number of ROB writes
system.cpu1.timesIdled                           8558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8318285                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8122                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8358068                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                194492                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11062008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22035424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2369442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126911                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69842126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5304931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139691637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5431842                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8439858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3758785                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7214503                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2621501                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2621495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8439858                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33096777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33096777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    948488832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               948488832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11062136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11062136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11062136                       # Request fanout histogram
system.membus.respLayer1.occupancy        57337184460                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39892703612                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    267562444.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   424388169.308877                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       186000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1003549500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1250265551000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2408062000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    211154422                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       211154422                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    211154422                       # number of overall hits
system.cpu0.icache.overall_hits::total      211154422                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36632393                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36632393                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36632393                       # number of overall misses
system.cpu0.icache.overall_misses::total     36632393                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479371638495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479371638495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479371638495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479371638495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    247786815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    247786815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    247786815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    247786815                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147838                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147838                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13086.003923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13086.003923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13086.003923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13086.003923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1028                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.217391                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   128.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34533219                       # number of writebacks
system.cpu0.icache.writebacks::total         34533219                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2099140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2099140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2099140                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2099140                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34533253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34533253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34533253                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34533253                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424613676999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424613676999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424613676999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424613676999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139367                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139367                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139367                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139367                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12295.791451                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12295.791451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12295.791451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12295.791451                       # average overall mshr miss latency
system.cpu0.icache.replacements              34533219                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    211154422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      211154422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36632393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36632393                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479371638495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479371638495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    247786815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    247786815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13086.003923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13086.003923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2099140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2099140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34533253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34533253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424613676999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424613676999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139367                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139367                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12295.791451                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12295.791451                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          245687428                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34533219                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.114524                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530106881                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530106881                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499800837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499800837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499800837                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499800837                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56485139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56485139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56485139                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56485139                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1315328002735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1315328002735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1315328002735                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1315328002735                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556285976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556285976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556285976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556285976                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101540                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101540                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101540                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101540                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23286.266548                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23286.266548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23286.266548                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23286.266548                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11131153                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       154149                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           203212                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1985                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.776061                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.656927                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32624689                       # number of writebacks
system.cpu0.dcache.writebacks::total         32624689                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24771337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24771337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24771337                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24771337                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31713802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31713802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31713802                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31713802                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 539224638258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 539224638258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 539224638258                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 539224638258                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057010                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17002.838015                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17002.838015                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17002.838015                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17002.838015                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32624689                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364654497                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364654497                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40448867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40448867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 798480552000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 798480552000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405103364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405103364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099848                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099848                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19740.492410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19740.492410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14817488                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14817488                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25631379                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25631379                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 382639484000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 382639484000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14928.556283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14928.556283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135146340                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135146340                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16036272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16036272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 516847450735                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 516847450735                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.106072                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.106072                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32229.900487                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32229.900487                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9953849                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9953849                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6082423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6082423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 156585154258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 156585154258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25743.877770                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25743.877770                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2213                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2213                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1720                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1720                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11938000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11938000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6940.697674                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6940.697674                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1707                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1707                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       626000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       626000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48153.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48153.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039525                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039525                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4705.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4705.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3712.418301                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3712.418301                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911696                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911696                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92497785000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92497785000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101456.828811                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101456.828811                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911696                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911696                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91586089000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91586089000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100456.828811                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100456.828811                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999523                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533620255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32625264                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.356044                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999523                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149413424                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149413424                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34454160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30105022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5595                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1002894                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65567671                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34454160                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30105022                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5595                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1002894                       # number of overall hits
system.l2.overall_hits::total                65567671                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             79089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2518875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1674399                       # number of demand (read+write) misses
system.l2.demand_misses::total                4276280                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            79089                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2518875                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3917                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1674399                       # number of overall misses
system.l2.overall_misses::total               4276280                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7048537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 249839693994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    364048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 176732910987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     433985190481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7048537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 249839693994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    364048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 176732910987                       # number of overall miss cycles
system.l2.overall_miss_latency::total    433985190481                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34533249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32623897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2677293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69843951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34533249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32623897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2677293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69843951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.411796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.625407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061226                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.411796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.625407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061226                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89121.590866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99187.015630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92940.515701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105550.057655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101486.616985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89121.590866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99187.015630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92940.515701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105550.057655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101486.616985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5589176                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3758785                       # number of writebacks
system.l2.writebacks::total                   3758785                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         404264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         234175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              638563                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        404264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        234175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             638563                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        78980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2114611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1440224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3637717                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        78980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2114611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1440224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7526577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11164294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6251560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 197659829998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    324147501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141995953997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 346231491496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6251560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 197659829998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    324147501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141995953997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 654743571355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1000975062851                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.410219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.537940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.410219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.537940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79153.709800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93473.376426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83072.142747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98592.964703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95178.237201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79153.709800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93473.376426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83072.142747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98592.964703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86990.881958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89658.608314                       # average overall mshr miss latency
system.l2.replacements                       16288008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9003272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9003272                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9003272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9003272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60577200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60577200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60577200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60577200                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7526577                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7526577                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 654743571355                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 654743571355                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86990.881958                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86990.881958                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.681818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10421.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7702.127660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       644000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       285500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       929500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.681818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.810345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19776.595745                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        64500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       163500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5253839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           375589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5629428                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1748004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1220906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2968910                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 177649153996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130402859488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  308052013484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7001843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1596495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8598338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.764742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101629.718236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106808.271471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103759.296673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       230018                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       122920                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           352938                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1517986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1097986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2615972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 144064475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108763537498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 252828012498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.216798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.687748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94905.009005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99057.308106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96647.828225                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34454160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34459755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        79089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7048537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    364048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7412585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34533249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34542761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.411796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89121.590866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92940.515701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89301.803484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        78980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6251560000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    324147501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6575707501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.410219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79153.709800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83072.142747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79338.185625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24851183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       627305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25478488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       770871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       453493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1224364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  72190539998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46330051499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118520591497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25622054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1080798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26702852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.419591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93648.016332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102162.660722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96801.761157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174246                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       111255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       285501                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       596625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       342238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       938863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  53595354998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33232416499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86827771497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.316653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89830.890422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97103.233712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92481.833342                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          288                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          157                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               445                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          208                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          158                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             366                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4369500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4654498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9023998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          496                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           811                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.419355                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.501587                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.451295                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21007.211538                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29458.848101                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24655.732240                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          186                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2190996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1411999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3602995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.219758                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.225397                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.221948                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20100.880734                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19887.309859                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20016.638889                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   146209820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16288634                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.976187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.529433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.967566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.177069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.203668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.112908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.314264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1131691138                       # Number of tag accesses
system.l2.tags.data_accesses               1131691138                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5054848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     135579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92311168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    474731648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          707926592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5054848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       249728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5304576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240562240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240562240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          78982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2118425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1442362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7417682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11061353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3758785                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3758785                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4035247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108231864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73691317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    378974733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565132517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4035247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4234603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192039042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192039042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192039042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4035247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108231864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73691317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    378974733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757171559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     78981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2068916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1433556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7412444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004090656750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228637                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20870605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11061353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3758785                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11061353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3758785                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  63554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            650294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            645780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            685261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            900246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            702021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            708751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            657857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            639521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            802035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            640109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           664265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           650306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           696285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           642983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           643456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           668629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            246616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233380                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 408600993215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54988995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            614809724465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37152.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55902.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7958994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1731313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11061353                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3758785                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2152667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2259519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2468629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1359234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1133955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  841394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  229947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  183886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  136395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  60747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 237694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 261248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 253203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 249621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 246204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5030521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.282760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.101925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.074061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1787878     35.54%     35.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2539703     50.49%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       299138      5.95%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157108      3.12%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45539      0.91%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19908      0.40%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18288      0.36%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14926      0.30%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148033      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5030521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.101012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.626959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.446919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228632    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.283633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200660     87.76%     87.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2497      1.09%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17345      7.59%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5729      2.51%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1771      0.77%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              473      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228637                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              703859136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4067456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238274624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               707926592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240562240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       561.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1252673509500                       # Total gap between requests
system.mem_ctrls.avgGap                      84525.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5054784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    132410624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       249728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91747584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    474396416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238274624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4035196.357249364257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105702413.322886839509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199355.999366772012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73241411.847317323089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 378707119.777097105980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190212854.751016467810                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        78982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2118425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1442362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7417682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3758785                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2965976021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 109980335206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    159766173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81963137862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 419740509203                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30002451573170                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37552.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51916.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40944.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56825.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56586.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7981954.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17835291600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9479663325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38613605520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9800351640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98884512480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     222800389320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     293405287200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       690819101085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.475735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 760345829780                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41829320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 450498463220                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18082714020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9611163870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39910679340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9633922380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98884512480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     325943215710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     206548170240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       708614378040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.681572                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 533319003305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41829320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 677525289695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12651711457.317074                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61799080597.243034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 493845367500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   215233273500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1037440339500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20870834                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20870834                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20870834                       # number of overall hits
system.cpu1.icache.overall_hits::total       20870834                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10648                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10648                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10648                       # number of overall misses
system.cpu1.icache.overall_misses::total        10648                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    511931000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    511931000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    511931000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    511931000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20881482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20881482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20881482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20881482                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000510                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000510                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48077.667168                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48077.667168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48077.667168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48077.667168                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9480                       # number of writebacks
system.cpu1.icache.writebacks::total             9480                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1136                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9512                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9512                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9512                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9512                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    440824000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    440824000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    440824000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    440824000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000456                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000456                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000456                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46343.986543                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46343.986543                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46343.986543                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46343.986543                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9480                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20870834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20870834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10648                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10648                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    511931000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    511931000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20881482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20881482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48077.667168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48077.667168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9512                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9512                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    440824000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    440824000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46343.986543                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46343.986543                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992332                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20696624                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9480                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2183.188186                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299071500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992332                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999760                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41772476                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41772476                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32847536                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32847536                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32847536                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32847536                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8736719                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8736719                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8736719                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8736719                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 508202760133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 508202760133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 508202760133                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 508202760133                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41584255                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41584255                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41584255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41584255                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210097                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210097                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210097                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210097                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58168.605415                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58168.605415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58168.605415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58168.605415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6035977                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       142452                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            97400                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2023                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.971016                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.416214                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2677308                       # number of writebacks
system.cpu1.dcache.writebacks::total          2677308                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6831563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6831563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6831563                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6831563                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1905156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1905156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1905156                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1905156                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 119692958055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 119692958055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 119692958055                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 119692958055                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045814                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045814                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045814                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045814                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62825.804320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62825.804320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62825.804320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62825.804320                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2677308                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27729253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27729253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4825385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4825385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 252300111500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 252300111500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32554638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32554638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52286.006505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52286.006505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3744351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3744351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1081034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1081034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55393347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55393347000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 51241.077524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51241.077524                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5118283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5118283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3911334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3911334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 255902648633                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 255902648633                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9029617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9029617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.433167                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.433167                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65425.925946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65425.925946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3087212                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3087212                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       824122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       824122                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64299611055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64299611055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.091269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.091269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78021.956767                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78021.956767                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7204000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7204000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326180                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326180                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47394.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47394.736842                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098712                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098712                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75913.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75913.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       603500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       603500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5587.962963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5587.962963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       495500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       495500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4587.962963                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4587.962963                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326845                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326845                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773151                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  73993787500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  73993787500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95704.186504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95704.186504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773151                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73220636500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73220636500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94704.186504                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94704.186504                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.937542                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36851407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2678196                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.759787                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299083000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.937542                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935548                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935548                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90048559                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90048559                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1252673613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61246353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12762057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60841423                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12529223                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11631575                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8599119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8599119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34542765                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26703590                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          811                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          811                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103599719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97874788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8033410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209536421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4420253824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4175909568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1215488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    342694464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8940073344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27921645                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240659904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97766509                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89967899     92.02%     92.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7667701      7.84%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129193      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1716      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97766509                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139690534957                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48942043660                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51842191201                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4020165441                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14281972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3211771768500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704136                       # Number of bytes of host memory used
host_op_rate                                    67359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40567.58                       # Real time elapsed on the host
host_tick_rate                               48292209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728366099                       # Number of instructions simulated
sim_ops                                    2732572213                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.959098                       # Number of seconds simulated
sim_ticks                                1959098155500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.559353                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              334232402                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339117893                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29223466                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457334023                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             15443                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         111987                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           96544                       # Number of indirect misses.
system.cpu0.branchPred.lookups              476957844                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1971                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1246                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29220621                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198884572                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40994928                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      722243905                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842732751                       # Number of instructions committed
system.cpu0.commit.committedOps             842733710                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3720342221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.226520                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.098855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3469039078     93.25%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     85522963      2.30%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70909574      1.91%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14530454      0.39%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3976539      0.11%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9119363      0.25%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1407412      0.04%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24841910      0.67%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40994928      1.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3720342221                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15081                       # Number of function calls committed.
system.cpu0.commit.int_insts                829098066                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230588268                       # Number of loads committed
system.cpu0.commit.membars                       1503                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1554      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836368     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230589458     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9304450      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842733710                       # Class of committed instruction
system.cpu0.commit.refs                     239894002                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842732751                       # Number of Instructions Simulated
system.cpu0.committedOps                    842733710                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.553556                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.553556                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2771966876                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2992                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           274600068                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1717463175                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               258402405                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                718519483                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29221862                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5961                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             57769369                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  476957844                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                365966236                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3430042105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9362222                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2051449473                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58449414                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124291                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         376613090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         334247845                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.534589                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3835879995                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.534806                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.894689                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2501801768     65.22%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               835098266     21.77%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               364966480      9.51%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                74968802      1.95%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46308798      1.21%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  140839      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12592480      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     546      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2016      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3835879995                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     218                       # number of floating regfile writes
system.cpu0.idleCycles                        1551064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31870228                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272307084                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.400383                       # Inst execution rate
system.cpu0.iew.exec_refs                   661006632                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10624879                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              973669431                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            421816618                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3169                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22051558                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19398024                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1556749632                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            650381753                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28123197                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1536441589                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5575937                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1110757374                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29221862                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1120564407                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     35082096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          165924                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          938                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    191228350                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10092290                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           938                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12642383                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19227845                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                956031949                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1171615174                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743226                       # average fanout of values written-back
system.cpu0.iew.wb_producers                710547951                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.305312                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1177958155                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1923285815                       # number of integer regfile reads
system.cpu0.int_regfile_writes              895036269                       # number of integer regfile writes
system.cpu0.ipc                              0.219609                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.219609                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1973      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            886158266     56.64%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11931      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  400      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           666665960     42.61%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11725930      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             62      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1564564785                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    325                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                650                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          324                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               355                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65592879                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.041924                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3430721      5.23%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              62159800     94.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2356      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1630155366                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7044953862                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1171614850                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2270766057                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1556744831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1564564785                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4801                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      714015925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         14352067                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    527365025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3835879995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.026311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3066529653     79.94%     79.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          388716367     10.13%     90.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          184089038      4.80%     94.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64535808      1.68%     96.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75678980      1.97%     98.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37164203      0.97%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11536084      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4729417      0.12%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2900445      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3835879995                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.407712                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37278217                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8929681                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           421816618                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19398024                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    743                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3837431059                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    80765253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2217109766                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634552223                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              71269375                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297464709                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             515652529                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6892520                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2220027085                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1645102926                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1246192775                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                720923272                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5390261                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29221862                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            571043861                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               611640560                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              322                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2220026763                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        116525                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1921                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                293019671                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1910                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5244320085                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3245685611                       # The number of ROB writes
system.cpu0.timesIdled                          23070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  419                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.915853                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              153071645                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           153200559                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16097274                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        205235910                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             30433                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71013                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           40580                       # Number of indirect misses.
system.cpu1.branchPred.lookups              224886452                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          587                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           820                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16096502                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108387291                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26370293                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      317561463                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448960849                       # Number of instructions committed
system.cpu1.commit.committedOps             448962247                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1462369706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.307010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.254106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1319831223     90.25%     90.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     55773409      3.81%     94.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     36203506      2.48%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9265498      0.63%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1690264      0.12%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      8294945      0.57%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       796769      0.05%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4143799      0.28%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26370293      1.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1462369706                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7494                       # Number of function calls committed.
system.cpu1.commit.int_insts                435328242                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109601224                       # Number of loads committed
system.cpu1.commit.membars                       2022                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2022      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331616034     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109602044     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7741715      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448962247                       # Class of committed instruction
system.cpu1.commit.refs                     117343759                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448960849                       # Number of Instructions Simulated
system.cpu1.committedOps                    448962247                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.375364                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.375364                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            938457306                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  831                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           129714243                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             846243499                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146220330                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                392927849                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16099324                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1360                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21348729                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  224886452                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                174015955                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1320012841                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6171865                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     976949308                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32200192                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.148400                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         178940601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         153102078                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.644678                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1515053538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.644833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.990270                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               911607616     60.17%     60.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               356110640     23.50%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               161661323     10.67%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64672915      4.27%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11175302      0.74%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  152785      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9671977      0.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     845      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1515053538                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         352957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17709550                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144990967                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.438360                       # Inst execution rate
system.cpu1.iew.exec_refs                   192690482                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8825485                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              446331008                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            190865361                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3188                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15451981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13765918                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          763081953                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            183864997                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16567267                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            664293835                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2250451                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            238986108                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16099324                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            243034560                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4332184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           90825                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5410                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81264137                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6023383                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7905831                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9803719                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                450828631                       # num instructions consuming a value
system.cpu1.iew.wb_count                    614667415                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.793253                       # average fanout of values written-back
system.cpu1.iew.wb_producers                357621040                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.405612                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     618516736                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               867363094                       # number of integer regfile reads
system.cpu1.int_regfile_writes              464710105                       # number of integer regfile writes
system.cpu1.ipc                              0.296264                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296264                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2366      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            478287291     70.25%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4921      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           193564727     28.43%     98.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9001509      1.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             680861102                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7120055                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010457                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1178884     16.56%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5940878     83.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  293      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             687978791                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2886560383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    614667415                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1077204142                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 763076504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                680861102                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5449                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      314119706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2664586                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           820                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    197285206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1515053538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.449397                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.970643                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1138144424     75.12%     75.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          196785109     12.99%     88.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          114633540      7.57%     95.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           31792632      2.10%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           19566742      1.29%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7449171      0.49%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4022718      0.27%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1491730      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1167472      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1515053538                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.449293                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20351868                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6902669                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           190865361                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13765918                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    344                       # number of misc regfile reads
system.cpu1.numCycles                      1515406495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2402698831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              749057808                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332836553                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26836183                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163124823                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             164203533                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3436211                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1089796707                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             812069667                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          611863780                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                390651423                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5410731                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16099324                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            195999834                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               279027227                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1089796707                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        120326                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3461                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 88529093                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3448                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2202522304                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1585791471                       # The number of ROB writes
system.cpu1.timesIdled                           4451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        116849548                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                60192                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           117088362                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                154                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2834382                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    171834939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     342751756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1215315                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       855596                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67994916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     54310968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135983497                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       55166564                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          171742381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5023200                       # Transaction distribution
system.membus.trans_dist::CleanEvict        165894211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1684                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            796                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89481                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     171742384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    514583608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              514583608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11318723328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11318723328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2084                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         171834345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               171834345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           171834345                       # Request fanout histogram
system.membus.respLayer1.occupancy       885251740292                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        404008837305                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    859205319.148936                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1200791155.269265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2566071000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1918715505500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  40382650000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    365942617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       365942617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    365942617                       # number of overall hits
system.cpu0.icache.overall_hits::total      365942617                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23618                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23618                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23618                       # number of overall misses
system.cpu0.icache.overall_misses::total        23618                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1373193500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1373193500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1373193500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1373193500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    365966235                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    365966235                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    365966235                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    365966235                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58141.819798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58141.819798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58141.819798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58141.819798                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1839                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.560000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21416                       # number of writebacks
system.cpu0.icache.writebacks::total            21416                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2202                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2202                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2202                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2202                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21416                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21416                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1227985500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1227985500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1227985500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1227985500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57339.629249                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57339.629249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57339.629249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57339.629249                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21416                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    365942617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      365942617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23618                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23618                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1373193500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1373193500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    365966235                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    365966235                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58141.819798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58141.819798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2202                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2202                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1227985500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1227985500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57339.629249                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57339.629249                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          365964278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17062.862645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        731953886                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       731953886                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    230654833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       230654833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    230654833                       # number of overall hits
system.cpu0.dcache.overall_hits::total      230654833                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     95801157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      95801157                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     95801157                       # number of overall misses
system.cpu0.dcache.overall_misses::total     95801157                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7955484823968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7955484823968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7955484823968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7955484823968                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    326455990                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    326455990                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    326455990                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    326455990                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.293458                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.293458                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.293458                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.293458                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83041.636167                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83041.636167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83041.636167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83041.636167                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2007399344                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       604288                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35989114                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9882                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.777960                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.150374                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53473555                       # number of writebacks
system.cpu0.dcache.writebacks::total         53473555                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     42325084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     42325084                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     42325084                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     42325084                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53476073                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53476073                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53476073                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53476073                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5456099948224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5456099948224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5456099948224                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5456099948224                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.163808                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.163808                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.163808                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.163808                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102028.807318                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102028.807318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102028.807318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102028.807318                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53473555                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    223417444                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      223417444                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     93735247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     93735247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7824029726000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7824029726000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317152691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317152691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.295552                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.295552                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83469.452276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83469.452276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     40495233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     40495233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53240014                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53240014                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5443209642000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5443209642000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.167869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.167869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102239.072326                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102239.072326                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7237389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7237389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2065910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2065910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 131455097968                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 131455097968                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9303299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9303299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.222062                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.222062                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63630.602479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63630.602479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1829851                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1829851                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236059                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236059                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12890306224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12890306224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54606.290055                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54606.290055                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          231                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9621500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9621500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.169107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.169107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41651.515152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41651.515152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       203000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       203000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8826.086957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8826.086957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          745                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          745                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          432                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          432                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2164500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2164500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1177                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1177                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.367035                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.367035                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5010.416667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5010.416667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          432                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          432                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1732500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1732500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.367035                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.367035                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4010.416667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4010.416667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       748500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       748500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.142857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.142857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4205.056180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4205.056180                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          173                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          173                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       570500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       570500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.138844                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.138844                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3297.687861                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3297.687861                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999542                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          284136966                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53474847                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.313469                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999542                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        706394373                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       706394373                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5430036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2558851                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7999688                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8926                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5430036                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1875                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2558851                       # number of overall hits
system.l2.overall_hits::total                 7999688                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48042831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11902858                       # number of demand (read+write) misses
system.l2.demand_misses::total               59961372                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12490                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48042831                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3193                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11902858                       # number of overall misses
system.l2.overall_misses::total              59961372                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1097909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5293597103659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    300648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1377665472333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6672661132992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1097909000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5293597103659                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    300648000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1377665472333                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6672661132992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53472867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14461709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67961060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53472867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14461709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67961060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.583209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.898452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.630032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.823060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.583209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.898452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.630032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.823060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87903.042434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110184.953582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94158.471657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115742.410128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111282.662661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87903.042434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110184.953582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94158.471657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115742.410128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111282.662661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8042314                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    412724                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.485937                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 108429372                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5023200                       # number of writebacks
system.l2.writebacks::total                   5023200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         939562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         503425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1443062                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        939562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        503425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1443062                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     47103269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11399433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          58518310                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     47103269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11399433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    113831741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        172350051                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    970757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4762809948731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    266350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1230437938456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5994484995187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    970757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4762809948731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    266350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1230437938456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10240043546150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16234528541337                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.581061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.880882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.624309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.788249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.581061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.880882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.624309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.788249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.536012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78010.085182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101114.212449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84181.573957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107938.521017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102437.766832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78010.085182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101114.212449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84181.573957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107938.521017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89957.717032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94195.089860                       # average overall mshr miss latency
system.l2.replacements                      225360267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5152571                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5152571                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5152571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5152571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61599602                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61599602                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61599602                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61599602                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    113831741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      113831741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10240043546150                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10240043546150                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89957.717032                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89957.717032                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             404                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  531                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                364                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7667000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2389000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10056000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          677                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              895                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.403250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.417431                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.406704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28084.249084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26252.747253                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27626.373626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          273                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5535500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1801500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7337000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.403250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.417431                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.406704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20276.556777                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19796.703297                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20156.593407                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       298000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       540000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       838000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19866.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19952.380952                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           103882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            88166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                192048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         130973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         127668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              258641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11263444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11010426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22273870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.557676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.591510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85998.213372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86242.644985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86118.867465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        84721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           169189                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        46252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4915607500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4690167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9605774500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.196939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.200154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.198478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106278.809565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108568.680556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107384.681170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1097909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    300648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1398557000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.583209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.630032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.592169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87903.042434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94158.471657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89176.624370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    970757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    266350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1237108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.581061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.624309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.589337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78010.085182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84181.573957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79261.148129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5326154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2470685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7796839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     47911858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11775190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        59687048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5282333659659                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1366655046333                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6648988705992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53238012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14245875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67483887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.826568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110251.071033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116062.250064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111397.513008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       854841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       418957                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1273798                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47057017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11356233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     58413250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4757894341231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1225747771456                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5983642112687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.883899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.797159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101109.136205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107936.123841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102436.384086                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   246584740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 225360331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.094180                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.840123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.128361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.953536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.071369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.231877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.220756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.501115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1303076427                       # Number of tag accesses
system.l2.tags.data_accesses               1303076427                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        796352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3015479168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        202496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     729867264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7250893312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        10997238592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       796352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       202496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        998848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321484800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321484800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       47116862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11404176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    113295208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           171831853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5023200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5023200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           406489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1539218012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           103362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        372552678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3701138349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5613418889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       406489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       103362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           509851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164098363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164098363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164098363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          406489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1539218012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          103362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       372552678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3701138349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5777517252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5018216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47075634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11382814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 113224788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.088071470751                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           228005124                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4732175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   171831855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5023200                       # Number of write requests accepted
system.mem_ctrls.readBursts                 171831855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5023200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10154944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           9976757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9413263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9719527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          13649028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12991633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10736111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          10211019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          12057775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10117029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10910414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         10521252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10265265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10253498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10226577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10494752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322570                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6995058185320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               858494220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10214411510320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40740.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59490.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                123711513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2259208                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             171831855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5023200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9452661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11853932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15755557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                15765502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                16571272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                16841470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14412502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13596806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                11880513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8180796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                9245223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               13662417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                8313589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2550166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1751135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 992529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 579662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 246662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  38689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 157731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 241667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 286571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 340320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 343993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 351786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 331465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 316193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50746348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.871060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.828389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.541561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3521925      6.94%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     38021598     74.92%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2202907      4.34%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5061425      9.97%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1082074      2.13%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       189464      0.37%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       249097      0.49%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105990      0.21%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       311868      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50746348                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     555.002696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.348740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  24654.016046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       309241     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           77      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.3593e+06-2.49037e+06           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.220997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.203762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279274     90.27%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7672      2.48%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14339      4.63%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4810      1.55%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1664      0.54%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              655      0.21%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              282      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              163      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              156      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              112      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              112      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               81      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               40      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10988726016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8512704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321166400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             10997238720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321484800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5609.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5613.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1959098246500                       # Total gap between requests
system.mem_ctrls.avgGap                      11077.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       796416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3012840576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       202496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    728500096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7246386432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321166400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 406521.744591576688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1537871171.764267444611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 103361.845056874692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 371854822.054116308689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3698837861.521328926086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163935839.099410563707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     47116862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11404176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    113295209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5023200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    452485735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2801859932078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    134008629                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 755427323327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6656537760551                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49705561289890                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36361.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59466.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42354.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66241.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58753.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9895198.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182285663700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96887124180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        605804452680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13291226640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154649570400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     885326496030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6755589600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1945000123230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        992.803815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10084751911                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65418600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1883594803589                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         180043261020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          95695266480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        620125293480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12903907860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154649570400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     886220946300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6002368320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1955640613860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        998.235136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8138559609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65418600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1885540995891                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4260266129.432624                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8506844775.169199                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30540949500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   757703107000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1201395048500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    174010412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       174010412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    174010412                       # number of overall hits
system.cpu1.icache.overall_hits::total      174010412                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5543                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5543                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5543                       # number of overall misses
system.cpu1.icache.overall_misses::total         5543                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    363683500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    363683500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    363683500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    363683500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    174015955                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    174015955                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    174015955                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    174015955                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65611.311564                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65611.311564                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65611.311564                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65611.311564                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5068                       # number of writebacks
system.cpu1.icache.writebacks::total             5068                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          475                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          475                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5068                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5068                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    329730500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    329730500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    329730500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    329730500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65061.266772                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65061.266772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65061.266772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65061.266772                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5068                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    174010412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      174010412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    363683500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    363683500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    174015955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    174015955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65611.311564                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65611.311564                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    329730500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    329730500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65061.266772                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65061.266772                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          174199202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34156.706275                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        348036978                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       348036978                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    117355054                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       117355054                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    117355054                       # number of overall hits
system.cpu1.dcache.overall_hits::total      117355054                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     40774851                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      40774851                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     40774851                       # number of overall misses
system.cpu1.dcache.overall_misses::total     40774851                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3128931416909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3128931416909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3128931416909                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3128931416909                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    158129905                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    158129905                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    158129905                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    158129905                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257857                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76736.795848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76736.795848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76736.795848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76736.795848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    305703681                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1369888                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4584786                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17019                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.677852                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.491686                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14462210                       # number of writebacks
system.cpu1.dcache.writebacks::total         14462210                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     26310061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     26310061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     26310061                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     26310061                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14464790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14464790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14464790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14464790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1431338882918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1431338882918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1431338882918                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1431338882918                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.091474                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091474                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.091474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.091474                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98953.312348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98953.312348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98953.312348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98953.312348                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14462206                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111655240                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111655240                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     38734393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     38734393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2998019767000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2998019767000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    150389633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    150389633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.257560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.257560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77399.425544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77399.425544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     24485914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24485914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14248479                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14248479                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1419032046000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1419032046000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.094744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.094744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99591.826328                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99591.826328                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5699814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5699814                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2040458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2040458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 130911649909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 130911649909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7740272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7740272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.263616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64157.973312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64157.973312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1824147                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1824147                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216311                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216311                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12306836918                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12306836918                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56894.179760                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56894.179760                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.163051                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163051                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 85564.516129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 85564.516129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           95                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78954.248366                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78954.248366                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6235.215054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6235.215054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1948500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1948500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.258693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5237.903226                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5237.903226                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          553                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            553                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          267                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1248500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1248500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          820                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          820                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.325610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.325610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4676.029963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4676.029963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          267                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       981500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       981500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.325610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.325610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3676.029963                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3676.029963                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819597                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131825845                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14464500                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.113751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819597                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        330731839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       330731839                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1959098155500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67514774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10175771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62809678                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       220337067                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        179988517                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2215                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           803                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3018                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           450999                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          450999                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67488290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160423826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43389770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203893048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2741248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6844571008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       648704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851131008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8699091968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       405355575                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321786688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        473340537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331541                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              416956190     88.09%     88.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1               55528751     11.73%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 855596      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          473340537                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135978535326                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80229704368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32151944                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21705352313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7611980                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
