// Seed: 3548091151
module module_0 (
    output tri1  id_0,
    input  wor   id_1
    , id_5,
    input  uwire id_2,
    output wand  id_3
);
  parameter id_6 = 1;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd73,
    parameter id_4 = 32'd31
) (
    output tri  id_0,
    output wand _id_1,
    input  tri0 _id_2,
    input  wand id_3,
    input  wire _id_4
);
  assign id_0 = id_4;
  wire [id_4 : id_2] id_6;
  wire id_7;
  logic [-1 'b0 : id_1  ==  id_1] id_8;
  logic id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
endmodule
