// Seed: 205765146
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input uwire id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    inout wire id_6,
    output wor id_7,
    output tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    output tri id_17,
    output tri0 id_18,
    output wand id_19,
    output supply0 id_20,
    output uwire id_21,
    input wire id_22,
    input wire id_23,
    input supply0 id_24,
    output supply1 id_25,
    output tri0 id_26,
    output wor id_27
);
  assign id_21 = id_12;
  module_0(
      id_8, id_25, id_16, id_14, id_6, id_23, id_3, id_22
  );
endmodule
