Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 29 16:20:38 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {uart_loopback|sys_clk} [get_ports {sys_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {uart_loopback|sys_clk}]


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_txd      | output            | C1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_rxd      | input             | C2      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 57         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------+
| Net_Name         | Rst_Source_Inst     | Fanout     
+------------------------------------------------------+
| u_uart_rx/N4     | u_uart_rx/N4        | 57         
+------------------------------------------------------+


CE Signal:
+-------------------------------------------------------+
| Net_Name           | CE_Source_Inst     | Fanout     
+-------------------------------------------------------+
| u_uart_rx/N160     | u_uart_rx/N160     | 4          
| u_uart_rx/N14      | u_uart_rx/N14      | 8          
| u_uart_tx/N115     | u_uart_tx/N115     | 4          
| u_uart_tx/N99      | u_uart_tx/N99      | 9          
+-------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------+
| Net_Name                    | Driver                            | Fanout     
+-------------------------------------------------------------------------------+
| ntclkbufg_0                 | clkbufg_0                         | 57         
| u_uart_rx/N4                | u_uart_rx/N4                      | 57         
| u_uart_rx/rx_flag           | u_uart_rx/rx_flag                 | 15         
| uart_rx_done                | u_uart_rx/uart_rx_done            | 10         
| u_uart_rx/rx_cnt [0]        | u_uart_rx/rx_cnt[0]               | 10         
| u_uart_rx/N14               | u_uart_rx/N14                     | 10         
| u_uart_tx/N99               | u_uart_tx/N99                     | 9          
| u_uart_rx/uart_rxd_d2       | u_uart_rx/uart_rxd_d2             | 9          
| u_uart_tx/N106              | u_uart_tx/N106                    | 9          
| u_uart_rx/N151              | u_uart_rx/N151                    | 9          
| u_uart_rx/rx_cnt [2]        | u_uart_rx/rx_cnt[2]               | 8          
| u_uart_tx/tx_cnt [0]        | u_uart_tx/tx_cnt[0]               | 8          
| u_uart_rx/rx_cnt [1]        | u_uart_rx/rx_cnt[1]               | 7          
| u_uart_tx/uart_tx_busy      | u_uart_tx/uart_tx_busy            | 7          
| u_uart_tx/tx_cnt [1]        | u_uart_tx/tx_cnt[1]               | 7          
| u_uart_rx/baud_cnt [0]      | u_uart_rx/baud_cnt[0]             | 6          
| u_uart_rx/baud_cnt [1]      | u_uart_rx/baud_cnt[1]             | 5          
| u_uart_tx/baud_cnt [0]      | u_uart_tx/baud_cnt[0]             | 5          
| u_uart_rx/rx_cnt [3]        | u_uart_rx/rx_cnt[3]               | 5          
| u_uart_rx/N112              | u_uart_rx/N112_14                 | 4          
| u_uart_tx/tx_cnt [2]        | u_uart_tx/tx_cnt[2]               | 4          
| u_uart_rx/baud_cnt [2]      | u_uart_rx/baud_cnt[2]             | 4          
| u_uart_rx/baud_cnt [3]      | u_uart_rx/baud_cnt[3]             | 4          
| u_uart_rx/baud_cnt [4]      | u_uart_rx/baud_cnt[4]             | 4          
| u_uart_tx/baud_cnt [5]      | u_uart_tx/baud_cnt[5]             | 4          
| u_uart_rx/baud_cnt [5]      | u_uart_rx/baud_cnt[5]             | 4          
| u_uart_rx/baud_cnt [6]      | u_uart_rx/baud_cnt[6]             | 4          
| u_uart_rx/baud_cnt [7]      | u_uart_rx/baud_cnt[7]             | 4          
| u_uart_tx/baud_cnt [1]      | u_uart_tx/baud_cnt[1]             | 4          
| u_uart_tx/N115              | u_uart_tx/N115                    | 4          
| u_uart_rx/N160              | u_uart_rx/N160                    | 4          
| u_uart_rx/baud_cnt [8]      | u_uart_rx/baud_cnt[8]             | 4          
| u_uart_rx/_N293             | u_uart_rx/N182_1                  | 4          
| u_uart_tx/baud_cnt [2]      | u_uart_tx/baud_cnt[2]             | 3          
| u_uart_tx/baud_cnt [3]      | u_uart_tx/baud_cnt[3]             | 3          
| u_uart_tx/baud_cnt [4]      | u_uart_tx/baud_cnt[4]             | 3          
| u_uart_tx/baud_cnt [6]      | u_uart_tx/baud_cnt[6]             | 3          
| u_uart_tx/baud_cnt [7]      | u_uart_tx/baud_cnt[7]             | 3          
| u_uart_tx/baud_cnt [8]      | u_uart_tx/baud_cnt[8]             | 3          
| u_uart_rx/_N294             | u_uart_rx/N182_2                  | 3          
| u_uart_tx/tx_cnt [3]        | u_uart_tx/tx_cnt[3]               | 3          
| u_uart_rx/rx_data_t [4]     | u_uart_rx/rx_data_t[4]            | 2          
| u_uart_tx/_N305             | u_uart_tx/N113_6                  | 2          
| u_uart_rx/uart_rxd_d1       | u_uart_rx/uart_rxd_d1             | 2          
| u_uart_rx/rx_data_t [7]     | u_uart_rx/rx_data_t[7]            | 2          
| u_uart_rx/rx_data_t [6]     | u_uart_rx/rx_data_t[6]            | 2          
| u_uart_rx/_N295             | u_uart_rx/N14_1                   | 2          
| u_uart_rx/rx_data_t [5]     | u_uart_rx/rx_data_t[5]            | 2          
| u_uart_rx/_N297             | u_uart_rx/N14_3                   | 2          
| u_uart_rx/_N298             | u_uart_rx/N14_4                   | 2          
| u_uart_rx/rx_data_t [3]     | u_uart_rx/rx_data_t[3]            | 2          
| u_uart_rx/rx_data_t [2]     | u_uart_rx/rx_data_t[2]            | 2          
| u_uart_rx/rx_data_t [1]     | u_uart_rx/rx_data_t[1]            | 2          
| u_uart_rx/rx_data_t [0]     | u_uart_rx/rx_data_t[0]            | 2          
| u_uart_tx/_N306             | u_uart_tx/N8_6                    | 2          
| u_uart_rx/_N347             | u_uart_rx/rx_data_t_ce_mux[5]     | 1          
| u_uart_rx/_N348             | u_uart_rx/rx_data_t_ce_mux[4]     | 1          
| u_uart_rx/_N349             | u_uart_rx/rx_data_t_ce_mux[3]     | 1          
| u_uart_rx/_N350             | u_uart_rx/rx_data_t_ce_mux[2]     | 1          
| u_uart_rx/_N351             | u_uart_rx/rx_data_t_ce_mux[1]     | 1          
| u_uart_rx/_N354             | u_uart_rx/N25_mux5_2              | 1          
| u_uart_rx/_N361             | u_uart_rx/N158_5                  | 1          
| u_uart_rx/_N367             | u_uart_rx/N112_13                 | 1          
| uart_rx_data[7]             | u_uart_rx/uart_rx_data[7]         | 1          
| u_uart_rx/_N72              | u_uart_rx/N28_1_2                 | 1          
| u_uart_rx/_N71              | u_uart_rx/N28_1_1                 | 1          
| u_uart_rx/_N11              | u_uart_rx/N25_mux5_3              | 1          
| u_uart_rx/N208              | u_uart_rx/N208                    | 1          
| u_uart_rx/N161 [3]          | u_uart_rx/N161_1[3]_1             | 1          
| u_uart_rx/N161 [2]          | u_uart_rx/N161_1[2]_1             | 1          
| u_uart_rx/N161 [1]          | u_uart_rx/N161_1[1]_1             | 1          
| uart_rx_data[6]             | u_uart_rx/uart_rx_data[6]         | 1          
| uart_rx_data[5]             | u_uart_rx/uart_rx_data[5]         | 1          
| uart_rx_data[4]             | u_uart_rx/uart_rx_data[4]         | 1          
| uart_rx_data[3]             | u_uart_rx/uart_rx_data[3]         | 1          
| u_uart_rx/_N345             | u_uart_rx/rx_data_t_ce_mux[7]     | 1          
| u_uart_rx/_N344             | u_uart_rx/rx_data_t_ce_mux[0]     | 1          
| u_uart_rx/_N343             | u_uart_rx/rx_flag_ce_mux          | 1          
| u_uart_rx/_N299             | u_uart_rx/N112_2                  | 1          
| u_uart_rx/N161 [0]          | u_uart_rx/N161_1[0]_1             | 1          
| u_uart_rx/_N296             | u_uart_rx/N14_2                   | 1          
| u_uart_rx/_N73              | u_uart_rx/N28_1_3                 | 1          
| u_uart_rx/_N74              | u_uart_rx/N28_1_4                 | 1          
| uart_rx_data[2]             | u_uart_rx/uart_rx_data[2]         | 1          
| u_uart_rx/uart_rxd_d0       | u_uart_rx/uart_rxd_d0             | 1          
| u_uart_rx/_N77              | u_uart_rx/N28_1_7                 | 1          
| uart_rx_data[1]             | u_uart_rx/uart_rx_data[1]         | 1          
| uart_rx_data[0]             | u_uart_rx/uart_rx_data[0]         | 1          
| u_uart_tx/N100 [0]          | u_uart_tx/N100[0]_1               | 1          
| u_uart_tx/N100 [1]          | u_uart_tx/N100[1]_1               | 1          
| u_uart_tx/N100 [2]          | u_uart_tx/N100[2]_1               | 1          
| u_uart_tx/N100 [3]          | u_uart_tx/N100[3]_1               | 1          
| u_uart_tx/N100 [4]          | u_uart_tx/N100[4]_1               | 1          
| u_uart_tx/N100 [5]          | u_uart_tx/N100[5]_1               | 1          
| u_uart_tx/N100 [6]          | u_uart_tx/N100[6]_1               | 1          
| u_uart_tx/N100 [7]          | u_uart_tx/N100[7]_1               | 1          
| u_uart_tx/N108 [0]          | u_uart_tx/N108[0]_1               | 1          
| u_uart_tx/N108 [1]          | u_uart_tx/N26_1_1                 | 1          
| u_uart_tx/N108 [2]          | u_uart_tx/N26_1_2                 | 1          
| u_uart_tx/N108 [3]          | u_uart_tx/N26_1_3                 | 1          
+-------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 57       | 33840         | 1                  
| LUT                   | 71       | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 4        | 226           | 2                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------+
| Type       | File Name                                                     
+-----------------------------------------------------------------------------+
| Input      | E:/PDS/uart_loopback/prj/synthesize/uart_loopback_syn.adf     
| Output     | E:/PDS/uart_loopback/prj/device_map/uart_loopback_map.adf     
|            | E:/PDS/uart_loopback/prj/device_map/uart_loopback_dmr.prt     
|            | E:/PDS/uart_loopback/prj/device_map/uart_loopback.dmr         
|            | E:/PDS/uart_loopback/prj/device_map/dmr.db                    
+-----------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 208 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
