$date
	Sat Oct 22 23:34:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#640678
b10001 &
b10001 %
1$
b10001 !
1"
#640679
0"
#640682
b110100 &
b110100 %
#640686
b11010 &
b11010 %
#640690
b1101 &
b1101 %
#640694
b101000 &
b101000 %
#640698
b10100 &
b10100 %
#640702
b1010 &
b1010 %
#640706
b101 &
b101 %
#640710
b10000 &
b10000 %
#640714
b1000 &
b1000 %
#640718
b100 &
b100 %
#640722
b10 &
b10 %
#640726
b1 &
1#
b1 %
#640730
b0 &
b0 %
0#
0$
#1675054
b10111 &
b10111 %
1$
b10111 !
1"
#1675055
0"
#1675058
b1000110 &
b1000110 %
#1675062
b100011 &
b100011 %
#1675066
b1101010 &
b1101010 %
#1675070
b110101 &
b110101 %
#1675074
b10100000 &
b10100000 %
#1675078
b1010000 &
b1010000 %
#1675082
b101000 &
b101000 %
#1675086
b10100 &
b10100 %
#1675090
b1010 &
b1010 %
#1675094
b101 &
b101 %
#1675098
b10000 &
b10000 %
#1675102
b1000 &
b1000 %
#1675106
b100 &
b100 %
#1675110
b10 &
b10 %
#1675114
b1 &
b1 %
1#
#1675118
b0 &
0#
b0 %
0$
#2689694
b1010 &
b1010 %
1$
b1010 !
1"
#2689695
0"
#2689698
b101 &
b101 %
#2689702
b10000 &
b10000 %
#2689706
b1000 &
b1000 %
#2689710
b100 &
b100 %
#2689714
b10 &
b10 %
#2689718
b1 &
1#
b1 %
#2689722
b0 &
b0 %
0#
0$
#4500012
