// Seed: 1023217745
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4
);
  assign id_3 = -1 & -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    output tri0 _id_0,
    input supply1 id_1[id_0 : -1 'b0],
    output wand id_2
    , id_8,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6
);
  assign id_2 = -1;
  logic id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  logic [7:0][1] id_10;
  ;
endmodule
