$date
	Sun Sep 10 17:18:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var reg 1 " co $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#10
1$
0%
#20
1"
0!
1%
#30
0"
1!
1#
0$
0%
#40
1"
0!
1%
#50
1$
0%
#60
1!
1%
#70
