Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 07:28:42 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.397        0.000                      0                 3534        0.021        0.000                      0                 3534       49.500        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.397        0.000                      0                 3534        0.021        0.000                      0                 3534       49.500        0.000                       0                  1294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.397ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.400ns  (logic 8.072ns (34.496%)  route 15.328ns (65.504%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.673 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    24.772    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.307    25.079 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.650    25.728    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.852 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.584    26.436    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.560 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.995    28.555    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X38Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/C
                         clock pessimism              0.179   105.019    
                         clock uncertainty           -0.035   104.983    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)       -0.031   104.952    game_datapath/game_regfiles/D_data_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                         -28.555    
  -------------------------------------------------------------------
                         slack                                 76.397    

Slack (MET) :             76.515ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.257ns  (logic 8.072ns (34.708%)  route 15.185ns (65.292%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.673 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    24.772    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.307    25.079 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.650    25.728    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.852 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.584    26.436    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.560 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.852    28.412    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X41Y54         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[23]/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.058   104.927    game_datapath/game_regfiles/D_counter_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.927    
                         arrival time                         -28.412    
  -------------------------------------------------------------------
                         slack                                 76.515    

Slack (MET) :             76.771ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.014ns  (logic 8.196ns (35.612%)  route 14.818ns (64.388%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.475 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.475    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.798 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.131    24.930    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[1]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.306    25.236 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_4/O
                         net (fo=1, routed)           0.413    25.648    game_datapath/game_cu/D_correct_button_reg_q[25]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.772 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.263    26.035    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.159 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          2.011    28.170    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X38Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.043   104.941    game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.941    
                         arrival time                         -28.170    
  -------------------------------------------------------------------
                         slack                                 76.771    

Slack (MET) :             76.814ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.958ns  (logic 8.072ns (35.161%)  route 14.886ns (64.839%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.673 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    24.772    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.307    25.079 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.650    25.728    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.852 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.584    26.436    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.560 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.553    28.113    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X40Y53         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[23]/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)       -0.058   104.927    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.927    
                         arrival time                         -28.113    
  -------------------------------------------------------------------
                         slack                                 76.814    

Slack (MET) :             76.822ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.995ns  (logic 8.072ns (35.104%)  route 14.923ns (64.896%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.673 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    24.772    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.307    25.079 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.650    25.728    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.852 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.584    26.436    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.560 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.590    28.150    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X42Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[23]/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.013   104.972    game_datapath/game_regfiles/D_temp_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.972    
                         arrival time                         -28.150    
  -------------------------------------------------------------------
                         slack                                 76.822    

Slack (MET) :             76.832ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.915ns  (logic 8.224ns (35.889%)  route 14.691ns (64.111%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.475 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.475    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.592    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.831 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.035    24.866    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.301    25.167 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_4/O
                         net (fo=1, routed)           1.054    26.222    game_datapath/game_cu/D_correct_button_reg_q[30]_i_4_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.346 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_2/O
                         net (fo=1, routed)           0.445    26.791    game_datapath/game_cu/D_correct_button_reg_q[30]_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.915 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.156    28.071    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[30]
    SLICE_X36Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[30]/C
                         clock pessimism              0.179   105.019    
                         clock uncertainty           -0.035   104.983    
    SLICE_X36Y53         FDRE (Setup_fdre_C_D)       -0.081   104.902    game_datapath/game_regfiles/D_data_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.902    
                         arrival time                         -28.071    
  -------------------------------------------------------------------
                         slack                                 76.832    

Slack (MET) :             76.840ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.978ns  (logic 8.072ns (35.129%)  route 14.906ns (64.871%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.673 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    24.772    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y42         LUT5 (Prop_lut5_I0_O)        0.307    25.079 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.650    25.728    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.852 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.584    26.436    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.560 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.573    28.134    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X46Y53         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.438   104.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/C
                         clock pessimism              0.179   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X46Y53         FDRE (Setup_fdre_C_D)       -0.013   104.973    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                         -28.134    
  -------------------------------------------------------------------
                         slack                                 76.840    

Slack (MET) :             76.912ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.874ns  (logic 8.196ns (35.832%)  route 14.678ns (64.168%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.475 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.475    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.798 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.131    24.930    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[1]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.306    25.236 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_4/O
                         net (fo=1, routed)           0.413    25.648    game_datapath/game_cu/D_correct_button_reg_q[25]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.772 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.263    26.035    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.159 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          1.870    28.029    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X38Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[25]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.043   104.941    game_datapath/game_regfiles/D_p1_score_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.941    
                         arrival time                         -28.029    
  -------------------------------------------------------------------
                         slack                                 76.912    

Slack (MET) :             76.945ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.871ns  (logic 8.224ns (35.958%)  route 14.647ns (64.042%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.475 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.475    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.592 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.592    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.831 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.035    24.866    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.301    25.167 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_4/O
                         net (fo=1, routed)           1.054    26.222    game_datapath/game_cu/D_correct_button_reg_q[30]_i_4_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.346 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_2/O
                         net (fo=1, routed)           0.445    26.791    game_datapath/game_cu/D_correct_button_reg_q[30]_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.915 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.112    28.027    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[30]
    SLICE_X38Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.013   104.971    game_datapath/game_regfiles/D_p0_score_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                         -28.027    
  -------------------------------------------------------------------
                         slack                                 76.945    

Slack (MET) :             77.058ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.690ns  (logic 8.107ns (35.730%)  route 14.583ns (64.270%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDSE (Prop_fdse_C_Q)         0.456     5.611 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        3.293     8.905    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116     9.021 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.543     9.564    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.328     9.892 r  game_datapath/game_cu/out_sig0_i_104/O
                         net (fo=64, routed)          2.671    12.563    game_datapath/game_regfiles/out_sig0__1[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  game_datapath/game_regfiles/out_sig0__0_i_19/O
                         net (fo=1, routed)           0.777    13.464    game_datapath/game_cu/out_sig0__1_32
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    13.588 r  game_datapath/game_cu/out_sig0__0_i_1/O
                         net (fo=19, routed)          2.172    15.760    game_datapath/game_alu/out_sig0__1_4[16]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    19.796 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.798    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.316 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.543    22.858    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.982 r  game_datapath/game_alu/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    22.982    game_datapath/game_alu/i__carry_i_1__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.358 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.358    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.475 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.475    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.714 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.922    24.637    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.301    24.938 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.956    25.894    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.018 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.312    26.330    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.454 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.391    27.845    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X39Y51         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[26]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.081   104.903    game_datapath/game_regfiles/D_counter_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                         -27.845    
  -------------------------------------------------------------------
                         slack                                 77.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[17]/Q
                         net (fo=2, routed)           0.214     1.864    debugger/D_temp1_dff_q_reg[31]_0[17]
    SLICE_X45Y50         FDRE                                         r  debugger/D_temp1_dff_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.833     2.022    debugger/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  debugger/D_temp1_dff_q_reg[17]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066     1.843    debugger/D_temp1_dff_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.494%)  route 0.207ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[2]/Q
                         net (fo=3, routed)           0.207     1.857    debugger/D_p1_score_dff_q_reg[31]_0[2]
    SLICE_X48Y49         FDRE                                         r  debugger/D_p1_score_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    debugger/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  debugger/D_p1_score_dff_q_reg[2]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.047     1.828    debugger/D_p1_score_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.795%)  route 0.232ns (62.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[7]/Q
                         net (fo=3, routed)           0.232     1.882    debugger/D_motor_direction_dff_q_reg[31]_0[7]
    SLICE_X50Y47         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.838     2.028    debugger/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[7]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.052     1.834    debugger/D_motor_direction_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.689%)  route 0.243ns (63.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_counter_reg_q_reg[19]/Q
                         net (fo=3, routed)           0.243     1.892    debugger/D_counter_dff_q_reg[31]_0[19]
    SLICE_X43Y52         FDRE                                         r  debugger/D_counter_dff_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.832     2.021    debugger/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  debugger/D_counter_dff_q_reg[19]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.066     1.842    debugger/D_counter_dff_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.371%)  route 0.232ns (58.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[3]/Q
                         net (fo=3, routed)           0.232     1.907    debugger/D_p0_score_dff_q_reg[31]_0[3]
    SLICE_X52Y50         FDRE                                         r  debugger/D_p0_score_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  debugger/D_p0_score_dff_q_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.063     1.843    debugger/D_p0_score_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.968%)  route 0.236ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/Q
                         net (fo=2, routed)           0.236     1.911    debugger/D_temp1_dff_q_reg[31]_0[4]
    SLICE_X54Y51         FDRE                                         r  debugger/D_temp1_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  debugger/D_temp1_dff_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.064     1.844    debugger/D_temp1_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    forLoop_idx_0_1115242997[2].p1_button_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.016    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    forLoop_idx_0_1115242997[2].p1_button_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    forLoop_idx_0_1115242997[2].p1_button_cond/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.027    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    forLoop_idx_0_1115242997[2].p1_button_cond/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1115242997[2].p1_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y58   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y59   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y60   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 5.070ns (51.006%)  route 4.870ns (48.994%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           1.154     6.816    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X49Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.940 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    motor/pwm/ctr_n_5
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.116     8.588    motor/pwm/ctr/CO[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152     8.740 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.599    11.340    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.083 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.083    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.842ns  (logic 4.839ns (49.166%)  route 5.003ns (50.834%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           1.154     6.816    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X49Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.940 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.940    motor/pwm/ctr_n_5
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.116     8.588    game_datapath/game_regfiles/CO[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.712 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.733    11.445    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.986 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.986    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 4.171ns (49.399%)  route 4.272ns (50.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.682     6.281    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.405 r  game_datapath/game_regfiles/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.590     9.995    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    13.586 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.586    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.169ns (49.482%)  route 4.256ns (50.518%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.672     6.271    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.395 r  game_datapath/game_regfiles/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.584     9.979    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    13.569 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.569    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 4.351ns (58.957%)  route 3.029ns (41.043%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.682     6.281    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.433 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347     8.780    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.743    12.524 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.524    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.354ns (59.051%)  route 3.019ns (40.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.672     6.271    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.152     6.423 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347     8.770    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.746    12.516 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.516    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.002ns (58.428%)  route 2.848ns (41.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.555     5.139    tx/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.848     8.443    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    11.989 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.989    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.987ns (63.360%)  route 2.306ns (36.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.306     7.905    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         3.531    11.436 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.436    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.226ns  (logic 4.059ns (65.195%)  route 2.167ns (34.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.167     7.828    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.369 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.369    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 4.040ns (68.494%)  route 1.858ns (31.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.858     7.585    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.108 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.108    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.393ns (80.355%)  route 0.341ns (19.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.341     2.040    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.270 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.270    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.399ns (78.274%)  route 0.388ns (21.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.388     2.088    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.322 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.386ns (77.176%)  route 0.410ns (22.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.110    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.332 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.332    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.387ns (77.081%)  route 0.412ns (22.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.412     2.112    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.335 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.335    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.406ns (70.546%)  route 0.587ns (29.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.587     2.259    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.501 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.501    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.373ns (68.081%)  route 0.644ns (31.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.644     2.292    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.524 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.524    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.388ns (62.140%)  route 0.846ns (37.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.562     1.506    tx/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.846     2.492    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.739 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.487ns (63.641%)  route 0.850ns (36.359%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.185     1.835    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.042     1.877 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.541    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.304     3.845 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.845    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.490ns (63.379%)  route 0.861ns (36.621%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.196     1.846    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[0]
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.042     1.888 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.552    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.307     3.859 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.859    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.428ns (57.239%)  route 1.067ns (42.761%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.229     1.878    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.838     2.761    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.003 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.003    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.447ns  (logic 1.634ns (25.342%)  route 4.813ns (74.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.077     5.587    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.711 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     6.447    reset_cond/M_reset_cond_in
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y46         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.634ns (26.186%)  route 4.606ns (73.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.077     5.587    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.711 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.239    reset_cond/M_reset_cond_in
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.634ns (26.186%)  route 4.606ns (73.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.077     5.587    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.711 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.239    reset_cond/M_reset_cond_in
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.634ns (26.186%)  route 4.606ns (73.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.077     5.587    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.711 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.239    reset_cond/M_reset_cond_in
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.791ns  (logic 1.495ns (31.213%)  route 3.296ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.296     4.791    rx/usb_rx_IBUF
    SLICE_X58Y55         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.508     4.912    rx/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.501ns (37.566%)  route 2.494ns (62.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.494     3.995    forLoop_idx_0_2086073207[2].p0_button_cond/sync/D[0]
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_2086073207[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.496ns (40.248%)  route 2.221ns (59.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.221     3.717    forLoop_idx_0_1115242997[2].p1_button_cond/sync/D[0]
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_1115242997[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.485ns  (logic 1.491ns (42.781%)  route 1.994ns (57.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           1.994     3.485    center_button_cond/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.505     4.909    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.424ns  (logic 1.492ns (43.578%)  route 1.932ns (56.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.932     3.424    forLoop_idx_0_2086073207[1].p0_button_cond/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.505     4.909    forLoop_idx_0_2086073207[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.030ns  (logic 1.489ns (49.135%)  route 1.541ns (50.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.541     3.030    forLoop_idx_0_2086073207[0].p0_button_cond/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.505     4.909    forLoop_idx_0_2086073207[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1115242997[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.253ns (33.040%)  route 0.513ns (66.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.513     0.767    forLoop_idx_0_1115242997[0].p1_button_cond/sync/D[0]
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1115242997[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.856     2.046    forLoop_idx_0_1115242997[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1115242997[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1115242997[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.254ns (32.100%)  route 0.537ns (67.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.537     0.791    forLoop_idx_0_1115242997[1].p1_button_cond/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1115242997[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.860     2.050    forLoop_idx_0_1115242997[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1115242997[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.257ns (29.534%)  route 0.612ns (70.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.612     0.869    forLoop_idx_0_2086073207[0].p0_button_cond/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.859     2.049    forLoop_idx_0_2086073207[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.260ns (24.382%)  route 0.806ns (75.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.806     1.066    forLoop_idx_0_2086073207[1].p0_button_cond/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.859     2.049    forLoop_idx_0_2086073207[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_2086073207[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.259ns (23.625%)  route 0.836ns (76.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.095    center_button_cond/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.859     2.049    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.264ns (22.316%)  route 0.918ns (77.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.918     1.182    forLoop_idx_0_1115242997[2].p1_button_cond/sync/D[0]
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_1115242997[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_1115242997[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.268ns (20.779%)  route 1.023ns (79.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.023     1.292    forLoop_idx_0_2086073207[2].p0_button_cond/sync/D[0]
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_2086073207[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_2086073207[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.263ns (14.626%)  route 1.536ns (85.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.536     1.799    rx/usb_rx_IBUF
    SLICE_X58Y55         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.861     2.051    rx/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.350ns  (logic 0.322ns (13.720%)  route 2.028ns (86.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.131    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.176 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.350    reset_cond/M_reset_cond_in
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.350ns  (logic 0.322ns (13.720%)  route 2.028ns (86.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.131    reset_cond/rst_n_IBUF
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.176 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.350    reset_cond/M_reset_cond_in
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y46         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





