<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v</a>
defines: 
time_elapsed: 0.280s
ram usage: 28288 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptcicihwr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:21</a>: No timescale set for &#34;sctag_stdatarep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:21</a>: Compile module &#34;work@sctag_stdatarep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>: Implicit port type (wire) for &#34;rep_store_data_c2&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:21</a>: Top level module &#34;work@sctag_stdatarep&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmptcicihwr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_stdatarep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmptcicihwr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmptcicihwr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_stdatarep)
 |vpiName:work@sctag_stdatarep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_stdatarep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_stdatarep, file:<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v</a>, line:21, parent:work@sctag_stdatarep
   |vpiDefName:work@sctag_stdatarep
   |vpiFullName:work@sctag_stdatarep
   |vpiPort:
   \_port: (rep_store_data_c2), line:23
     |vpiName:rep_store_data_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rep_store_data_c2), line:23
         |vpiName:rep_store_data_c2
         |vpiFullName:work@sctag_stdatarep.rep_store_data_c2
   |vpiPort:
   \_port: (sctag_scdata_stdecc_c2), line:23
     |vpiName:sctag_scdata_stdecc_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_stdecc_c2), line:23
         |vpiName:sctag_scdata_stdecc_c2
         |vpiFullName:work@sctag_stdatarep.sctag_scdata_stdecc_c2
   |vpiPort:
   \_port: (arbdp_store_data_c2), line:25
     |vpiName:arbdp_store_data_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_store_data_c2), line:25
         |vpiName:arbdp_store_data_c2
         |vpiFullName:work@sctag_stdatarep.arbdp_store_data_c2
   |vpiContAssign:
   \_cont_assign: , line:38
     |vpiRhs:
     \_ref_obj: (arbdp_store_data_c2), line:38
       |vpiName:arbdp_store_data_c2
       |vpiFullName:work@sctag_stdatarep.arbdp_store_data_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_stdecc_c2), line:38
       |vpiName:sctag_scdata_stdecc_c2
       |vpiFullName:work@sctag_stdatarep.sctag_scdata_stdecc_c2
   |vpiContAssign:
   \_cont_assign: , line:41
     |vpiRhs:
     \_ref_obj: (arbdp_store_data_c2), line:41
       |vpiName:arbdp_store_data_c2
       |vpiFullName:work@sctag_stdatarep.arbdp_store_data_c2
     |vpiLhs:
     \_ref_obj: (rep_store_data_c2), line:41
       |vpiName:rep_store_data_c2
       |vpiFullName:work@sctag_stdatarep.rep_store_data_c2
   |vpiNet:
   \_logic_net: (rep_store_data_c2), line:23
   |vpiNet:
   \_logic_net: (sctag_scdata_stdecc_c2), line:23
   |vpiNet:
   \_logic_net: (arbdp_store_data_c2), line:25
 |uhdmtopModules:
 \_module: work@sctag_stdatarep (work@sctag_stdatarep), file:<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v</a>, line:21
   |vpiDefName:work@sctag_stdatarep
   |vpiName:work@sctag_stdatarep
   |vpiPort:
   \_port: (rep_store_data_c2), line:23, parent:work@sctag_stdatarep
     |vpiName:rep_store_data_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rep_store_data_c2), line:23, parent:work@sctag_stdatarep
         |vpiName:rep_store_data_c2
         |vpiFullName:work@sctag_stdatarep.rep_store_data_c2
         |vpiRange:
         \_range: , line:33
           |vpiLeftRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:77
             |vpiSize:32
             |INT:77
           |vpiRightRange:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sctag_scdata_stdecc_c2), line:23, parent:work@sctag_stdatarep
     |vpiName:sctag_scdata_stdecc_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_stdecc_c2), line:23, parent:work@sctag_stdatarep
         |vpiName:sctag_scdata_stdecc_c2
         |vpiFullName:work@sctag_stdatarep.sctag_scdata_stdecc_c2
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:77
             |vpiSize:32
             |INT:77
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbdp_store_data_c2), line:25, parent:work@sctag_stdatarep
     |vpiName:arbdp_store_data_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_store_data_c2), line:25, parent:work@sctag_stdatarep
         |vpiName:arbdp_store_data_c2
         |vpiFullName:work@sctag_stdatarep.arbdp_store_data_c2
         |vpiRange:
         \_range: , line:31
           |vpiLeftRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:77
             |vpiSize:32
             |INT:77
           |vpiRightRange:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (rep_store_data_c2), line:23, parent:work@sctag_stdatarep
   |vpiNet:
   \_logic_net: (sctag_scdata_stdecc_c2), line:23, parent:work@sctag_stdatarep
   |vpiNet:
   \_logic_net: (arbdp_store_data_c2), line:25, parent:work@sctag_stdatarep
Object: \work_sctag_stdatarep of type 3000
Object: \work_sctag_stdatarep of type 32
Object: \rep_store_data_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_stdecc_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_store_data_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rep_store_data_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_stdecc_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_store_data_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_sctag_stdatarep of type 32
Object: \rep_store_data_c2 of type 44
Object: \sctag_scdata_stdecc_c2 of type 44
Object: \arbdp_store_data_c2 of type 44
Object:  of type 8
Object: \sctag_scdata_stdecc_c2 of type 608
Object: \arbdp_store_data_c2 of type 608
Object:  of type 8
Object: \rep_store_data_c2 of type 608
Object: \arbdp_store_data_c2 of type 608
Object: \rep_store_data_c2 of type 36
Object: \sctag_scdata_stdecc_c2 of type 36
Object: \arbdp_store_data_c2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_stdatarep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b079c0] str=&#39;\work_sctag_stdatarep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&gt; [0x1b07c30] str=&#39;\rep_store_data_c2&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b07f20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b08440] bits=&#39;00000000000000000000000001001101&#39;(32) range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b08690] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&gt; [0x1b08840] str=&#39;\sctag_scdata_stdecc_c2&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08960]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08ca0] bits=&#39;00000000000000000000000001001101&#39;(32) range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08e50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:25</a>.0-25.0&gt; [0x1b08b10] str=&#39;\arbdp_store_data_c2&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b09000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b09320] bits=&#39;00000000000000000000000001001101&#39;(32) range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b094d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b09190]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b099a0] str=&#39;\sctag_scdata_stdecc_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b09b50] str=&#39;\arbdp_store_data_c2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09680]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09d00] str=&#39;\rep_store_data_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09ec0] str=&#39;\arbdp_store_data_c2&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\sctag_scdata_stdecc_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0.
Warning: reg &#39;\rep_store_data_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b079c0] str=&#39;\work_sctag_stdatarep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&gt; [0x1b07c30] str=&#39;\rep_store_data_c2&#39; output reg basic_prep port=1 range=[77:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b07f20] basic_prep range=[77:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b08440] bits=&#39;00000000000000000000000001001101&#39;(32) basic_prep range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:33</a>.0-33.0&gt; [0x1b08690] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&gt; [0x1b08840] str=&#39;\sctag_scdata_stdecc_c2&#39; output reg basic_prep port=2 range=[77:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08960] basic_prep range=[77:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08ca0] bits=&#39;00000000000000000000000001001101&#39;(32) basic_prep range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:34</a>.0-34.0&gt; [0x1b08e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:25</a>.0-25.0&gt; [0x1b08b10] str=&#39;\arbdp_store_data_c2&#39; input basic_prep port=3 range=[77:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b09000] basic_prep range=[77:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b09320] bits=&#39;00000000000000000000000001001101&#39;(32) basic_prep range=[31:0] int=77
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:31</a>.0-31.0&gt; [0x1b094d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b09190] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b099a0 -&gt; 0x1b08840] str=&#39;\sctag_scdata_stdecc_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:38</a>.0-38.0&gt; [0x1b09b50 -&gt; 0x1b08b10] str=&#39;\arbdp_store_data_c2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09680] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09d00 -&gt; 0x1b07c30] str=&#39;\rep_store_data_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:41</a>.0-41.0&gt; [0x1b09ec0 -&gt; 0x1b08b10] str=&#39;\arbdp_store_data_c2&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sctag_stdatarep

2.2. Analyzing design hierarchy..
Top module:  \work_sctag_stdatarep
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_stdatarep..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sctag_stdatarep ===

   Number of wires:                  3
   Number of wire bits:            234
   Number of public wires:           3
   Number of public wire bits:     234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_stdatarep..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sctag_stdatarep&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;rep_store_data_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ]
        },
        &#34;sctag_scdata_stdecc_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ]
        },
        &#34;arbdp_store_data_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;arbdp_store_data_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:25</a>.0-25.0&#34;
          }
        },
        &#34;rep_store_data_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&#34;
          }
        },
        &#34;sctag_scdata_stdecc_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sctag_stdatarep&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sctag_stdatarep(rep_store_data_c2, sctag_scdata_stdecc_c2, arbdp_store_data_c2);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:25</a>.0-25.0&#34; *)
  input [77:0] arbdp_store_data_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&#34; *)
  output [77:0] rep_store_data_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_stdatarep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_stdatarep.v:23</a>.0-23.0&#34; *)
  output [77:0] sctag_scdata_stdecc_c2;
  assign sctag_scdata_stdecc_c2 = arbdp_store_data_c2;
  assign rep_store_data_c2 = arbdp_store_data_c2;
endmodule

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 36502892ee, CPU: user 0.01s system 0.00s, MEM: 14.24 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>