$date
	Tue Oct 30 15:43:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module PE $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 7 # op_cc_12 [6:0] $end
$var wire 16 $ op2_12 [15:0] $end
$var wire 16 % ir [15:0] $end
$var wire 1 & haltedP $end
$var wire 16 ' Rd_12 [15:0] $end
$var wire 16 ( PCfollow_12 [15:0] $end
$var wire 16 ) PCfollow_01 [15:0] $end
$var reg 1 * halt $end
$scope module s0 $end
$var wire 16 + R15 [15:0] $end
$var wire 1 , Z $end
$var wire 1 ! clk $end
$var wire 1 - insertNOP $end
$var wire 16 . irInitial [15:0] $end
$var wire 1 " reset $end
$var wire 16 / ir [15:0] $end
$var wire 1 & halt $end
$var wire 2 0 CC [1:0] $end
$var reg 16 1 PC [15:0] $end
$var reg 16 2 PCfollow [15:0] $end
$upscope $end
$scope module s1 $end
$var wire 16 3 Rd_out [15:0] $end
$var wire 1 ! clk $end
$var wire 16 4 ir [15:0] $end
$var wire 16 5 pc [15:0] $end
$var wire 1 " reset $end
$var wire 5 6 op_code [4:0] $end
$var wire 16 7 op2_out [15:0] $end
$var wire 1 8 immFlag $end
$var wire 2 9 cc [1:0] $end
$var wire 1 : Rd $end
$var reg 7 ; op_cc_out [6:0] $end
$var reg 16 < pc_follow [15:0] $end
$var reg 12 = pre [11:0] $end
$var reg 1 > preFlag $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
b0 =
bx <
bx ;
0:
b0 9
18
b0 7
b11000 6
bx 5
b1100000100100011 4
b0 3
bx 2
b0 1
b0 0
b1100000100100011 /
b1100000100100011 .
0-
0,
b0 +
0*
bx )
bx (
b0 '
0&
b1100000100100011 %
b0 $
bx #
0"
0!
$end
#10
1"
#20
0"
#30
b1001000110100 $
b1001000110100 7
1:
b0 6
b100010100 %
b100010100 /
b100010100 4
b100010100 .
b1 1
b0 )
b0 2
b0 5
b1100000 #
b1100000 ;
b100100011 =
1>
1!
#40
0!
#50
0:
b10100 6
08
b1010000000000000 %
b1010000000000000 /
b1010000000000000 4
b0 #
b0 ;
b0 (
b0 <
b1010000000000000 .
b10 1
b1 )
b1 2
b1 5
b0 $
b0 7
0>
1!
#60
0!
#70
b11 1
b10 )
b10 2
b10 5
b1010000 #
b1010000 ;
b1 (
b1 <
1!
#80
0!
#90
b10 (
b10 <
b100 1
b11 )
b11 2
b11 5
1!
#100
0!
#110
1&
b10011 6
b1001100000000000 %
b1001100000000000 /
b1001100000000000 4
b1001100000000000 .
b101 1
b100 )
b100 2
b100 5
b11 (
b11 <
1!
#120
0!
#130
bx $
bx 7
x-
bx '
bx 3
x:
x&
bx 6
bx 9
x8
bx 0
bx %
bx /
bx 4
1*
b1001100 #
b1001100 ;
b100 (
b100 <
bx .
b110 1
b101 )
b101 2
b101 5
1!
#140
0!
