Vivado Simulator 2020.2
Time resolution is 1 ps
test001: soc cfg write/read test
                   0=> soc_axis_loopback force dut.AXIS_SW0.up_as_tvalid = 1
                 140=> soc POR Assert
                 180=> soc POR De-Assert
                 260=> fpga POR Assert
                 260=> fpga reset Assert
                 300=> fpga POR De-Assert
                 340=> fpga reset De-Assert
test001_is_soc_cfg: soc cfg read/write test
                 565=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 805=> soc_is_cfg_read : wbs_adr=30003000, wbs_sel=1111
                 805=> soc wishbone read data result : send soc_cfg_read_event
                 805=> soc_is_cfg_read : got soc_cfg_read_event
                 805=> test001_is_soc_cfg [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
test001: soc cfg write/read test
                   0=> soc_axis_loopback force dut.AXIS_SW0.up_as_tvalid = 1
                 140=> soc POR Assert
                 180=> soc POR De-Assert
                 260=> fpga POR Assert
                 260=> fpga reset Assert
                 300=> fpga POR De-Assert
                 340=> fpga reset De-Assert
test001_is_soc_cfg: soc cfg read/write test
                 565=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 805=> soc_is_cfg_read : wbs_adr=30003000, wbs_sel=1111
                 805=> soc wishbone read data result : send soc_cfg_read_event
                 805=> soc_is_cfg_read : got soc_cfg_read_event
                 805=> test001_is_soc_cfg [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
                1045=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1285=> soc_is_cfg_read : wbs_adr=30003000, wbs_sel=1111
                1285=> soc wishbone read data result : send soc_cfg_read_event
                1285=> soc_is_cfg_read : got soc_cfg_read_event
                1285=> test001_is_soc_cfg [PASS] cfg_read_data_expect_value=00000003, cfg_read_data_captured=00000003
-----------------
test001_is_soc_cfg: soc cfg read/write test - end
--------------------------------------------------------------------
test001_aa_internal_soc_cfg: AA internal register read/write test - start
                1685=> soc_aa_cfg_write : wbs_adr=30002100, wbs_sel=1111, wbs_wdata=00000001
                2285=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
                2285=> soc wishbone read data result : send soc_cfg_read_event
                2285=> soc_aa_cfg_read : got soc_cfg_read_event
                2285=> test001_aa_internal_soc_cfg [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
                2605=> soc_aa_cfg_write : wbs_adr=30002104, wbs_sel=1111, wbs_wdata=00000000
                3205=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
                3205=> soc wishbone read data result : send soc_cfg_read_event
                3205=> soc_aa_cfg_read : got soc_cfg_read_event
                3205=> test001_aa_internal_soc_cfg [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
test001_aa_internal_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test001_up_soc_cfg: soc cfg read/write test
                3525=> soc_up_cfg_write : wbs_adr=30000000, wbs_sel=1111, wbs_wdata=a5a5a5a5
                3765=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=1111
                3765=> soc wishbone read data result : send soc_cfg_read_event
                3765=> soc_up_cfg_read : got soc_cfg_read_event
                3765=> test001_up_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
                4005=> soc_up_cfg_write : wbs_adr=30000000, wbs_sel=1111, wbs_wdata=12153524
                4245=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=1111
                4245=> soc wishbone read data result : send soc_cfg_read_event
                4245=> soc_up_cfg_read : got soc_cfg_read_event
                4245=> test001_up_soc_cfg [PASS] cfg_read_data_expect_value=12153524, cfg_read_data_captured=12153524
-----------------
test001_up_soc_cfg: soc cfg read/write test - end
--------------------------------------------------------------------
test002: fpga_axis_req - loop 00
                4385=> soc POR Assert
                4385=> fpga POR Assert
                4385=> fpga reset Assert
                4425=> soc POR De-Assert
                4425=> fpga POR De-Assert
                4465=> fpga reset De-Assert
                4525=> fpga_as_to_is_init done
                4565=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                4765=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                4765=> soc rxen_ctl=1
                4765=> fpga rxen_ctl=1
                5205=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                5365=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                5365=> soc txen_ctl=1
                5365=> fpga txen_ctl=1
                5805=> fpga_axis_req fpga_as_is_tdata = 00000000
                5845=> fpga_axis_req fpga_as_is_tdata = 11111111
                5885=> fpga_axis_req fpga_as_is_tdata = 22222222
                5925=> fpga_axis_req fpga_as_is_tdata = 33333333
                5965=> fpga_axis_req fpga_as_is_tdata = 44444444
                6005=> fpga_axis_req fpga_as_is_tdata = 55555555
                6045=> fpga_axis_req fpga_as_is_tdata = 66666666
                6085=> fpga_axis_req fpga_as_is_tdata = 77777777
                6125=> fpga_axis_req fpga_as_is_tdata = 88888888
                6165=> fpga_axis_req fpga_as_is_tdata = 99999999
                6205=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
                6245=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
                6285=> fpga_axis_req fpga_as_is_tdata = cccccccc
                6325=> fpga_axis_req fpga_as_is_tdata = dddddddd
                6365=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
                6405=> fpga_axis_req fpga_as_is_tdata = ffffffff
                6445=> fpga_axis_req fpga_as_is_tdata = 00000000
                6485=> fpga_axis_req fpga_as_is_tdata = 11111111
                6525=> fpga_axis_req fpga_as_is_tdata = 22222222
                6565=> fpga_axis_req fpga_as_is_tdata = 33333333
                6605=> fpga_axis_req fpga_as_is_tdata = 44444444
                6645=> fpga_axis_req fpga_as_is_tdata = 55555555
                6685=> fpga_axis_req fpga_as_is_tdata = 66666666
                6725=> fpga_axis_req fpga_as_is_tdata = 77777777
                6765=> fpga_axis_req fpga_as_is_tdata = 88888888
                6805=> fpga_axis_req fpga_as_is_tdata = 99999999
                6845=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
                6885=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
                6925=> fpga_axis_req fpga_as_is_tdata = cccccccc
                6965=> fpga_axis_req fpga_as_is_tdata = dddddddd
                7005=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
                7045=> fpga_axis_req fpga_as_is_tdata = ffffffff
                7085=> test002_fpga_axis_req done
test002: fpga_axis_req - loop 01
                7325=> soc POR Assert
                7325=> fpga POR Assert
                7325=> fpga reset Assert
                7365=> fpga POR De-Assert
                7375=> soc POR De-Assert
                7405=> fpga reset De-Assert
                7465=> fpga_as_to_is_init done
                7505=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                7675=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                7675=> soc rxen_ctl=1
                7675=> fpga rxen_ctl=1
                8105=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                8275=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                8275=> soc txen_ctl=1
                8275=> fpga txen_ctl=1
                8745=> fpga_axis_req fpga_as_is_tdata = 00000000
                8785=> fpga_axis_req fpga_as_is_tdata = 11111111
                8825=> fpga_axis_req fpga_as_is_tdata = 22222222
                8865=> fpga_axis_req fpga_as_is_tdata = 33333333
                8905=> fpga_axis_req fpga_as_is_tdata = 44444444
                8945=> fpga_axis_req fpga_as_is_tdata = 55555555
                8985=> fpga_axis_req fpga_as_is_tdata = 66666666
                9025=> fpga_axis_req fpga_as_is_tdata = 77777777
                9065=> fpga_axis_req fpga_as_is_tdata = 88888888
                9105=> fpga_axis_req fpga_as_is_tdata = 99999999
                9145=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
                9185=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
                9225=> fpga_axis_req fpga_as_is_tdata = cccccccc
                9265=> fpga_axis_req fpga_as_is_tdata = dddddddd
                9305=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
                9345=> fpga_axis_req fpga_as_is_tdata = ffffffff
                9385=> fpga_axis_req fpga_as_is_tdata = 00000000
                9425=> fpga_axis_req fpga_as_is_tdata = 11111111
                9465=> fpga_axis_req fpga_as_is_tdata = 22222222
                9505=> fpga_axis_req fpga_as_is_tdata = 33333333
                9545=> fpga_axis_req fpga_as_is_tdata = 44444444
                9585=> fpga_axis_req fpga_as_is_tdata = 55555555
                9625=> fpga_axis_req fpga_as_is_tdata = 66666666
                9665=> fpga_axis_req fpga_as_is_tdata = 77777777
                9705=> fpga_axis_req fpga_as_is_tdata = 88888888
                9745=> fpga_axis_req fpga_as_is_tdata = 99999999
                9785=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
                9825=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
                9865=> fpga_axis_req fpga_as_is_tdata = cccccccc
                9905=> fpga_axis_req fpga_as_is_tdata = dddddddd
                9945=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
                9985=> fpga_axis_req fpga_as_is_tdata = ffffffff
               10025=> test002_fpga_axis_req done
test002: fpga_axis_req - loop 02
               10265=> soc POR Assert
               10265=> fpga POR Assert
               10265=> fpga reset Assert
               10305=> fpga POR De-Assert
               10325=> soc POR De-Assert
               10345=> fpga reset De-Assert
               10405=> fpga_as_to_is_init done
               10445=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               10625=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               10625=> soc rxen_ctl=1
               10625=> fpga rxen_ctl=1
               11045=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               11225=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               11225=> soc txen_ctl=1
               11225=> fpga txen_ctl=1
               11685=> fpga_axis_req fpga_as_is_tdata = 00000000
               11725=> fpga_axis_req fpga_as_is_tdata = 11111111
               11765=> fpga_axis_req fpga_as_is_tdata = 22222222
               11805=> fpga_axis_req fpga_as_is_tdata = 33333333
               11845=> fpga_axis_req fpga_as_is_tdata = 44444444
               11885=> fpga_axis_req fpga_as_is_tdata = 55555555
               11925=> fpga_axis_req fpga_as_is_tdata = 66666666
               11965=> fpga_axis_req fpga_as_is_tdata = 77777777
               12005=> fpga_axis_req fpga_as_is_tdata = 88888888
               12045=> fpga_axis_req fpga_as_is_tdata = 99999999
               12085=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
               12125=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
               12165=> fpga_axis_req fpga_as_is_tdata = cccccccc
               12205=> fpga_axis_req fpga_as_is_tdata = dddddddd
               12245=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
               12285=> fpga_axis_req fpga_as_is_tdata = ffffffff
               12325=> fpga_axis_req fpga_as_is_tdata = 00000000
               12365=> fpga_axis_req fpga_as_is_tdata = 11111111
               12405=> fpga_axis_req fpga_as_is_tdata = 22222222
               12445=> fpga_axis_req fpga_as_is_tdata = 33333333
               12485=> fpga_axis_req fpga_as_is_tdata = 44444444
               12525=> fpga_axis_req fpga_as_is_tdata = 55555555
               12565=> fpga_axis_req fpga_as_is_tdata = 66666666
               12605=> fpga_axis_req fpga_as_is_tdata = 77777777
               12645=> fpga_axis_req fpga_as_is_tdata = 88888888
               12685=> fpga_axis_req fpga_as_is_tdata = 99999999
               12725=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
               12765=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
               12805=> fpga_axis_req fpga_as_is_tdata = cccccccc
               12845=> fpga_axis_req fpga_as_is_tdata = dddddddd
               12885=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
               12925=> fpga_axis_req fpga_as_is_tdata = ffffffff
               12965=> test002_fpga_axis_req done
test002: fpga_axis_req - loop 03
               13205=> soc POR Assert
               13205=> fpga POR Assert
               13205=> fpga reset Assert
               13245=> fpga POR De-Assert
               13275=> soc POR De-Assert
               13285=> fpga reset De-Assert
               13385=> fpga_as_to_is_init done
               13425=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               13615=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               13615=> soc rxen_ctl=1
               13615=> fpga rxen_ctl=1
               14025=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               14215=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               14215=> soc txen_ctl=1
               14215=> fpga txen_ctl=1
               14665=> fpga_axis_req fpga_as_is_tdata = 00000000
               14705=> fpga_axis_req fpga_as_is_tdata = 11111111
               14745=> fpga_axis_req fpga_as_is_tdata = 22222222
               14785=> fpga_axis_req fpga_as_is_tdata = 33333333
               14825=> fpga_axis_req fpga_as_is_tdata = 44444444
               14865=> fpga_axis_req fpga_as_is_tdata = 55555555
               14905=> fpga_axis_req fpga_as_is_tdata = 66666666
               14945=> fpga_axis_req fpga_as_is_tdata = 77777777
               14985=> fpga_axis_req fpga_as_is_tdata = 88888888
               15025=> fpga_axis_req fpga_as_is_tdata = 99999999
               15065=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
               15105=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
               15145=> fpga_axis_req fpga_as_is_tdata = cccccccc
               15185=> fpga_axis_req fpga_as_is_tdata = dddddddd
               15225=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
               15265=> fpga_axis_req fpga_as_is_tdata = ffffffff
               15305=> fpga_axis_req fpga_as_is_tdata = 00000000
               15345=> fpga_axis_req fpga_as_is_tdata = 11111111
               15385=> fpga_axis_req fpga_as_is_tdata = 22222222
               15425=> fpga_axis_req fpga_as_is_tdata = 33333333
               15465=> fpga_axis_req fpga_as_is_tdata = 44444444
               15505=> fpga_axis_req fpga_as_is_tdata = 55555555
               15545=> fpga_axis_req fpga_as_is_tdata = 66666666
               15585=> fpga_axis_req fpga_as_is_tdata = 77777777
               15625=> fpga_axis_req fpga_as_is_tdata = 88888888
               15665=> fpga_axis_req fpga_as_is_tdata = 99999999
               15705=> fpga_axis_req fpga_as_is_tdata = aaaaaaaa
               15745=> fpga_axis_req fpga_as_is_tdata = bbbbbbbb
               15785=> fpga_axis_req fpga_as_is_tdata = cccccccc
               15825=> fpga_axis_req fpga_as_is_tdata = dddddddd
               15865=> fpga_axis_req fpga_as_is_tdata = eeeeeeee
               15905=> fpga_axis_req fpga_as_is_tdata = ffffffff
               15945=> test002_fpga_axis_req done
test003: fpga_cfg_read test - loop 00
               16185=> soc POR Assert
               16185=> fpga POR Assert
               16185=> fpga reset Assert
               16225=> soc POR De-Assert
               16225=> fpga POR De-Assert
               16265=> fpga reset De-Assert
               16325=> fpga_as_to_is_init done
               16365=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               16565=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               16565=> soc rxen_ctl=1
               16565=> fpga rxen_ctl=1
               17005=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               17165=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               17165=> soc txen_ctl=1
               17165=> fpga txen_ctl=1
               17605=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               17645=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               17645=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               18645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =xxxxxxxx, fpga_is_as_tdata=00000003
               18645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               18645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               18645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               18645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               18645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               18645=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               18685=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               18685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               19645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               19645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               19645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               19645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               19645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               19645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               19645=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               19685=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               19685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               20645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               20645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               20645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               20645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               20645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               20645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               20645=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               20685=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               20685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               21645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               21645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               21645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               21645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               21645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               21645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               21645=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               21685=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               21685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               22645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               22645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               22645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               22645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               22645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               22645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               22645=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               22685=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               22685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               23645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               23645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               23645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               23645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               23645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               23645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               23645=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               23685=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               23685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               24645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               24645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               24645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               24645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               24645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               24645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               24645=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               24685=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               24685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               25645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               25645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               25645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               25645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               25645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               25645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               25645=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 01
               25885=> soc POR Assert
               25885=> fpga POR Assert
               25885=> fpga reset Assert
               25925=> fpga POR De-Assert
               25935=> soc POR De-Assert
               25965=> fpga reset De-Assert
               26025=> fpga_as_to_is_init done
               26065=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               26235=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               26235=> soc rxen_ctl=1
               26235=> fpga rxen_ctl=1
               26665=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               26835=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               26835=> soc txen_ctl=1
               26835=> fpga txen_ctl=1
               27305=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               27345=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               27345=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               28305=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28305=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28305=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               28305=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               28305=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               28305=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               28305=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               28345=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               28345=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               29265=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               29265=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               29265=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               29265=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               29265=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               29265=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               29265=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               29305=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               29305=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               30225=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               30225=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               30225=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               30225=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               30225=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               30225=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               30225=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               30265=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               30265=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               31185=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               31185=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               31185=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               31185=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               31185=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               31185=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               31185=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               31225=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               31225=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               32145=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               32145=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               32145=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               32145=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               32145=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               32145=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               32145=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               32185=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               32185=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               33105=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               33105=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               33105=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               33105=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               33105=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               33105=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               33105=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               33145=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               33145=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               34065=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               34065=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               34065=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               34065=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               34065=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               34065=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               34065=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               34105=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               34105=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               35025=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               35025=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               35025=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               35025=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               35025=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               35025=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               35025=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 02
               35265=> soc POR Assert
               35265=> fpga POR Assert
               35265=> fpga reset Assert
               35305=> fpga POR De-Assert
               35325=> soc POR De-Assert
               35345=> fpga reset De-Assert
               35405=> fpga_as_to_is_init done
               35445=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               35625=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               35625=> soc rxen_ctl=1
               35625=> fpga rxen_ctl=1
               36045=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               36225=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               36225=> soc txen_ctl=1
               36225=> fpga txen_ctl=1
               36685=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               36725=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               36725=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               37685=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               37685=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               37685=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               37685=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               37685=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               37685=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               37685=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               37725=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               37725=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               38645=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               38645=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               38645=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               38645=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               38645=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               38645=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               38645=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               38685=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               38685=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               39605=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               39605=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               39605=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               39605=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               39605=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               39605=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               39605=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               39645=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               39645=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               40565=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               40565=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               40565=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               40565=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               40565=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               40565=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               40565=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               40605=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               40605=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               41525=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               41525=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               41525=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               41525=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               41525=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               41525=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               41525=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               41565=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               41565=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               42485=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               42485=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               42485=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               42485=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               42485=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               42485=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               42485=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               42525=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               42525=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               43445=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               43445=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               43445=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               43445=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               43445=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               43445=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               43445=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               43485=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               43485=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               44405=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               44405=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               44405=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               44405=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               44405=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               44405=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               44405=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 03
               44645=> soc POR Assert
               44645=> fpga POR Assert
               44645=> fpga reset Assert
               44685=> fpga POR De-Assert
               44715=> soc POR De-Assert
               44725=> fpga reset De-Assert
               44825=> fpga_as_to_is_init done
               44865=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               45055=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               45055=> soc rxen_ctl=1
               45055=> fpga rxen_ctl=1
               45465=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               45655=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               45655=> soc txen_ctl=1
               45655=> fpga txen_ctl=1
               46105=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               46145=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               46145=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               47105=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               47105=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               47105=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               47105=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               47105=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               47105=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               47105=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               47145=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               47145=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               48065=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               48065=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               48065=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               48065=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               48065=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               48065=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               48065=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               48105=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               48105=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               49025=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49025=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49025=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               49025=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               49025=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               49025=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               49025=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               49065=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               49065=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               49985=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49985=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49985=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               49985=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               49985=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               49985=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               49985=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               50025=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               50025=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               50945=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               50945=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               50945=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               50945=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               50945=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               50945=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               50945=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               50985=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               50985=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               51905=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               51905=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               51905=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               51905=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               51905=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               51905=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               51905=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               51945=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               51945=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               52865=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               52865=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               52865=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               52865=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               52865=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               52865=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               52865=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               52905=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               52905=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               53825=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               53825=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               53825=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               53825=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               53825=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               53825=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               53825=> test003_fpga_to_soc_cfg_read done
test004: TX/RX test - loop 00
               54065=> soc POR Assert
               54065=> fpga POR Assert
               54065=> fpga reset Assert
               54105=> soc POR De-Assert
               54105=> fpga POR De-Assert
               54145=> fpga reset De-Assert
               54205=> fpga_as_to_is_init done
               54245=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               54445=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               54445=> soc rxen_ctl=1
               54445=> fpga rxen_ctl=1
               54885=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               55045=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               55045=> soc txen_ctl=1
               55045=> fpga txen_ctl=1
               58445=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 01
               58685=> soc POR Assert
               58685=> fpga POR Assert
               58685=> fpga reset Assert
               58725=> fpga POR De-Assert
               58735=> soc POR De-Assert
               58765=> fpga reset De-Assert
               58825=> fpga_as_to_is_init done
               58865=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               59035=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               59035=> soc rxen_ctl=1
               59035=> fpga rxen_ctl=1
               59465=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               59635=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               59635=> soc txen_ctl=1
               59635=> fpga txen_ctl=1
               62785=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 02
               63025=> soc POR Assert
               63025=> fpga POR Assert
               63025=> fpga reset Assert
               63065=> fpga POR De-Assert
               63085=> soc POR De-Assert
               63105=> fpga reset De-Assert
               63165=> fpga_as_to_is_init done
               63205=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               63385=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               63385=> soc rxen_ctl=1
               63385=> fpga rxen_ctl=1
               63805=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               63985=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               63985=> soc txen_ctl=1
               63985=> fpga txen_ctl=1
               67125=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 03
               67365=> soc POR Assert
               67365=> fpga POR Assert
               67365=> fpga reset Assert
               67405=> fpga POR De-Assert
               67435=> soc POR De-Assert
               67445=> fpga reset De-Assert
               67545=> fpga_as_to_is_init done
               67585=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               67775=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               67775=> soc rxen_ctl=1
               67775=> fpga rxen_ctl=1
               68185=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               68375=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               68375=> soc txen_ctl=1
               68375=> fpga txen_ctl=1
               71505=> test004_fpga_to_soc_mail_box_write done
test005: soc mail box cfg write/read test
               71845=> soc POR Assert
               71885=> soc POR De-Assert
               71965=> fpga POR Assert
               71965=> fpga reset Assert
               72005=> fpga POR De-Assert
               72045=> fpga reset De-Assert
               72145=> fpga_as_to_is_init done
               72185=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               72385=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               72385=> soc rxen_ctl=1
               72385=> fpga rxen_ctl=1
               72825=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               72985=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               72985=> soc txen_ctl=1
               72985=> fpga txen_ctl=1
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc cfg read value part
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               73665=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=a5a5a5a5
               74145=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =xxxxxxxx, fpga_is_as_tdata=f0002000
               74145=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               74385=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =xxxxxxxx, fpga_is_as_tdata=a5a5a5a5
               74385=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               74385=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               74705=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
               74705=> soc wishbone read data result : send soc_cfg_read_event
               74705=> soc_aa_cfg_read : got soc_cfg_read_event
               74705=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               75025=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=a5a5a5a5
               75505=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               75505=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               75745=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               75745=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               75745=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               76065=> soc_aa_cfg_read : wbs_adr=30002004, wbs_sel=1111
               76065=> soc wishbone read data result : send soc_cfg_read_event
               76065=> soc_aa_cfg_read : got soc_cfg_read_event
               76065=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               76385=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=a5a5a5a5
               76865=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               76865=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               77105=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               77105=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               77105=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               77425=> soc_aa_cfg_read : wbs_adr=30002008, wbs_sel=1111
               77425=> soc wishbone read data result : send soc_cfg_read_event
               77425=> soc_aa_cfg_read : got soc_cfg_read_event
               77425=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               77745=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               78225=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               78225=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               78465=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               78465=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               78465=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               78785=> soc_aa_cfg_read : wbs_adr=3000200c, wbs_sel=1111
               78785=> soc wishbone read data result : send soc_cfg_read_event
               78785=> soc_aa_cfg_read : got soc_cfg_read_event
               78785=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               79105=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=a5a5a5a5
               79585=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               79585=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               79825=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               79825=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               79825=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               80145=> soc_aa_cfg_read : wbs_adr=30002010, wbs_sel=1111
               80145=> soc wishbone read data result : send soc_cfg_read_event
               80145=> soc_aa_cfg_read : got soc_cfg_read_event
               80145=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               80465=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=a5a5a5a5
               80945=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
               80945=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
               81185=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               81185=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               81185=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               81505=> soc_aa_cfg_read : wbs_adr=30002014, wbs_sel=1111
               81505=> soc wishbone read data result : send soc_cfg_read_event
               81505=> soc_aa_cfg_read : got soc_cfg_read_event
               81505=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               81825=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=a5a5a5a5
               82305=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
               82305=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
               82545=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               82545=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               82545=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               82865=> soc_aa_cfg_read : wbs_adr=30002018, wbs_sel=1111
               82865=> soc wishbone read data result : send soc_cfg_read_event
               82865=> soc_aa_cfg_read : got soc_cfg_read_event
               82865=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               83185=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               83665=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
               83665=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
               83905=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               83905=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               83905=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               84225=> soc_aa_cfg_read : wbs_adr=3000201c, wbs_sel=1111
               84225=> soc wishbone read data result : send soc_cfg_read_event
               84225=> soc_aa_cfg_read : got soc_cfg_read_event
               84225=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc to fpga cfg write value part
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               84545=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=a5a5a5a5
               85025=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
               85025=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               85265=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               85265=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               85265=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               85265=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               85265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002000, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002000
               85265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               85265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               85585=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=a5a5a5a5
               86065=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               86065=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               86305=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               86305=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               86305=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               86305=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               86305=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002004, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002004
               86305=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               86305=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               86625=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=a5a5a5a5
               87105=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               87105=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               87345=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               87345=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               87345=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               87345=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               87345=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002008, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002008
               87345=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               87345=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               87665=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               88145=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               88145=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               88385=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               88385=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               88385=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               88385=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               88385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000200c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000200c
               88385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               88385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               88705=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=a5a5a5a5
               89185=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               89185=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               89425=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               89425=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               89425=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               89425=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               89425=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002010, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002010
               89425=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               89425=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               89745=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=a5a5a5a5
               90225=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
               90225=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
               90465=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               90465=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               90465=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               90465=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               90465=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002014, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002014
               90465=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               90465=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               90785=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=a5a5a5a5
               91265=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
               91265=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
               91505=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               91505=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               91505=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               91505=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               91505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002018, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002018
               91505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               91505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               91825=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               92305=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
               92305=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
               92545=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               92545=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               92545=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               92545=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               92545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000201c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000201c
               92545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               92545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc cfg read value part with random value
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               92865=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=c0895e81
               93345=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
               93345=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               93585=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=c0895e81
               93585=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =c0895e81, fpga_is_as_tdata=c0895e81
               93585=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               93905=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
               93905=> soc wishbone read data result : send soc_cfg_read_event
               93905=> soc_aa_cfg_read : got soc_cfg_read_event
               93905=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=c0895e81, cfg_read_data_captured=c0895e81
-----------------
               94225=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=8484d609
               94705=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               94705=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               94945=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =c0895e81, fpga_is_as_tdata=8484d609
               94945=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =8484d609, fpga_is_as_tdata=8484d609
               94945=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               95265=> soc_aa_cfg_read : wbs_adr=30002004, wbs_sel=1111
               95265=> soc wishbone read data result : send soc_cfg_read_event
               95265=> soc_aa_cfg_read : got soc_cfg_read_event
               95265=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=8484d609, cfg_read_data_captured=8484d609
-----------------
               95585=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=b1f05663
               96065=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               96065=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               96305=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =8484d609, fpga_is_as_tdata=b1f05663
               96305=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =b1f05663, fpga_is_as_tdata=b1f05663
               96305=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               96625=> soc_aa_cfg_read : wbs_adr=30002008, wbs_sel=1111
               96625=> soc wishbone read data result : send soc_cfg_read_event
               96625=> soc_aa_cfg_read : got soc_cfg_read_event
               96625=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=b1f05663, cfg_read_data_captured=b1f05663
-----------------
               96945=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=06b97b0d
               97425=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               97425=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               97665=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =b1f05663, fpga_is_as_tdata=06b97b0d
               97665=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =06b97b0d, fpga_is_as_tdata=06b97b0d
               97665=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               97985=> soc_aa_cfg_read : wbs_adr=3000200c, wbs_sel=1111
               97985=> soc wishbone read data result : send soc_cfg_read_event
               97985=> soc_aa_cfg_read : got soc_cfg_read_event
               97985=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=06b97b0d, cfg_read_data_captured=06b97b0d
-----------------
               98305=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=46df998d
               98785=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               98785=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               99025=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =06b97b0d, fpga_is_as_tdata=46df998d
               99025=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =46df998d, fpga_is_as_tdata=46df998d
               99025=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               99345=> soc_aa_cfg_read : wbs_adr=30002010, wbs_sel=1111
               99345=> soc wishbone read data result : send soc_cfg_read_event
               99345=> soc_aa_cfg_read : got soc_cfg_read_event
               99345=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=46df998d, cfg_read_data_captured=46df998d
-----------------
               99665=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=b2c28465
              100145=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
              100145=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
              100385=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =46df998d, fpga_is_as_tdata=b2c28465
              100385=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =b2c28465, fpga_is_as_tdata=b2c28465
              100385=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              100705=> soc_aa_cfg_read : wbs_adr=30002014, wbs_sel=1111
              100705=> soc wishbone read data result : send soc_cfg_read_event
              100705=> soc_aa_cfg_read : got soc_cfg_read_event
              100705=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=b2c28465, cfg_read_data_captured=b2c28465
-----------------
              101025=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=89375212
              101505=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
              101505=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
              101745=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =b2c28465, fpga_is_as_tdata=89375212
              101745=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =89375212, fpga_is_as_tdata=89375212
              101745=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              102065=> soc_aa_cfg_read : wbs_adr=30002018, wbs_sel=1111
              102065=> soc wishbone read data result : send soc_cfg_read_event
              102065=> soc_aa_cfg_read : got soc_cfg_read_event
              102065=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=89375212, cfg_read_data_captured=89375212
-----------------
              102385=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=00f3e301
              102865=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
              102865=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
              103105=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =89375212, fpga_is_as_tdata=00f3e301
              103105=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =00f3e301, fpga_is_as_tdata=00f3e301
              103105=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              103425=> soc_aa_cfg_read : wbs_adr=3000201c, wbs_sel=1111
              103425=> soc wishbone read data result : send soc_cfg_read_event
              103425=> soc_aa_cfg_read : got soc_cfg_read_event
              103425=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=00f3e301, cfg_read_data_captured=00f3e301
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc to fpga cfg write value part with random value
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
              103745=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=06d7cd0d
              104225=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
              104225=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
              104465=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =00f3e301, fpga_is_as_tdata=06d7cd0d
              104465=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =06d7cd0d, fpga_is_as_tdata=06d7cd0d
              104465=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              104545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002000, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002000
              104545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              104545=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=06d7cd0d, soc_to_fpga_mailbox_write_data_captured=06d7cd0d
-----------------
              104865=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=3b23f176
              105345=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
              105345=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
              105585=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =06d7cd0d, fpga_is_as_tdata=3b23f176
              105585=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =3b23f176, fpga_is_as_tdata=3b23f176
              105585=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              105665=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002004, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002004
              105665=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              105665=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=3b23f176, soc_to_fpga_mailbox_write_data_captured=3b23f176
-----------------
              105985=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=1e8dcd3d
              106465=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
              106465=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
              106705=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =3b23f176, fpga_is_as_tdata=1e8dcd3d
              106705=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =1e8dcd3d, fpga_is_as_tdata=1e8dcd3d
              106705=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              106785=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002008, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002008
              106785=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              106785=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=1e8dcd3d, soc_to_fpga_mailbox_write_data_captured=1e8dcd3d
-----------------
              107105=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=76d457ed
              107585=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
              107585=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
              107825=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =1e8dcd3d, fpga_is_as_tdata=76d457ed
              107825=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =76d457ed, fpga_is_as_tdata=76d457ed
              107825=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              107905=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000200c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000200c
              107905=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              107905=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=76d457ed, soc_to_fpga_mailbox_write_data_captured=76d457ed
-----------------
              108225=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=462df78c
              108705=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
              108705=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
              108945=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =76d457ed, fpga_is_as_tdata=462df78c
              108945=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =462df78c, fpga_is_as_tdata=462df78c
              108945=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              109025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002010, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002010
              109025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              109025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=462df78c, soc_to_fpga_mailbox_write_data_captured=462df78c
-----------------
              109345=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=7cfde9f9
              109825=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
              109825=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
              110065=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =462df78c, fpga_is_as_tdata=7cfde9f9
              110065=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =7cfde9f9, fpga_is_as_tdata=7cfde9f9
              110065=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              110145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002014, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002014
              110145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              110145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=7cfde9f9, soc_to_fpga_mailbox_write_data_captured=7cfde9f9
-----------------
              110465=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=e33724c6
              110945=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
              110945=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
              111185=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =7cfde9f9, fpga_is_as_tdata=e33724c6
              111185=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =e33724c6, fpga_is_as_tdata=e33724c6
              111185=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              111265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002018, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002018
              111265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              111265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=e33724c6, soc_to_fpga_mailbox_write_data_captured=e33724c6
-----------------
              111585=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=e2f784c5
              112065=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
              112065=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
              112305=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =e33724c6, fpga_is_as_tdata=e2f784c5
              112305=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =e2f784c5, fpga_is_as_tdata=e2f784c5
              112305=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              112385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000201c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000201c
              112385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              112385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=e2f784c5, soc_to_fpga_mailbox_write_data_captured=e2f784c5
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test006: fpga to soc cfg write test - loop 00
              112625=> soc POR Assert
              112625=> fpga POR Assert
              112625=> fpga reset Assert
              112665=> soc POR De-Assert
              112665=> fpga POR De-Assert
              112705=> fpga reset De-Assert
              112765=> fpga_as_to_is_init done
              112805=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              113005=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              113005=> soc rxen_ctl=1
              113005=> fpga rxen_ctl=1
              113445=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              113605=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              113605=> soc txen_ctl=1
              113605=> fpga txen_ctl=1
              114045=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              114645=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              114645=> soc wishbone read data result : send soc_cfg_read_event
              114645=> soc_aa_cfg_read : got soc_cfg_read_event
              114645=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              114685=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              114725=> fpga_axilite_write_req in address phase = 10002100 - transfer
              114725=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              114765=> fpga_axilite_write_req in data phase = 00000001 - transfer
              119405=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              119405=> soc wishbone read data result : send soc_cfg_read_event
              119405=> soc_aa_cfg_read : got soc_cfg_read_event
              119405=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              119405=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 01
              119645=> soc POR Assert
              119645=> fpga POR Assert
              119645=> fpga reset Assert
              119685=> fpga POR De-Assert
              119695=> soc POR De-Assert
              119725=> fpga reset De-Assert
              119785=> fpga_as_to_is_init done
              119825=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              119995=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              119995=> soc rxen_ctl=1
              119995=> fpga rxen_ctl=1
              120425=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              120595=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              120595=> soc txen_ctl=1
              120595=> fpga txen_ctl=1
              121065=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              121635=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              121635=> soc wishbone read data result : send soc_cfg_read_event
              121635=> soc_aa_cfg_read : got soc_cfg_read_event
              121635=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              121665=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              121705=> fpga_axilite_write_req in address phase = 10002100 - transfer
              121705=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              121745=> fpga_axilite_write_req in data phase = 00000001 - transfer
              126355=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              126355=> soc wishbone read data result : send soc_cfg_read_event
              126355=> soc_aa_cfg_read : got soc_cfg_read_event
              126355=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              126355=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 02
              126595=> soc POR Assert
              126595=> fpga POR Assert
              126595=> fpga reset Assert
              126635=> fpga POR De-Assert
              126655=> soc POR De-Assert
              126675=> fpga reset De-Assert
              126735=> fpga_as_to_is_init done
              126775=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              126955=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              126955=> soc rxen_ctl=1
              126955=> fpga rxen_ctl=1
              127375=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              127555=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              127555=> soc txen_ctl=1
              127555=> fpga txen_ctl=1
              128015=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              128595=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              128595=> soc wishbone read data result : send soc_cfg_read_event
              128595=> soc_aa_cfg_read : got soc_cfg_read_event
              128595=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              128615=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              128655=> fpga_axilite_write_req in address phase = 10002100 - transfer
              128655=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              128695=> fpga_axilite_write_req in data phase = 00000001 - transfer
              133315=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              133315=> soc wishbone read data result : send soc_cfg_read_event
              133315=> soc_aa_cfg_read : got soc_cfg_read_event
              133315=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              133315=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 03
              133555=> soc POR Assert
              133555=> fpga POR Assert
              133555=> fpga reset Assert
              133595=> fpga POR De-Assert
              133625=> soc POR De-Assert
              133635=> fpga reset De-Assert
              133735=> fpga_as_to_is_init done
              133775=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              133965=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              133965=> soc rxen_ctl=1
              133965=> fpga rxen_ctl=1
              134375=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              134565=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              134565=> soc txen_ctl=1
              134565=> fpga txen_ctl=1
              135015=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              135605=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              135605=> soc wishbone read data result : send soc_cfg_read_event
              135605=> soc_aa_cfg_read : got soc_cfg_read_event
              135605=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              135615=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              135655=> fpga_axilite_write_req in address phase = 10002100 - transfer
              135655=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              135695=> fpga_axilite_write_req in data phase = 00000001 - transfer
              140325=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              140325=> soc wishbone read data result : send soc_cfg_read_event
              140325=> soc_aa_cfg_read : got soc_cfg_read_event
              140325=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              140325=> test006_fpga_to_soc_cfg_write done
test007: mailbox interrupt test
test007: TX/RX test
              140665=> soc POR Assert
              140665=> fpga POR Assert
              140665=> fpga reset Assert
              140705=> soc POR De-Assert
              140705=> fpga POR De-Assert
              140745=> fpga reset De-Assert
              140805=> fpga_as_to_is_init done
              140845=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              141045=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              141045=> soc rxen_ctl=1
              141045=> fpga rxen_ctl=1
              141485=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              141645=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              141645=> soc txen_ctl=1
              141645=> fpga txen_ctl=1
Enable interrupt, set aa_regs offset 0, bit 0 = 1
              142365=> soc_aa_cfg_write : wbs_adr=30002100, wbs_sel=1111, wbs_wdata=00000001
              142965=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              142965=> soc wishbone read data result : send soc_cfg_read_event
              142965=> soc_aa_cfg_read : got soc_cfg_read_event
              142965=> test007_aa_internal_soc_mb_interrupt_en [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
Read interrupt status, aa_regs offset 4, bit 0 should be 0 by default
              143565=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              143565=> soc wishbone read data result : send soc_cfg_read_event
              143565=> soc_aa_cfg_read : got soc_cfg_read_event
              143565=> test007_aa_internal_soc_mb_interrupt_en [PASS] cfg_read_data_expect_value[0]=0, cfg_read_data_captured[0]=0
              143765=> test007_fpga_mail_box_write done
Read mb_regs offset 0
              144685=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
              144685=> soc wishbone read data result : send soc_cfg_read_event
              144685=> soc_aa_cfg_read : got soc_cfg_read_event
              144685=> Result: mb_regs offset 0 [PASS] cfg_read_data_expect_value=11111111, cfg_read_data_captured=11111111
Check interrupt status, read aa_regs offset 4, bit 0
              145365=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              145365=> soc wishbone read data result : send soc_cfg_read_event
              145365=> soc_aa_cfg_read : got soc_cfg_read_event
              145365=> Read soc_mb_interrupt_status [PASS] cfg_read_data_expect_value[0]=1, cfg_read_data_captured[0]=1
Clear interrupt status, write aa_regs offset 4, bit 0 = 1
              145685=> soc_aa_cfg_write : wbs_adr=30002104, wbs_sel=1111, wbs_wdata=00000001
              146285=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              146285=> soc wishbone read data result : send soc_cfg_read_event
              146285=> soc_aa_cfg_read : got soc_cfg_read_event
              146285=>Read soc_mb_interrupt_status [PASS] cfg_read_data_expect_value[0]=0, cfg_read_data_captured[0]=0
=============================================================================================
=============================================================================================
=============================================================================================
              146785=> Final result [PASS], check_cnt = 0115, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
$finish called at time : 146785 ns : File "D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v" Line 363
