=~=~=~=~=~=~=~=~=~=~=~= PuTTY log 2014.06.25 22:24:13 =~=~=~=~=~=~=~=~=~=~=~=
_FDC_init()
outb a 6
outb c 46
outb b 46
outb 4 0
outb 4 10
outb 81 0
outb 5 ff
outb 5 23
outb 1 2   a 2
outb 3f2 1c

FDC IRQ RECIVED
outb 3f5 8          inb 3f4
We recived 80 = 128 = 
outb 3f5 8
inb 3f4
We recived D0 = 208 = 
inb 3f5
We recived C0 = 192 = 
inb 3f4
We recived D0 = 208 = 
inb 3f5
We recived 0 = 0 = 
inb 3f4
We recived 80 = 128 = 
outb 3f5 f
outb 3f5 0
outb 3f5 0

FDC IRQ RECIVED
outb 3f5 8
inb 3f5
We recived 20 = 32 =  
inb 3f5
We recived 0 = 0 = 
outb 3f5 66
outb 3f5 0
outb 3f5 0
outb 3f5 0
outb 3f5 1
outb 3f5 2
outb 3f5 2
outb 3f5 1b
outb3  3f5 ff

FDC IRQ RECIVED
inb 3f5
We recived 40 = 64 = @
inb 3f5
We recived 4 = 4 = 
inb 3f5
We recived 10 = 16 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 1 = 1 = 
inb 3f5
We recived 2 = 2 = 
outb 3f5 8
inb 3f5
We recived C1 = 193 = 
inb 3f5
We recived 0 = 0 = 
outb 3f2 c
ramx 1000 120  1ff
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
j k outb 3f2 1c
outb 3f5 f
outb 3f5 0
outb 3f5 0

FDC IRQ RECIVED
outb 3f5 8
inb 3f5
We recived 20 = 32 =  
inb 3f5
We recived 0 = 0 = 
outb 3f5 e6
outb 3f5 0
outb 3f5 0
outb 3f5 0
outb 3f5 1
outb 3f5 2
outb 3f5 2
outb 3f5 1b
outb 3f5 ff

FDC IRQ RECIVED
inb 3f5
We recived 40 = 64 = @
inb 3f5
We recived 4 = 4 = 
inb 3f5
We recived 10 = 16 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 1 = 1 = 
inb 3f5
We recived 2 = 2 = 
outb 3f5 8
inb 3f5
We recived C2 = 194 = 
inb 3f5
We recived 0 = 0 = 
outb 3f2 1 c
ramx 1000 11ff
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
o outb 3f2 1c
outb 3f5 f
outb 3f5 0
outb 3f5 0

FDC IRQ RECIVED
outb 3f5 8
inb 3f5
We recived 20 = 32 =  
inb 3f5
We recived 0 = 0 = 
outb 3f5 66
outb 3f5 0
outb 3f5 0
outb 3f5 0
outb 3f5 1
outb 3f5 2
outb 3f5 2
outb 3f5 1b
outb 3f5 ff

FDC IRQ RECIVED
outb 3f5 8
inb 3f5
We recived 4 = 4 = 
inb 3f5
We recived 10 = 16 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 1 = 1 = 
inb 3f5
We recived 2 = 2 = 
onb 3f5
inb 3f5
We recived 2 = 2 = 
inb 3f5
We recived 2 = 2 = 
inb 3f5
We recived 2 = 2 = 
ramx 1000         outb 3f2 c
i ramx 1000 11ff
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
outb 3f2 0

FDC IRQ RECIVED
outb 3f2 c

FDC IRQ RECIVED
outb 3f5 8
inb 3f5
We recived C0 = 192 = 
inb 3f5
We recived 0 = 0 = 
outb 3f5 8
inb 3f5
We recived C1 = 193 = 
inb 3f5
We recived 0 = 0 = 
outb 3f5 8
inb 3f5
We recived C2 = 194 = 
inb 3f5
We recived 0 = 0 = 
outb 3f5
outb 3f5 8
inb 3f5
We recived 0 = 0 = 
inb 3f5
We recived 0 = 0 = 
outb 3f2 0

FDC IRQ RECIVED
test
lbaCHS(0x0, 0x0, 0x0, 0x1)
_DMA_outb(0xA, 0x6)
_DMA_outb(0xC, 0x46)
_DMA_outb(0xB, 0x46)
_DMA_outb(0x4, 0x0)
_DMA_outb(0x4, 0x10)
_DMA_outb(0x81, 0x0)
_DMA_outb(0x5, 0xFF)
_DMA_outb(0x5, 0x23)
_DMA_outb(0xA, 0x2)
DOR_Handler(0x0, TRUE, FALSE)
_FDC_Write(0x3F0, 0x2, 0x1C)

FDC IRQ RECIVED
_FDC_Write(0x3F0, 0x5, 0xF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x81
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD1
_FDC_READ(0x3F0, 0x5) = 0x20
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Write(0x3F0, 0x5, 0xE6)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1B)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0xFF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x40
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x4
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x10
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x1
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x2
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0xC1
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
DOR_Handler(0x0, FALSE, FALSE)
_FDC_Write(0x3F0, 0x2, 0xC)
test
lbaCHS(0x0, 0x0, 0x0, 0x1)
_DMA_outb(0xA, 0x6)
_DMA_outb(0xC, 0x46)
_DMA_outb(0xB, 0x46)
_DMA_outb(0x4, 0x0)
_DMA_outb(0x4, 0x10)
_DMA_outb(0x81, 0x0)
_DMA_outb(0x5, 0xFF)
_DMA_outb(0x5, 0x23)
_DMA_outb(0xA, 0x2)
DOR_Handler(0x0, TRUE, FALSE)
_FDC_Write(0x3F0, 0x2, 0x1C)
_FDC_Write(0x3F0, 0x5, 0xF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x81
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD1
_FDC_READ(0x3F0, 0x5) = 0x20
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Write(0x3F0, 0x5, 0xE6)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1B)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0xFF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x40
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x4
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x10
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x1
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x2
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0xC2
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
DOR_Handler(0x0, FALSE, FALSE)
_FDC_Write(0x3F0, 0x2, 0xC)
outb 3f2 1c
test
lbaCHS(0x0, 0x0, 0x0, 0x1)
_DMA_outb(0xA, 0x6)
_DMA_outb(0xC, 0x46)
_DMA_outb(0xB, 0x46)
_DMA_outb(0x4, 0x0)
_DMA_outb(0x4, 0x10)
_DMA_outb(0x81, 0x0)
_DMA_outb(0x5, 0xFF)
_DMA_outb(0x5, 0x23)
_DMA_outb(0xA, 0x2)
DOR_Handler(0x0, TRUE, FALSE)
_FDC_Write(0x3F0, 0x2, 0x1C)
_FDC_Write(0x3F0, 0x5, 0xF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x81
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD1
_FDC_READ(0x3F0, 0x5) = 0x20
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Write(0x3F0, 0x5, 0xE6)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x0)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x2)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0x1B)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90
_FDC_Write(0x3F0, 0x5, 0xFF)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x90

FDC IRQ RECIVED
_FDC_WAIT_IR()
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x40
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x4
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x10
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x1
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x2
_FDC_SENSEINT(*st0, *cyl)
_FDC_Write(0x3F0, 0x5, 0x8)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0x80
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0xC3
_FDC_Read(0x3F0, 0x5)
MSR_Handler()
_FDC_Read(0x3F0, 0x4)
_FDC_READ(0x3F0, 0x4) = 0xD0
_FDC_READ(0x3F0, 0x5) = 0x0
DOR_Handler(0x0, FALSE, FALSE)
_FDC_Write(0x3F0, 0x2, 0xC)
