#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557ec54ff890 .scope module, "AudVid" "AudVid" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "I2SCLK"
    .port_info 3 /INPUT 4 "Address"
    .port_info 4 /INPUT 32 "Data"
    .port_info 5 /INPUT 1 "Enable"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 7 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 8 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 9 /OUTPUT 1 "TFT_RST"
    .port_info 10 /OUTPUT 1 "TFT_RS"
    .port_info 11 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 12 /OUTPUT 1 "SD_SPI_CS"
    .port_info 13 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 14 /INPUT 1 "SD_SPI_MISO"
    .port_info 15 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 17 /OUTPUT 1 "I2S_DATA"
    .port_info 18 /OUTPUT 1 "I2S_CLK"
    .port_info 19 /OUTPUT 1 "I2S_WS"
o0x7f6db41cb568 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557ec5526600_0 .net "Address", 3 0, o0x7f6db41cb568;  0 drivers
o0x7f6db41cb598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557ec5526700_0 .net "Data", 31 0, o0x7f6db41cb598;  0 drivers
o0x7f6db41cb5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec55267e0_0 .net "Enable", 0 0, o0x7f6db41cb5c8;  0 drivers
o0x7f6db41cb5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526880_0 .net "I2SCLK", 0 0, o0x7f6db41cb5f8;  0 drivers
o0x7f6db41cb628 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526940_0 .net "I2S_CLK", 0 0, o0x7f6db41cb628;  0 drivers
o0x7f6db41cb658 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526a50_0 .net "I2S_DATA", 0 0, o0x7f6db41cb658;  0 drivers
o0x7f6db41cb688 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526b10_0 .net "I2S_WS", 0 0, o0x7f6db41cb688;  0 drivers
o0x7f6db41c9b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526bd0_0 .net "MasterCLK", 0 0, o0x7f6db41c9b58;  0 drivers
o0x7f6db41ca338 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5526c70_0 .net "Reset", 0 0, o0x7f6db41ca338;  0 drivers
v0x557ec5526d10_0 .var "SDReadCount", 10 0;
v0x557ec5526df0_0 .net "SD_EnableDataRead", 0 0, v0x557ec551f4f0_0;  1 drivers
v0x557ec5526e90_0 .var "SD_InputAddress", 15 0;
v0x557ec5526f60_0 .net "SD_InputData", 7 0, v0x557ec54775b0_0;  1 drivers
v0x557ec5527000_0 .net "SD_InputDataClock", 0 0, L_0x557ec544bd80;  1 drivers
v0x557ec55270a0_0 .net "SD_SPI_CLK", 0 0, L_0x557ec5547fb0;  1 drivers
v0x557ec5527190_0 .net "SD_SPI_COUNT_DEBUG", 0 0, L_0x557ec55486b0;  1 drivers
v0x557ec5527280_0 .net "SD_SPI_CS", 0 0, v0x557ec551fc00_0;  1 drivers
o0x7f6db41c9168 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5527320_0 .net "SD_SPI_MISO", 0 0, o0x7f6db41c9168;  0 drivers
v0x557ec5527410_0 .net "SD_SPI_MOSI", 0 0, L_0x557ec5547b70;  1 drivers
v0x557ec5527500_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, L_0x557ec55493d0;  1 drivers
o0x7f6db41cb328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x557ec55275f0_0 .net "TFT_Data", 15 0, o0x7f6db41cb328;  0 drivers
v0x557ec5527690_0 .net "TFT_DataClock", 0 0, L_0x557ec5442b10;  1 drivers
RS_0x7f6db41cacf8 .resolv tri, v0x557ec5523990_0, L_0x557ec554b670;
v0x557ec5527730_0 .net8 "TFT_RS", 0 0, RS_0x7f6db41cacf8;  2 drivers
o0x7f6db41cb6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec55277d0_0 .net "TFT_RST", 0 0, o0x7f6db41cb6e8;  0 drivers
v0x557ec5527870_0 .net "TFT_SPI_CLK", 0 0, L_0x557ec554ad80;  1 drivers
v0x557ec5527960_0 .net "TFT_SPI_CS", 0 0, v0x557ec5522380_0;  1 drivers
v0x557ec5527a50_0 .net "TFT_SPI_MOSI", 0 0, L_0x557ec554a6f0;  1 drivers
v0x557ec5527b40_0 .var "TilesRead_TileAddress", 4 0;
v0x557ec5527be0_0 .var "TilesRead_XAddress", 3 0;
v0x557ec5527cc0_0 .var "TilesRead_YAddress", 3 0;
v0x557ec5527da0 .array "TilesRegister", 0 3, 8191 0;
E_0x557ec53e0770 .event posedge, v0x557ec551f770_0;
S_0x557ec5486b00 .scope module, "sd_spi" "SD_SPI" 2 47, 3 1 0, S_0x557ec54ff890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 7 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /INPUT 16 "InputAddress"
L_0x557ec544bd80 .functor NOT 1, v0x557ec54ac730_0, C4<0>, C4<0>, C4<0>;
v0x557ec551f320_0 .var "Address", 15 0;
v0x557ec551f400_0 .net "DataClock", 0 0, v0x557ec54ac730_0;  1 drivers
v0x557ec551f4f0_0 .var "EnableDataRead", 0 0;
v0x557ec551f5c0_0 .net "InputAddress", 15 0, v0x557ec5526e90_0;  1 drivers
v0x557ec551f660_0 .net "InputData", 7 0, v0x557ec54775b0_0;  alias, 1 drivers
v0x557ec551f770_0 .net "InputDataClock", 0 0, L_0x557ec544bd80;  alias, 1 drivers
v0x557ec551f810_0 .net "MasterCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec551f900_0 .var "OutputData", 7 0;
v0x557ec551f9c0_0 .net "Reset", 0 0, o0x7f6db41ca338;  alias, 0 drivers
v0x557ec551fa60_0 .net "SPI_CLK", 0 0, L_0x557ec5547fb0;  alias, 1 drivers
v0x557ec551fb30_0 .net "SPI_COUNT_DEBUG", 0 0, L_0x557ec55486b0;  alias, 1 drivers
v0x557ec551fc00_0 .var "SPI_CS", 0 0;
v0x557ec551fca0_0 .var "SPI_Enable", 0 0;
v0x557ec551fd40_0 .net "SPI_InitClock", 0 0, v0x557ec551d400_0;  1 drivers
v0x557ec551fe10_0 .net "SPI_InputCLK", 0 0, L_0x557ec5549c10;  1 drivers
v0x557ec551feb0_0 .net "SPI_MISO", 0 0, o0x7f6db41c9168;  alias, 0 drivers
v0x557ec551ff80_0 .net "SPI_MOSI", 0 0, L_0x557ec5547b70;  alias, 1 drivers
v0x557ec5520160_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, L_0x557ec55493d0;  alias, 1 drivers
v0x557ec5520230_0 .net "SPI_WorkClock", 0 0, v0x557ec551f130_0;  1 drivers
v0x557ec5520300_0 .var "UtilCount", 9 0;
v0x557ec55203a0_0 .var "VideoCount", 9 0;
L_0x7f6db4180378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ec5520440_0 .net/2u *"_s0", 1 0, L_0x7f6db4180378;  1 drivers
L_0x7f6db41805b8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x557ec55204e0_0 .net/2u *"_s10", 31 0, L_0x7f6db41805b8;  1 drivers
v0x557ec55205c0_0 .net *"_s12", 0 0, L_0x557ec5549aa0;  1 drivers
v0x557ec5520680_0 .net *"_s6", 31 0, L_0x557ec5549960;  1 drivers
L_0x7f6db4180570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5520760_0 .net *"_s9", 25 0, L_0x7f6db4180570;  1 drivers
v0x557ec5520840_0 .var "count", 5 0;
E_0x557ec53e0190 .event posedge, v0x557ec551f4f0_0;
E_0x557ec53e0480 .event posedge, v0x557ec54ac730_0;
L_0x557ec5548b50 .concat [ 6 2 0 0], v0x557ec5520840_0, L_0x7f6db4180378;
L_0x557ec5549870 .part v0x557ec5520300_0, 0, 8;
L_0x557ec5549960 .concat [ 6 26 0 0], v0x557ec5520840_0, L_0x7f6db4180570;
L_0x557ec5549aa0 .cmp/gt 32, L_0x7f6db41805b8, L_0x557ec5549960;
L_0x557ec5549c10 .functor MUXZ 1, v0x557ec551f130_0, v0x557ec551d400_0, L_0x557ec5549aa0, C4<>;
S_0x557ec54fd080 .scope module, "spi" "FullSPI" 3 55, 4 1 0, S_0x557ec5486b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec54970a0_0 .var "Data", 7 0;
v0x557ec54ac730_0 .var "DataClk", 0 0;
v0x557ec54775b0_0 .var "InputData", 7 0;
v0x557ec5486030_0 .net "OutputData", 7 0, v0x557ec551f900_0;  1 drivers
v0x557ec54865c0_0 .net "SPI_CLK", 0 0, L_0x557ec5547fb0;  alias, 1 drivers
v0x557ec5480bb0_0 .net "SPI_Enable", 0 0, v0x557ec551fca0_0;  1 drivers
v0x557ec5481140_0 .net "SPI_InputCLK", 0 0, L_0x557ec5549c10;  alias, 1 drivers
v0x557ec551aa50_0 .net "SPI_MISO", 0 0, o0x7f6db41c9168;  alias, 0 drivers
v0x557ec551ab10_0 .net "SPI_MOSI", 0 0, L_0x557ec5547b70;  alias, 1 drivers
L_0x7f6db4180018 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec551abd0_0 .net/2u *"_s0", 31 0, L_0x7f6db4180018;  1 drivers
v0x557ec551acb0_0 .net *"_s10", 1 0, L_0x557ec5547880;  1 drivers
L_0x7f6db41800a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551ad90_0 .net *"_s13", 0 0, L_0x7f6db41800a8;  1 drivers
L_0x7f6db41800f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551ae70_0 .net/2u *"_s14", 1 0, L_0x7f6db41800f0;  1 drivers
v0x557ec551af50_0 .net *"_s16", 1 0, L_0x557ec55479f0;  1 drivers
v0x557ec551b030_0 .net *"_s2", 31 0, L_0x557ec55474b0;  1 drivers
v0x557ec551b110_0 .net *"_s20", 1 0, L_0x557ec5547ca0;  1 drivers
L_0x7f6db4180138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551b1f0_0 .net *"_s23", 0 0, L_0x7f6db4180138;  1 drivers
L_0x7f6db4180180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551b2d0_0 .net/2u *"_s24", 1 0, L_0x7f6db4180180;  1 drivers
v0x557ec551b3b0_0 .net *"_s26", 1 0, L_0x557ec5547e20;  1 drivers
L_0x7f6db4180060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec551b490_0 .net *"_s5", 28 0, L_0x7f6db4180060;  1 drivers
v0x557ec551b570_0 .net *"_s6", 31 0, L_0x557ec5547600;  1 drivers
v0x557ec551b650_0 .net *"_s9", 0 0, L_0x557ec5547740;  1 drivers
v0x557ec551b730_0 .var "count", 2 0;
E_0x557ec53dfe70 .event posedge, v0x557ec5481140_0;
E_0x557ec5501400 .event negedge, v0x557ec5481140_0;
L_0x557ec55474b0 .concat [ 3 29 0 0], v0x557ec551b730_0, L_0x7f6db4180060;
L_0x557ec5547600 .arith/sub 32, L_0x7f6db4180018, L_0x557ec55474b0;
L_0x557ec5547740 .part/v v0x557ec551f900_0, L_0x557ec5547600, 1;
L_0x557ec5547880 .concat [ 1 1 0 0], L_0x557ec5547740, L_0x7f6db41800a8;
L_0x557ec55479f0 .functor MUXZ 2, L_0x7f6db41800f0, L_0x557ec5547880, v0x557ec551fca0_0, C4<>;
L_0x557ec5547b70 .part L_0x557ec55479f0, 0, 1;
L_0x557ec5547ca0 .concat [ 1 1 0 0], L_0x557ec5549c10, L_0x7f6db4180138;
L_0x557ec5547e20 .functor MUXZ 2, L_0x7f6db4180180, L_0x557ec5547ca0, v0x557ec551fca0_0, C4<>;
L_0x557ec5547fb0 .part L_0x557ec5547e20, 0, 1;
S_0x557ec551b910 .scope module, "spiCount" "FullSPI" 3 65, 4 1 0, S_0x557ec5486b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec551bb50_0 .var "Data", 7 0;
v0x557ec551bc30_0 .var "DataClk", 0 0;
v0x557ec551bcf0_0 .var "InputData", 7 0;
v0x557ec551bdb0_0 .net "OutputData", 7 0, L_0x557ec5548b50;  1 drivers
v0x557ec551be90_0 .net "SPI_CLK", 0 0, L_0x557ec5548a60;  1 drivers
v0x557ec551bfa0_0 .net "SPI_Enable", 0 0, v0x557ec551fca0_0;  alias, 1 drivers
v0x557ec551c040_0 .net "SPI_InputCLK", 0 0, L_0x557ec5549c10;  alias, 1 drivers
o0x7f6db41c96d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec551c0e0_0 .net "SPI_MISO", 0 0, o0x7f6db41c96d8;  0 drivers
v0x557ec551c180_0 .net "SPI_MOSI", 0 0, L_0x557ec55486b0;  alias, 1 drivers
L_0x7f6db41801c8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec551c220_0 .net/2u *"_s0", 31 0, L_0x7f6db41801c8;  1 drivers
v0x557ec551c300_0 .net *"_s10", 1 0, L_0x557ec55483c0;  1 drivers
L_0x7f6db4180258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551c3e0_0 .net *"_s13", 0 0, L_0x7f6db4180258;  1 drivers
L_0x7f6db41802a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551c4c0_0 .net/2u *"_s14", 1 0, L_0x7f6db41802a0;  1 drivers
v0x557ec551c5a0_0 .net *"_s16", 1 0, L_0x557ec55485c0;  1 drivers
v0x557ec551c680_0 .net *"_s2", 31 0, L_0x557ec55480a0;  1 drivers
v0x557ec551c760_0 .net *"_s20", 1 0, L_0x557ec55487e0;  1 drivers
L_0x7f6db41802e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551c840_0 .net *"_s23", 0 0, L_0x7f6db41802e8;  1 drivers
L_0x7f6db4180330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551c920_0 .net/2u *"_s24", 1 0, L_0x7f6db4180330;  1 drivers
v0x557ec551ca00_0 .net *"_s26", 1 0, L_0x557ec55488d0;  1 drivers
L_0x7f6db4180210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec551cae0_0 .net *"_s5", 28 0, L_0x7f6db4180210;  1 drivers
v0x557ec551cbc0_0 .net *"_s6", 31 0, L_0x557ec5548190;  1 drivers
v0x557ec551cca0_0 .net *"_s9", 0 0, L_0x557ec55482d0;  1 drivers
v0x557ec551cd80_0 .var "count", 2 0;
L_0x557ec55480a0 .concat [ 3 29 0 0], v0x557ec551cd80_0, L_0x7f6db4180210;
L_0x557ec5548190 .arith/sub 32, L_0x7f6db41801c8, L_0x557ec55480a0;
L_0x557ec55482d0 .part/v L_0x557ec5548b50, L_0x557ec5548190, 1;
L_0x557ec55483c0 .concat [ 1 1 0 0], L_0x557ec55482d0, L_0x7f6db4180258;
L_0x557ec55485c0 .functor MUXZ 2, L_0x7f6db41802a0, L_0x557ec55483c0, v0x557ec551fca0_0, C4<>;
L_0x557ec55486b0 .part L_0x557ec55485c0, 0, 1;
L_0x557ec55487e0 .concat [ 1 1 0 0], L_0x557ec5549c10, L_0x7f6db41802e8;
L_0x557ec55488d0 .functor MUXZ 2, L_0x7f6db4180330, L_0x557ec55487e0, v0x557ec551fca0_0, C4<>;
L_0x557ec5548a60 .part L_0x557ec55488d0, 0, 1;
S_0x557ec551cf60 .scope module, "spiInitClock" "FrequencyGenerator" 3 43, 5 1 0, S_0x557ec5486b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec54c8350 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x557ec54c8390 .param/l "frequency" 0 5 1, +C4<00000000000001100001101010000000>;
P_0x557ec54c83d0 .param/l "limit" 0 5 6, +C4<00000000000000000000000011111010>;
v0x557ec551d320_0 .net "InputCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec551d400_0 .var "OutputCLK", 0 0;
v0x557ec551d4c0_0 .var "counter", 7 0;
E_0x557ec551d2a0 .event posedge, v0x557ec551d320_0;
S_0x557ec551d610 .scope module, "spiUtilCount" "FullSPI" 3 72, 4 1 0, S_0x557ec5486b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec551d830_0 .var "Data", 7 0;
v0x557ec551d910_0 .var "DataClk", 0 0;
v0x557ec551d9d0_0 .var "InputData", 7 0;
v0x557ec551dac0_0 .net "OutputData", 7 0, L_0x557ec5549870;  1 drivers
v0x557ec551dba0_0 .net "SPI_CLK", 0 0, L_0x557ec5549780;  1 drivers
v0x557ec551dcb0_0 .net "SPI_Enable", 0 0, v0x557ec551fca0_0;  alias, 1 drivers
v0x557ec551dda0_0 .net "SPI_InputCLK", 0 0, L_0x557ec5549c10;  alias, 1 drivers
o0x7f6db41c9d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec551de90_0 .net "SPI_MISO", 0 0, o0x7f6db41c9d38;  0 drivers
v0x557ec551df50_0 .net "SPI_MOSI", 0 0, L_0x557ec55493d0;  alias, 1 drivers
L_0x7f6db41803c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec551e010_0 .net/2u *"_s0", 31 0, L_0x7f6db41803c0;  1 drivers
v0x557ec551e0f0_0 .net *"_s10", 1 0, L_0x557ec5548fe0;  1 drivers
L_0x7f6db4180450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551e1d0_0 .net *"_s13", 0 0, L_0x7f6db4180450;  1 drivers
L_0x7f6db4180498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551e2b0_0 .net/2u *"_s14", 1 0, L_0x7f6db4180498;  1 drivers
v0x557ec551e390_0 .net *"_s16", 1 0, L_0x557ec5549150;  1 drivers
v0x557ec551e470_0 .net *"_s2", 31 0, L_0x557ec5548c90;  1 drivers
v0x557ec551e550_0 .net *"_s20", 1 0, L_0x557ec5549500;  1 drivers
L_0x7f6db41804e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec551e630_0 .net *"_s23", 0 0, L_0x7f6db41804e0;  1 drivers
L_0x7f6db4180528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec551e710_0 .net/2u *"_s24", 1 0, L_0x7f6db4180528;  1 drivers
v0x557ec551e7f0_0 .net *"_s26", 1 0, L_0x557ec55495f0;  1 drivers
L_0x7f6db4180408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec551e8d0_0 .net *"_s5", 28 0, L_0x7f6db4180408;  1 drivers
v0x557ec551e9b0_0 .net *"_s6", 31 0, L_0x557ec5548db0;  1 drivers
v0x557ec551ea90_0 .net *"_s9", 0 0, L_0x557ec5548ef0;  1 drivers
v0x557ec551eb70_0 .var "count", 2 0;
L_0x557ec5548c90 .concat [ 3 29 0 0], v0x557ec551eb70_0, L_0x7f6db4180408;
L_0x557ec5548db0 .arith/sub 32, L_0x7f6db41803c0, L_0x557ec5548c90;
L_0x557ec5548ef0 .part/v L_0x557ec5549870, L_0x557ec5548db0, 1;
L_0x557ec5548fe0 .concat [ 1 1 0 0], L_0x557ec5548ef0, L_0x7f6db4180450;
L_0x557ec5549150 .functor MUXZ 2, L_0x7f6db4180498, L_0x557ec5548fe0, v0x557ec551fca0_0, C4<>;
L_0x557ec55493d0 .part L_0x557ec5549150, 0, 1;
L_0x557ec5549500 .concat [ 1 1 0 0], L_0x557ec5549c10, L_0x7f6db41804e0;
L_0x557ec55495f0 .functor MUXZ 2, L_0x7f6db4180528, L_0x557ec5549500, v0x557ec551fca0_0, C4<>;
L_0x557ec5549780 .part L_0x557ec55495f0, 0, 1;
S_0x557ec551ed50 .scope module, "spiWorkClock" "FrequencyGenerator" 3 49, 5 1 0, S_0x557ec5486b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec54becd0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000000101>;
P_0x557ec54bed10 .param/l "frequency" 0 5 1, +C4<00000000101111101011110000100000>;
P_0x557ec54bed50 .param/l "limit" 0 5 6, +C4<00000000000000000000000000001000>;
v0x557ec551f070_0 .net "InputCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec551f130_0 .var "OutputCLK", 0 0;
v0x557ec551f1d0_0 .var "counter", 4 0;
S_0x557ec5520aa0 .scope module, "tft_spi" "TFT_SPI" 2 62, 6 1 0, S_0x557ec54ff890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x557ec5520c40 .param/l "InitDataSize" 0 6 15, +C4<00000000000000000000000001101000>;
P_0x557ec5520c80 .param/l "InitFrequency" 0 6 16, +C4<00000000000000000010011100010000>;
P_0x557ec5520cc0 .param/l "InitFrequencyBits" 0 6 17, +C4<00000000000000000000000000011010>;
P_0x557ec5520d00 .param/l "WorkFrequency" 0 6 18, +C4<00000000010011000100101101000000>;
P_0x557ec5520d40 .param/l "WorkFrequencyBits" 0 6 19, +C4<00000000000000000000000000011000>;
P_0x557ec5520d80 .param/l "delayTime" 0 6 22, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x557ec5520dc0 .param/l "delayUnit" 0 6 20, +C4<00000000000000000000000000001010>;
L_0x557ec5442b10 .functor BUFZ 1, v0x557ec5523860_0, C4<0>, C4<0>, C4<0>;
v0x557ec55249e0_0 .net "DataClock", 0 0, L_0x557ec5442b10;  alias, 1 drivers
v0x557ec5524aa0_0 .net "InitData", 15 0, L_0x557ec554a020;  1 drivers
v0x557ec5524b90_0 .net "InitRegPointer", 24 0, v0x557ec5521bd0_0;  1 drivers
v0x557ec5524cb0_0 .net "InitReg_RS", 0 0, L_0x557ec554a390;  1 drivers
v0x557ec5524d50_0 .net "MasterCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec5524e40_0 .net "OutputData", 15 0, L_0x557ec554aab0;  1 drivers
v0x557ec5524ee0_0 .net8 "RS", 0 0, RS_0x7f6db41cacf8;  alias, 2 drivers
v0x557ec5524fb0_0 .net8 "RST", 0 0, RS_0x7f6db41cacf8;  alias, 2 drivers
v0x557ec55250a0_0 .net "Reset", 0 0, o0x7f6db41ca338;  alias, 0 drivers
v0x557ec5525140_0 .net "SPI_CLK", 0 0, L_0x557ec554ad80;  alias, 1 drivers
v0x557ec55251e0_0 .net "SPI_CS", 0 0, v0x557ec5522380_0;  alias, 1 drivers
v0x557ec5525280_0 .net "SPI_InitRegClock", 0 0, v0x557ec5524040_0;  1 drivers
v0x557ec5525350_0 .net "SPI_MOSI", 0 0, L_0x557ec554a6f0;  alias, 1 drivers
v0x557ec5525420_0 .net "SPI_WorkClock", 0 0, v0x557ec55247d0_0;  1 drivers
v0x557ec55254f0_0 .net *"_s0", 63 0, L_0x557ec554a830;  1 drivers
v0x557ec5525590_0 .net *"_s10", 63 0, L_0x557ec554aba0;  1 drivers
L_0x7f6db41807b0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5525630_0 .net *"_s13", 38 0, L_0x7f6db41807b0;  1 drivers
L_0x7f6db41807f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec55256d0_0 .net/2u *"_s14", 63 0, L_0x7f6db41807f8;  1 drivers
v0x557ec5525770_0 .net *"_s16", 0 0, L_0x557ec554ac40;  1 drivers
v0x557ec5525830_0 .net *"_s20", 63 0, L_0x557ec554af50;  1 drivers
L_0x7f6db4180840 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5525910_0 .net *"_s23", 38 0, L_0x7f6db4180840;  1 drivers
L_0x7f6db4180888 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec55259f0_0 .net/2u *"_s24", 63 0, L_0x7f6db4180888;  1 drivers
v0x557ec5525ad0_0 .net *"_s26", 0 0, L_0x557ec554b040;  1 drivers
v0x557ec5525b90_0 .net *"_s28", 1 0, L_0x557ec554b1d0;  1 drivers
L_0x7f6db4180720 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5525c70_0 .net *"_s3", 38 0, L_0x7f6db4180720;  1 drivers
L_0x7f6db41808d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec5525d50_0 .net *"_s31", 0 0, L_0x7f6db41808d0;  1 drivers
L_0x7f6db4180918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec5525e30_0 .net/2u *"_s32", 1 0, L_0x7f6db4180918;  1 drivers
v0x557ec5525f10_0 .net *"_s34", 1 0, L_0x557ec554b4d0;  1 drivers
L_0x7f6db4180768 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec5525ff0_0 .net/2u *"_s4", 63 0, L_0x7f6db4180768;  1 drivers
v0x557ec5526090_0 .net *"_s6", 0 0, L_0x557ec554a970;  1 drivers
v0x557ec5526130_0 .var "countp", 3 0;
v0x557ec5526210_0 .net "data", 15 0, o0x7f6db41cb328;  alias, 0 drivers
v0x557ec55262f0_0 .var "data1", 15 0;
v0x557ec55263d0_0 .net "dataClk", 0 0, v0x557ec5523860_0;  1 drivers
E_0x557ec55213c0 .event posedge, v0x557ec5521b10_0;
L_0x557ec554a830 .concat [ 25 39 0 0], v0x557ec5521bd0_0, L_0x7f6db4180720;
L_0x557ec554a970 .cmp/gt 64, L_0x7f6db4180768, L_0x557ec554a830;
L_0x557ec554aab0 .functor MUXZ 16, v0x557ec55262f0_0, L_0x557ec554a020, L_0x557ec554a970, C4<>;
L_0x557ec554aba0 .concat [ 25 39 0 0], v0x557ec5521bd0_0, L_0x7f6db41807b0;
L_0x557ec554ac40 .cmp/gt 64, L_0x7f6db41807f8, L_0x557ec554aba0;
L_0x557ec554ad80 .functor MUXZ 1, v0x557ec55247d0_0, v0x557ec5524040_0, L_0x557ec554ac40, C4<>;
L_0x557ec554af50 .concat [ 25 39 0 0], v0x557ec5521bd0_0, L_0x7f6db4180840;
L_0x557ec554b040 .cmp/gt 64, L_0x7f6db4180888, L_0x557ec554af50;
L_0x557ec554b1d0 .concat [ 1 1 0 0], L_0x557ec554a390, L_0x7f6db41808d0;
L_0x557ec554b4d0 .functor MUXZ 2, L_0x7f6db4180918, L_0x557ec554b1d0, L_0x557ec554b040, C4<>;
L_0x557ec554b670 .part L_0x557ec554b4d0, 0, 1;
S_0x557ec5521420 .scope module, "counter" "Counter" 6 63, 7 2 0, S_0x557ec5520aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x557ec55210e0 .param/l "Begin" 0 7 2, +C4<00000000000000000000000000000000>;
P_0x557ec5521120 .param/l "End" 0 7 2, +C4<00000000000000000000000000000000000000000000000000000011010101000>;
P_0x557ec5521160 .param/l "bitsNumber" 0 7 2, +C4<00000000000000000000000000011001>;
P_0x557ec55211a0 .param/l "mode" 0 7 2, +C4<00000000000000000000000000000000>;
L_0x557ec5442c00 .functor OR 1, v0x557ec5523860_0, o0x7f6db41ca338, C4<0>, C4<0>;
v0x557ec5521a30_0 .net *"_s1", 0 0, L_0x557ec5442c00;  1 drivers
v0x557ec5521b10_0 .net "clk", 0 0, v0x557ec5523860_0;  alias, 1 drivers
v0x557ec5521bd0_0 .var "count", 24 0;
v0x557ec5521cc0_0 .var "init", 0 0;
v0x557ec5521d80_0 .net "reset", 0 0, o0x7f6db41ca338;  alias, 0 drivers
E_0x557ec55219b0 .event posedge, L_0x557ec5442c00;
S_0x557ec5521ed0 .scope module, "initializationRegister" "InitializationRegister" 6 54, 8 4 0, S_0x557ec5520aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x557ec5500b60 .param/l "InitFrequency" 0 8 4, +C4<00000000000000000010011100010000>;
P_0x557ec5500ba0 .param/l "delayUnit" 0 8 4, +C4<00000000000000000000000000001010>;
v0x557ec55222e0_0 .net "CLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec5522380_0 .var "CS", 0 0;
v0x557ec5522440 .array "Data", 0 103, 16 0;
v0x557ec5522510_0 .net "OutData", 15 0, L_0x557ec554a020;  alias, 1 drivers
v0x557ec55225f0_0 .net "RS", 0 0, L_0x557ec554a390;  alias, 1 drivers
v0x557ec5522700_0 .net *"_s0", 16 0, L_0x557ec5549e40;  1 drivers
v0x557ec55227e0_0 .net *"_s10", 7 0, L_0x557ec554a200;  1 drivers
L_0x7f6db4180648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec55228c0_0 .net *"_s13", 0 0, L_0x7f6db4180648;  1 drivers
v0x557ec55229a0_0 .net *"_s2", 7 0, L_0x557ec5549ee0;  1 drivers
L_0x7f6db4180600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec5522a80_0 .net *"_s5", 0 0, L_0x7f6db4180600;  1 drivers
v0x557ec5522b60_0 .net *"_s8", 16 0, L_0x557ec554a160;  1 drivers
v0x557ec5522c40_0 .var "address", 6 0;
v0x557ec5522d20_0 .net "pointer", 24 0, v0x557ec5521bd0_0;  alias, 1 drivers
L_0x557ec5549e40 .array/port v0x557ec5522440, L_0x557ec5549ee0;
L_0x557ec5549ee0 .concat [ 7 1 0 0], v0x557ec5522c40_0, L_0x7f6db4180600;
L_0x557ec554a020 .part L_0x557ec5549e40, 0, 16;
L_0x557ec554a160 .array/port v0x557ec5522440, L_0x557ec554a200;
L_0x557ec554a200 .concat [ 7 1 0 0], v0x557ec5522c40_0, L_0x7f6db4180648;
L_0x557ec554a390 .part L_0x557ec554a160, 16, 1;
S_0x557ec5522e90 .scope module, "spi" "SPI" 6 69, 9 1 0, S_0x557ec5520aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x557ec5523120_0 .net "SPI_CLK", 0 0, L_0x557ec554ad80;  alias, 1 drivers
v0x557ec5523200_0 .net "SPI_MOSI", 0 0, L_0x557ec554a6f0;  alias, 1 drivers
L_0x7f6db4180690 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x557ec55232c0_0 .net/2u *"_s0", 31 0, L_0x7f6db4180690;  1 drivers
v0x557ec55233b0_0 .net *"_s2", 31 0, L_0x557ec554a510;  1 drivers
L_0x7f6db41806d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5523490_0 .net *"_s5", 27 0, L_0x7f6db41806d8;  1 drivers
v0x557ec55235c0_0 .net *"_s6", 31 0, L_0x557ec554a5b0;  1 drivers
v0x557ec55236a0_0 .var "count", 3 0;
v0x557ec5523780_0 .net "data", 15 0, L_0x557ec554aab0;  alias, 1 drivers
v0x557ec5523860_0 .var "dataClk", 0 0;
v0x557ec5523990_0 .var "reset", 0 0;
v0x557ec5523a30_0 .var "reseted", 0 0;
E_0x557ec55230c0 .event negedge, v0x557ec5523120_0;
L_0x557ec554a510 .concat [ 4 28 0 0], v0x557ec55236a0_0, L_0x7f6db41806d8;
L_0x557ec554a5b0 .arith/sub 32, L_0x7f6db4180690, L_0x557ec554a510;
L_0x557ec554a6f0 .part/v L_0x557ec554aab0, L_0x557ec554a5b0, 1;
S_0x557ec5523bc0 .scope module, "spiInitRegClock" "FrequencyGenerator" 6 40, 5 1 0, S_0x557ec5520aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec54e0c40 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011010>;
P_0x557ec54e0c80 .param/l "frequency" 0 5 1, +C4<00000000000000000010011100010000>;
P_0x557ec54e0cc0 .param/l "limit" 0 5 6, +C4<00000000000000000010011100010000>;
v0x557ec5523f80_0 .net "InputCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec5524040_0 .var "OutputCLK", 0 0;
v0x557ec5524100_0 .var "counter", 25 0;
S_0x557ec5524250 .scope module, "spiWorkClock" "FrequencyGenerator" 6 46, 5 1 0, S_0x557ec5520aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec5524420 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x557ec5524460 .param/l "frequency" 0 5 1, +C4<00000000010011000100101101000000>;
P_0x557ec55244a0 .param/l "limit" 0 5 6, +C4<00000000000000000000000000010100>;
v0x557ec5524710_0 .net "InputCLK", 0 0, o0x7f6db41c9b58;  alias, 0 drivers
v0x557ec55247d0_0 .var "OutputCLK", 0 0;
v0x557ec5524890_0 .var "counter", 23 0;
S_0x557ec53e68b0 .scope module, "ButtonDebouncer" "ButtonDebouncer" 10 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x557ec5442d30 .functor AND 1, v0x557ec5528d30_0, L_0x557ec554b880, C4<1>, C4<1>;
o0x7f6db41cbc58 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec55288b0_0 .net "Input", 0 0, o0x7f6db41cbc58;  0 drivers
v0x557ec5528970_0 .net "Output", 0 0, L_0x557ec5442d30;  1 drivers
v0x557ec5528a30_0 .net "VerificationClk", 0 0, v0x557ec55286d0_0;  1 drivers
v0x557ec5528b00_0 .net *"_s1", 0 0, L_0x557ec554b880;  1 drivers
o0x7f6db41cbb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5528ba0_0 .net "clk", 0 0, o0x7f6db41cbb68;  0 drivers
v0x557ec5528c90_0 .var "prevState", 0 0;
v0x557ec5528d30_0 .var "state", 0 0;
E_0x557ec55280e0 .event posedge, v0x557ec55286d0_0;
L_0x557ec554b880 .reduce/nor v0x557ec5528c90_0;
S_0x557ec5528160 .scope module, "verificationCLk" "FrequencyGenerator" 10 14, 5 1 0, S_0x557ec53e68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec5528350 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000010101>;
P_0x557ec5528390 .param/l "frequency" 0 5 1, +C4<00000000000000000000000000110010>;
P_0x557ec55283d0 .param/l "limit" 0 5 6, +C4<00000000000111101000010010000000>;
v0x557ec55285f0_0 .net "InputCLK", 0 0, o0x7f6db41cbb68;  alias, 0 drivers
v0x557ec55286d0_0 .var "OutputCLK", 0 0;
v0x557ec5528790_0 .var "counter", 20 0;
E_0x557ec5528570 .event posedge, v0x557ec55285f0_0;
S_0x557ec5467e40 .scope module, "FrequencyDivider" "FrequencyDivider" 11 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec5500ad0 .param/l "bitsNumber" 0 11 2, +C4<00000000000000000000000000010100>;
P_0x557ec5500b10 .param/l "divider" 0 11 2, +C4<00000000000000000000000001100100>;
o0x7f6db41cbdd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5528eb0_0 .net "InputCLK", 0 0, o0x7f6db41cbdd8;  0 drivers
v0x557ec5528f90_0 .var "OutputCLK", 0 0;
v0x557ec5529050_0 .var "count", 19 0;
E_0x557ec5528e50 .event posedge, v0x557ec5528eb0_0;
S_0x557ec54ce2a0 .scope module, "SD_SPI_TB" "SD_SPI_TB" 12 6;
 .timescale -9 -12;
v0x557ec5530830_0 .var "InputAddress", 15 0;
v0x557ec5530940_0 .net "SPI_CLK", 0 0, L_0x557ec554c340;  1 drivers
v0x557ec55309e0_0 .net "SPI_CS", 0 0, v0x557ec552f990_0;  1 drivers
v0x557ec5530ab0_0 .var "SPI_MISO", 0 0;
v0x557ec5530ba0_0 .net "SPI_MOSI", 0 0, L_0x557ec554bf50;  1 drivers
v0x557ec5530ce0_0 .var *"_s0", 0 0; Local signal
v0x557ec5530d80_0 .var "reset", 0 0;
v0x557ec5530e20_0 .var "sys_clk_i", 0 0;
S_0x557ec55291a0 .scope begin, "TEST_CASE" "TEST_CASE" 12 73, 12 73 0, S_0x557ec54ce2a0;
 .timescale -9 -12;
S_0x557ec5529370 .scope module, "uut" "SD_SPI" 12 15, 3 1 0, S_0x557ec54ce2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 7 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /INPUT 16 "InputAddress"
L_0x557ec55015b0 .functor NOT 1, v0x557ec5529c40_0, C4<0>, C4<0>, C4<0>;
v0x557ec552f0b0_0 .var "Address", 15 0;
v0x557ec552f190_0 .net "DataClock", 0 0, v0x557ec5529c40_0;  1 drivers
v0x557ec552f280_0 .var "EnableDataRead", 0 0;
v0x557ec552f350_0 .net "InputAddress", 15 0, v0x557ec5530830_0;  1 drivers
v0x557ec552f3f0_0 .net "InputData", 7 0, v0x557ec5529d00_0;  1 drivers
v0x557ec552f500_0 .net "InputDataClock", 0 0, L_0x557ec55015b0;  1 drivers
v0x557ec552f5a0_0 .net "MasterCLK", 0 0, v0x557ec5530e20_0;  1 drivers
v0x557ec552f690_0 .var "OutputData", 7 0;
v0x557ec552f750_0 .net "Reset", 0 0, v0x557ec5530d80_0;  1 drivers
v0x557ec552f7f0_0 .net "SPI_CLK", 0 0, L_0x557ec554c340;  alias, 1 drivers
v0x557ec552f8c0_0 .net "SPI_COUNT_DEBUG", 0 0, L_0x557ec554c9d0;  1 drivers
v0x557ec552f990_0 .var "SPI_CS", 0 0;
v0x557ec552fa30_0 .var "SPI_Enable", 0 0;
v0x557ec552fad0_0 .net "SPI_InitClock", 0 0, v0x557ec552cee0_0;  1 drivers
v0x557ec552fba0_0 .net "SPI_InputCLK", 0 0, L_0x557ec554de30;  1 drivers
v0x557ec552fc40_0 .net "SPI_MISO", 0 0, v0x557ec5530ab0_0;  1 drivers
v0x557ec552fd10_0 .net "SPI_MOSI", 0 0, L_0x557ec554bf50;  alias, 1 drivers
v0x557ec552fef0_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, L_0x557ec554d5a0;  1 drivers
v0x557ec552ffc0_0 .net "SPI_WorkClock", 0 0, v0x557ec552eec0_0;  1 drivers
v0x557ec5530090_0 .var "UtilCount", 9 0;
v0x557ec5530130_0 .var "VideoCount", 9 0;
L_0x7f6db4180cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ec55301d0_0 .net/2u *"_s0", 1 0, L_0x7f6db4180cc0;  1 drivers
L_0x7f6db4180f00 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x557ec5530270_0 .net/2u *"_s10", 31 0, L_0x7f6db4180f00;  1 drivers
v0x557ec5530350_0 .net *"_s12", 0 0, L_0x557ec554dcc0;  1 drivers
v0x557ec5530410_0 .net *"_s6", 31 0, L_0x557ec554db80;  1 drivers
L_0x7f6db4180eb8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec55304f0_0 .net *"_s9", 25 0, L_0x7f6db4180eb8;  1 drivers
v0x557ec55305d0_0 .var "count", 5 0;
E_0x557ec5529690 .event posedge, v0x557ec552f280_0;
E_0x557ec55296f0 .event posedge, v0x557ec5529c40_0;
L_0x557ec554cec0 .concat [ 6 2 0 0], v0x557ec55305d0_0, L_0x7f6db4180cc0;
L_0x557ec554da90 .part v0x557ec5530090_0, 0, 8;
L_0x557ec554db80 .concat [ 6 26 0 0], v0x557ec55305d0_0, L_0x7f6db4180eb8;
L_0x557ec554dcc0 .cmp/gt 32, L_0x7f6db4180f00, L_0x557ec554db80;
L_0x557ec554de30 .functor MUXZ 1, v0x557ec552eec0_0, v0x557ec552cee0_0, L_0x557ec554dcc0, C4<>;
S_0x557ec5529750 .scope module, "spi" "FullSPI" 3 55, 4 1 0, S_0x557ec5529370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec5529b40_0 .var "Data", 7 0;
v0x557ec5529c40_0 .var "DataClk", 0 0;
v0x557ec5529d00_0 .var "InputData", 7 0;
v0x557ec5529df0_0 .net "OutputData", 7 0, v0x557ec552f690_0;  1 drivers
v0x557ec5529ed0_0 .net "SPI_CLK", 0 0, L_0x557ec554c340;  alias, 1 drivers
v0x557ec5529fe0_0 .net "SPI_Enable", 0 0, v0x557ec552fa30_0;  1 drivers
v0x557ec552a0a0_0 .net "SPI_InputCLK", 0 0, L_0x557ec554de30;  alias, 1 drivers
v0x557ec552a160_0 .net "SPI_MISO", 0 0, v0x557ec5530ab0_0;  alias, 1 drivers
v0x557ec552a220_0 .net "SPI_MOSI", 0 0, L_0x557ec554bf50;  alias, 1 drivers
L_0x7f6db4180960 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec552a2e0_0 .net/2u *"_s0", 31 0, L_0x7f6db4180960;  1 drivers
v0x557ec552a3c0_0 .net *"_s10", 1 0, L_0x557ec554bc90;  1 drivers
L_0x7f6db41809f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552a4a0_0 .net *"_s13", 0 0, L_0x7f6db41809f0;  1 drivers
L_0x7f6db4180a38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552a580_0 .net/2u *"_s14", 1 0, L_0x7f6db4180a38;  1 drivers
v0x557ec552a660_0 .net *"_s16", 1 0, L_0x557ec554bdd0;  1 drivers
v0x557ec552a740_0 .net *"_s2", 31 0, L_0x557ec554b920;  1 drivers
v0x557ec552a820_0 .net *"_s20", 1 0, L_0x557ec554c080;  1 drivers
L_0x7f6db4180a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552a900_0 .net *"_s23", 0 0, L_0x7f6db4180a80;  1 drivers
L_0x7f6db4180ac8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552aaf0_0 .net/2u *"_s24", 1 0, L_0x7f6db4180ac8;  1 drivers
v0x557ec552abd0_0 .net *"_s26", 1 0, L_0x557ec554c1b0;  1 drivers
L_0x7f6db41809a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec552acb0_0 .net *"_s5", 28 0, L_0x7f6db41809a8;  1 drivers
v0x557ec552ad90_0 .net *"_s6", 31 0, L_0x557ec554ba10;  1 drivers
v0x557ec552ae70_0 .net *"_s9", 0 0, L_0x557ec554bb50;  1 drivers
v0x557ec552af50_0 .var "count", 2 0;
E_0x557ec5529a60 .event posedge, v0x557ec552a0a0_0;
E_0x557ec5529ae0 .event negedge, v0x557ec552a0a0_0;
L_0x557ec554b920 .concat [ 3 29 0 0], v0x557ec552af50_0, L_0x7f6db41809a8;
L_0x557ec554ba10 .arith/sub 32, L_0x7f6db4180960, L_0x557ec554b920;
L_0x557ec554bb50 .part/v v0x557ec552f690_0, L_0x557ec554ba10, 1;
L_0x557ec554bc90 .concat [ 1 1 0 0], L_0x557ec554bb50, L_0x7f6db41809f0;
L_0x557ec554bdd0 .functor MUXZ 2, L_0x7f6db4180a38, L_0x557ec554bc90, v0x557ec552fa30_0, C4<>;
L_0x557ec554bf50 .part L_0x557ec554bdd0, 0, 1;
L_0x557ec554c080 .concat [ 1 1 0 0], L_0x557ec554de30, L_0x7f6db4180a80;
L_0x557ec554c1b0 .functor MUXZ 2, L_0x7f6db4180ac8, L_0x557ec554c080, v0x557ec552fa30_0, C4<>;
L_0x557ec554c340 .part L_0x557ec554c1b0, 0, 1;
S_0x557ec552b130 .scope module, "spiCount" "FullSPI" 3 65, 4 1 0, S_0x557ec5529370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec552b3f0_0 .var "Data", 7 0;
v0x557ec552b4d0_0 .var "DataClk", 0 0;
v0x557ec552b590_0 .var "InputData", 7 0;
v0x557ec552b650_0 .net "OutputData", 7 0, L_0x557ec554cec0;  1 drivers
v0x557ec552b730_0 .net "SPI_CLK", 0 0, L_0x557ec554cdd0;  1 drivers
v0x557ec552b840_0 .net "SPI_Enable", 0 0, v0x557ec552fa30_0;  alias, 1 drivers
v0x557ec552b8e0_0 .net "SPI_InputCLK", 0 0, L_0x557ec554de30;  alias, 1 drivers
o0x7f6db41cc588 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec552b9b0_0 .net "SPI_MISO", 0 0, o0x7f6db41cc588;  0 drivers
v0x557ec552ba50_0 .net "SPI_MOSI", 0 0, L_0x557ec554c9d0;  alias, 1 drivers
L_0x7f6db4180b10 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec552baf0_0 .net/2u *"_s0", 31 0, L_0x7f6db4180b10;  1 drivers
v0x557ec552bbd0_0 .net *"_s10", 1 0, L_0x557ec554c750;  1 drivers
L_0x7f6db4180ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552bcb0_0 .net *"_s13", 0 0, L_0x7f6db4180ba0;  1 drivers
L_0x7f6db4180be8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552bd90_0 .net/2u *"_s14", 1 0, L_0x7f6db4180be8;  1 drivers
v0x557ec552be70_0 .net *"_s16", 1 0, L_0x557ec554c890;  1 drivers
v0x557ec552bf50_0 .net *"_s2", 31 0, L_0x557ec554c430;  1 drivers
v0x557ec552c030_0 .net *"_s20", 1 0, L_0x557ec554cb50;  1 drivers
L_0x7f6db4180c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552c110_0 .net *"_s23", 0 0, L_0x7f6db4180c30;  1 drivers
L_0x7f6db4180c78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552c300_0 .net/2u *"_s24", 1 0, L_0x7f6db4180c78;  1 drivers
v0x557ec552c3e0_0 .net *"_s26", 1 0, L_0x557ec554cc40;  1 drivers
L_0x7f6db4180b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec552c4c0_0 .net *"_s5", 28 0, L_0x7f6db4180b58;  1 drivers
v0x557ec552c5a0_0 .net *"_s6", 31 0, L_0x557ec554c520;  1 drivers
v0x557ec552c680_0 .net *"_s9", 0 0, L_0x557ec554c660;  1 drivers
v0x557ec552c760_0 .var "count", 2 0;
L_0x557ec554c430 .concat [ 3 29 0 0], v0x557ec552c760_0, L_0x7f6db4180b58;
L_0x557ec554c520 .arith/sub 32, L_0x7f6db4180b10, L_0x557ec554c430;
L_0x557ec554c660 .part/v L_0x557ec554cec0, L_0x557ec554c520, 1;
L_0x557ec554c750 .concat [ 1 1 0 0], L_0x557ec554c660, L_0x7f6db4180ba0;
L_0x557ec554c890 .functor MUXZ 2, L_0x7f6db4180be8, L_0x557ec554c750, v0x557ec552fa30_0, C4<>;
L_0x557ec554c9d0 .part L_0x557ec554c890, 0, 1;
L_0x557ec554cb50 .concat [ 1 1 0 0], L_0x557ec554de30, L_0x7f6db4180c30;
L_0x557ec554cc40 .functor MUXZ 2, L_0x7f6db4180c78, L_0x557ec554cb50, v0x557ec552fa30_0, C4<>;
L_0x557ec554cdd0 .part L_0x557ec554cc40, 0, 1;
S_0x557ec552c940 .scope module, "spiInitClock" "FrequencyGenerator" 3 43, 5 1 0, S_0x557ec5529370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec552caf0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x557ec552cb30 .param/l "frequency" 0 5 1, +C4<00000000000001100001101010000000>;
P_0x557ec552cb70 .param/l "limit" 0 5 6, +C4<00000000000000000000000011111010>;
v0x557ec552ce00_0 .net "InputCLK", 0 0, v0x557ec5530e20_0;  alias, 1 drivers
v0x557ec552cee0_0 .var "OutputCLK", 0 0;
v0x557ec552cfa0_0 .var "counter", 7 0;
E_0x557ec552cd80 .event posedge, v0x557ec552ce00_0;
S_0x557ec552d0f0 .scope module, "spiUtilCount" "FullSPI" 3 72, 4 1 0, S_0x557ec5529370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x557ec552d3e0_0 .var "Data", 7 0;
v0x557ec552d4c0_0 .var "DataClk", 0 0;
v0x557ec552d580_0 .var "InputData", 7 0;
v0x557ec552d670_0 .net "OutputData", 7 0, L_0x557ec554da90;  1 drivers
v0x557ec552d750_0 .net "SPI_CLK", 0 0, L_0x557ec554d9a0;  1 drivers
v0x557ec552d860_0 .net "SPI_Enable", 0 0, v0x557ec552fa30_0;  alias, 1 drivers
v0x557ec552d950_0 .net "SPI_InputCLK", 0 0, L_0x557ec554de30;  alias, 1 drivers
o0x7f6db41ccbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec552da40_0 .net "SPI_MISO", 0 0, o0x7f6db41ccbe8;  0 drivers
v0x557ec552db00_0 .net "SPI_MOSI", 0 0, L_0x557ec554d5a0;  alias, 1 drivers
L_0x7f6db4180d08 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x557ec552dbc0_0 .net/2u *"_s0", 31 0, L_0x7f6db4180d08;  1 drivers
v0x557ec552dca0_0 .net *"_s10", 1 0, L_0x557ec554d320;  1 drivers
L_0x7f6db4180d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552dd80_0 .net *"_s13", 0 0, L_0x7f6db4180d98;  1 drivers
L_0x7f6db4180de0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552de60_0 .net/2u *"_s14", 1 0, L_0x7f6db4180de0;  1 drivers
v0x557ec552df40_0 .net *"_s16", 1 0, L_0x557ec554d460;  1 drivers
v0x557ec552e020_0 .net *"_s2", 31 0, L_0x557ec554d000;  1 drivers
v0x557ec552e100_0 .net *"_s20", 1 0, L_0x557ec554d720;  1 drivers
L_0x7f6db4180e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec552e1e0_0 .net *"_s23", 0 0, L_0x7f6db4180e28;  1 drivers
L_0x7f6db4180e70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec552e3d0_0 .net/2u *"_s24", 1 0, L_0x7f6db4180e70;  1 drivers
v0x557ec552e4b0_0 .net *"_s26", 1 0, L_0x557ec554d810;  1 drivers
L_0x7f6db4180d50 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec552e590_0 .net *"_s5", 28 0, L_0x7f6db4180d50;  1 drivers
v0x557ec552e670_0 .net *"_s6", 31 0, L_0x557ec554d0f0;  1 drivers
v0x557ec552e750_0 .net *"_s9", 0 0, L_0x557ec554d230;  1 drivers
v0x557ec552e830_0 .var "count", 2 0;
L_0x557ec554d000 .concat [ 3 29 0 0], v0x557ec552e830_0, L_0x7f6db4180d50;
L_0x557ec554d0f0 .arith/sub 32, L_0x7f6db4180d08, L_0x557ec554d000;
L_0x557ec554d230 .part/v L_0x557ec554da90, L_0x557ec554d0f0, 1;
L_0x557ec554d320 .concat [ 1 1 0 0], L_0x557ec554d230, L_0x7f6db4180d98;
L_0x557ec554d460 .functor MUXZ 2, L_0x7f6db4180de0, L_0x557ec554d320, v0x557ec552fa30_0, C4<>;
L_0x557ec554d5a0 .part L_0x557ec554d460, 0, 1;
L_0x557ec554d720 .concat [ 1 1 0 0], L_0x557ec554de30, L_0x7f6db4180e28;
L_0x557ec554d810 .functor MUXZ 2, L_0x7f6db4180e70, L_0x557ec554d720, v0x557ec552fa30_0, C4<>;
L_0x557ec554d9a0 .part L_0x557ec554d810, 0, 1;
S_0x557ec552ea10 .scope module, "spiWorkClock" "FrequencyGenerator" 3 49, 5 1 0, S_0x557ec5529370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec552ebe0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000000101>;
P_0x557ec552ec20 .param/l "frequency" 0 5 1, +C4<00000000101111101011110000100000>;
P_0x557ec552ec60 .param/l "limit" 0 5 6, +C4<00000000000000000000000000001000>;
v0x557ec552ee00_0 .net "InputCLK", 0 0, v0x557ec5530e20_0;  alias, 1 drivers
v0x557ec552eec0_0 .var "OutputCLK", 0 0;
v0x557ec552ef60_0 .var "counter", 4 0;
S_0x557ec54b5b80 .scope module, "TFT_SPI_TB" "TFT_SPI_TB" 13 6;
 .timescale -9 -12;
v0x557ec5536f90_0 .var "InputData", 15 0;
v0x557ec5537070_0 .net "SPI_CLK", 0 0, L_0x557ec554f080;  1 drivers
v0x557ec5537160_0 .net "SPI_MOOSI", 0 0, L_0x557ec554ea40;  1 drivers
v0x557ec5537250_0 .var *"_s0", 0 0; Local signal
v0x557ec55372f0_0 .var "sys_clk_i", 0 0;
v0x557ec55373e0_0 .var "sys_rst_i", 0 0;
S_0x557ec5530ec0 .scope begin, "TEST_CASE" "TEST_CASE" 13 32, 13 32 0, S_0x557ec54b5b80;
 .timescale -9 -12;
S_0x557ec5531090 .scope module, "uut" "TFT_SPI" 13 14, 6 1 0, S_0x557ec54b5b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x557ec5531260 .param/l "InitDataSize" 0 6 15, +C4<00000000000000000000000001101000>;
P_0x557ec55312a0 .param/l "InitFrequency" 0 6 16, +C4<00000000000000000010011100010000>;
P_0x557ec55312e0 .param/l "InitFrequencyBits" 0 6 17, +C4<00000000000000000000000000011010>;
P_0x557ec5531320 .param/l "WorkFrequency" 0 6 18, +C4<00000000010011000100101101000000>;
P_0x557ec5531360 .param/l "WorkFrequencyBits" 0 6 19, +C4<00000000000000000000000000011000>;
P_0x557ec55313a0 .param/l "delayTime" 0 6 22, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x557ec55313e0 .param/l "delayUnit" 0 6 20, +C4<00000000000000000000000000001010>;
L_0x557ec554e930 .functor BUFZ 1, v0x557ec5533ed0_0, C4<0>, C4<0>, C4<0>;
v0x557ec5535110_0 .net "DataClock", 0 0, L_0x557ec554e930;  1 drivers
v0x557ec55351d0_0 .net "InitData", 15 0, L_0x557ec554e1f0;  1 drivers
v0x557ec55352c0_0 .net "InitRegPointer", 24 0, v0x557ec5532190_0;  1 drivers
v0x557ec55353e0_0 .net "InitReg_RS", 0 0, L_0x557ec554e560;  1 drivers
v0x557ec5535480_0 .net "MasterCLK", 0 0, v0x557ec55372f0_0;  1 drivers
v0x557ec5535570_0 .net "OutputData", 15 0, L_0x557ec554edb0;  1 drivers
v0x557ec5535610_0 .net "RS", 0 0, L_0x557ec554f760;  1 drivers
v0x557ec55356b0_0 .net "RST", 0 0, v0x557ec5534000_0;  1 drivers
o0x7f6db41cd6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ec5535780_0 .net "Reset", 0 0, o0x7f6db41cd6f8;  0 drivers
v0x557ec5535850_0 .net "SPI_CLK", 0 0, L_0x557ec554f080;  alias, 1 drivers
v0x557ec5535920_0 .net "SPI_CS", 0 0, v0x557ec55329f0_0;  1 drivers
v0x557ec55359f0_0 .net "SPI_InitRegClock", 0 0, v0x557ec55347b0_0;  1 drivers
v0x557ec5535ac0_0 .net "SPI_MOSI", 0 0, L_0x557ec554ea40;  alias, 1 drivers
v0x557ec5535b90_0 .net "SPI_WorkClock", 0 0, v0x557ec5534f30_0;  1 drivers
v0x557ec5535c60_0 .net *"_s0", 63 0, L_0x557ec554eb80;  1 drivers
v0x557ec5535d00_0 .net *"_s10", 63 0, L_0x557ec554eea0;  1 drivers
L_0x7f6db41810f8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5535da0_0 .net *"_s13", 38 0, L_0x7f6db41810f8;  1 drivers
L_0x7f6db4181140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec5535e40_0 .net/2u *"_s14", 63 0, L_0x7f6db4181140;  1 drivers
v0x557ec5535ee0_0 .net *"_s16", 0 0, L_0x557ec554ef40;  1 drivers
v0x557ec5535fa0_0 .net *"_s20", 63 0, L_0x557ec554f250;  1 drivers
L_0x7f6db4181188 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5536080_0 .net *"_s23", 38 0, L_0x7f6db4181188;  1 drivers
L_0x7f6db41811d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec5536160_0 .net/2u *"_s24", 63 0, L_0x7f6db41811d0;  1 drivers
v0x557ec5536240_0 .net *"_s26", 0 0, L_0x557ec554f340;  1 drivers
v0x557ec5536300_0 .net *"_s28", 1 0, L_0x557ec554f4d0;  1 drivers
L_0x7f6db4181068 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec55363e0_0 .net *"_s3", 38 0, L_0x7f6db4181068;  1 drivers
L_0x7f6db4181218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec55364c0_0 .net *"_s31", 0 0, L_0x7f6db4181218;  1 drivers
L_0x7f6db4181260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557ec55365a0_0 .net/2u *"_s32", 1 0, L_0x7f6db4181260;  1 drivers
v0x557ec5536680_0 .net *"_s34", 1 0, L_0x557ec554f5c0;  1 drivers
L_0x7f6db41810b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x557ec5536760_0 .net/2u *"_s4", 63 0, L_0x7f6db41810b0;  1 drivers
v0x557ec5536840_0 .net *"_s6", 0 0, L_0x557ec554ec70;  1 drivers
v0x557ec5536900_0 .var "countp", 3 0;
v0x557ec55369e0_0 .net "data", 15 0, v0x557ec5536f90_0;  1 drivers
v0x557ec5536ac0_0 .var "data1", 15 0;
v0x557ec5536db0_0 .net "dataClk", 0 0, v0x557ec5533ed0_0;  1 drivers
E_0x557ec5531980 .event posedge, v0x557ec55320d0_0;
L_0x557ec554eb80 .concat [ 25 39 0 0], v0x557ec5532190_0, L_0x7f6db4181068;
L_0x557ec554ec70 .cmp/gt 64, L_0x7f6db41810b0, L_0x557ec554eb80;
L_0x557ec554edb0 .functor MUXZ 16, v0x557ec5536ac0_0, L_0x557ec554e1f0, L_0x557ec554ec70, C4<>;
L_0x557ec554eea0 .concat [ 25 39 0 0], v0x557ec5532190_0, L_0x7f6db41810f8;
L_0x557ec554ef40 .cmp/gt 64, L_0x7f6db4181140, L_0x557ec554eea0;
L_0x557ec554f080 .functor MUXZ 1, v0x557ec5534f30_0, v0x557ec55347b0_0, L_0x557ec554ef40, C4<>;
L_0x557ec554f250 .concat [ 25 39 0 0], v0x557ec5532190_0, L_0x7f6db4181188;
L_0x557ec554f340 .cmp/gt 64, L_0x7f6db41811d0, L_0x557ec554f250;
L_0x557ec554f4d0 .concat [ 1 1 0 0], L_0x557ec554e560, L_0x7f6db4181218;
L_0x557ec554f5c0 .functor MUXZ 2, L_0x7f6db4181260, L_0x557ec554f4d0, L_0x557ec554f340, C4<>;
L_0x557ec554f760 .part L_0x557ec554f5c0, 0, 1;
S_0x557ec55319e0 .scope module, "counter" "Counter" 6 63, 7 2 0, S_0x557ec5531090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x557ec55316a0 .param/l "Begin" 0 7 2, +C4<00000000000000000000000000000000>;
P_0x557ec55316e0 .param/l "End" 0 7 2, +C4<00000000000000000000000000000000000000000000000000000011010101000>;
P_0x557ec5531720 .param/l "bitsNumber" 0 7 2, +C4<00000000000000000000000000011001>;
P_0x557ec5531760 .param/l "mode" 0 7 2, +C4<00000000000000000000000000000000>;
L_0x557ec554e6e0 .functor OR 1, v0x557ec5533ed0_0, o0x7f6db41cd6f8, C4<0>, C4<0>;
v0x557ec5531ff0_0 .net *"_s1", 0 0, L_0x557ec554e6e0;  1 drivers
v0x557ec55320d0_0 .net "clk", 0 0, v0x557ec5533ed0_0;  alias, 1 drivers
v0x557ec5532190_0 .var "count", 24 0;
v0x557ec5532280_0 .var "init", 0 0;
v0x557ec5532340_0 .net "reset", 0 0, o0x7f6db41cd6f8;  alias, 0 drivers
E_0x557ec5531f70 .event posedge, L_0x557ec554e6e0;
S_0x557ec55324d0 .scope module, "initializationRegister" "InitializationRegister" 6 54, 8 4 0, S_0x557ec5531090;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x557ec5524540 .param/l "InitFrequency" 0 8 4, +C4<00000000000000000010011100010000>;
P_0x557ec5524580 .param/l "delayUnit" 0 8 4, +C4<00000000000000000000000000001010>;
v0x557ec5532910_0 .net "CLK", 0 0, v0x557ec55372f0_0;  alias, 1 drivers
v0x557ec55329f0_0 .var "CS", 0 0;
v0x557ec5532ab0 .array "Data", 0 103, 16 0;
v0x557ec5532b80_0 .net "OutData", 15 0, L_0x557ec554e1f0;  alias, 1 drivers
v0x557ec5532c60_0 .net "RS", 0 0, L_0x557ec554e560;  alias, 1 drivers
v0x557ec5532d70_0 .net *"_s0", 16 0, L_0x557ec554e010;  1 drivers
v0x557ec5532e50_0 .net *"_s10", 7 0, L_0x557ec554e3d0;  1 drivers
L_0x7f6db4180f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec5532f30_0 .net *"_s13", 0 0, L_0x7f6db4180f90;  1 drivers
v0x557ec5533010_0 .net *"_s2", 7 0, L_0x557ec554e0b0;  1 drivers
L_0x7f6db4180f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ec55330f0_0 .net *"_s5", 0 0, L_0x7f6db4180f48;  1 drivers
v0x557ec55331d0_0 .net *"_s8", 16 0, L_0x557ec554e330;  1 drivers
v0x557ec55332b0_0 .var "address", 6 0;
v0x557ec5533390_0 .net "pointer", 24 0, v0x557ec5532190_0;  alias, 1 drivers
E_0x557ec55328b0 .event posedge, v0x557ec5532910_0;
L_0x557ec554e010 .array/port v0x557ec5532ab0, L_0x557ec554e0b0;
L_0x557ec554e0b0 .concat [ 7 1 0 0], v0x557ec55332b0_0, L_0x7f6db4180f48;
L_0x557ec554e1f0 .part L_0x557ec554e010, 0, 16;
L_0x557ec554e330 .array/port v0x557ec5532ab0, L_0x557ec554e3d0;
L_0x557ec554e3d0 .concat [ 7 1 0 0], v0x557ec55332b0_0, L_0x7f6db4180f90;
L_0x557ec554e560 .part L_0x557ec554e330, 16, 1;
S_0x557ec5533500 .scope module, "spi" "SPI" 6 69, 9 1 0, S_0x557ec5531090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x557ec5533790_0 .net "SPI_CLK", 0 0, L_0x557ec554f080;  alias, 1 drivers
v0x557ec5533870_0 .net "SPI_MOSI", 0 0, L_0x557ec554ea40;  alias, 1 drivers
L_0x7f6db4180fd8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x557ec5533930_0 .net/2u *"_s0", 31 0, L_0x7f6db4180fd8;  1 drivers
v0x557ec5533a20_0 .net *"_s2", 31 0, L_0x557ec554e7a0;  1 drivers
L_0x7f6db4181020 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ec5533b00_0 .net *"_s5", 27 0, L_0x7f6db4181020;  1 drivers
v0x557ec5533c30_0 .net *"_s6", 31 0, L_0x557ec554e890;  1 drivers
v0x557ec5533d10_0 .var "count", 3 0;
v0x557ec5533df0_0 .net "data", 15 0, L_0x557ec554edb0;  alias, 1 drivers
v0x557ec5533ed0_0 .var "dataClk", 0 0;
v0x557ec5534000_0 .var "reset", 0 0;
v0x557ec55340a0_0 .var "reseted", 0 0;
E_0x557ec5533730 .event negedge, v0x557ec5533790_0;
L_0x557ec554e7a0 .concat [ 4 28 0 0], v0x557ec5533d10_0, L_0x7f6db4181020;
L_0x557ec554e890 .arith/sub 32, L_0x7f6db4180fd8, L_0x557ec554e7a0;
L_0x557ec554ea40 .part/v L_0x557ec554edb0, L_0x557ec554e890, 1;
S_0x557ec5534230 .scope module, "spiInitRegClock" "FrequencyGenerator" 6 40, 5 1 0, S_0x557ec5531090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec55343b0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011010>;
P_0x557ec55343f0 .param/l "frequency" 0 5 1, +C4<00000000000000000010011100010000>;
P_0x557ec5534430 .param/l "limit" 0 5 6, +C4<00000000000000000010011100010000>;
v0x557ec55346c0_0 .net "InputCLK", 0 0, v0x557ec55372f0_0;  alias, 1 drivers
v0x557ec55347b0_0 .var "OutputCLK", 0 0;
v0x557ec5534850_0 .var "counter", 25 0;
S_0x557ec55349a0 .scope module, "spiWorkClock" "FrequencyGenerator" 6 46, 5 1 0, S_0x557ec5531090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x557ec5534bc0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x557ec5534c00 .param/l "frequency" 0 5 1, +C4<00000000010011000100101101000000>;
P_0x557ec5534c40 .param/l "limit" 0 5 6, +C4<00000000000000000000000000010100>;
v0x557ec5534e20_0 .net "InputCLK", 0 0, v0x557ec55372f0_0;  alias, 1 drivers
v0x557ec5534f30_0 .var "OutputCLK", 0 0;
v0x557ec5534ff0_0 .var "counter", 23 0;
    .scope S_0x557ec551cf60;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557ec551d4c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551d400_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x557ec551cf60;
T_1 ;
    %wait E_0x557ec551d2a0;
    %load/vec4 v0x557ec551d4c0_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x557ec551d4c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ec551d4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551d400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557ec551d4c0_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x557ec551d4c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ec551d4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551d400_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551d4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551d400_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557ec551ed50;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557ec551f1d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551f130_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x557ec551ed50;
T_3 ;
    %wait E_0x557ec551d2a0;
    %load/vec4 v0x557ec551f1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x557ec551f1d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec551f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551f130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557ec551f1d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x557ec551f1d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec551f1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551f130_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557ec551f1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551f130_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557ec54fd080;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec551b730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec54ac730_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x557ec54fd080;
T_5 ;
    %wait E_0x557ec5501400;
    %load/vec4 v0x557ec551b730_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec54ac730_0, 0;
    %load/vec4 v0x557ec54970a0_0;
    %assign/vec4 v0x557ec54775b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557ec551b730_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec54ac730_0, 0;
T_5.2 ;
T_5.1 ;
    %load/vec4 v0x557ec551b730_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec551b730_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557ec54fd080;
T_6 ;
    %wait E_0x557ec53dfe70;
    %load/vec4 v0x557ec551aa50_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec551b730_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec54970a0_0, 4, 5;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557ec551b910;
T_7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec551cd80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551bc30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x557ec551b910;
T_8 ;
    %wait E_0x557ec5501400;
    %load/vec4 v0x557ec551cd80_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551bc30_0, 0;
    %load/vec4 v0x557ec551bb50_0;
    %assign/vec4 v0x557ec551bcf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557ec551cd80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551bc30_0, 0;
T_8.2 ;
T_8.1 ;
    %load/vec4 v0x557ec551cd80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec551cd80_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557ec551b910;
T_9 ;
    %wait E_0x557ec53dfe70;
    %load/vec4 v0x557ec551c0e0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec551cd80_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec551bb50_0, 4, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557ec551d610;
T_10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec551eb70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551d910_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x557ec551d610;
T_11 ;
    %wait E_0x557ec5501400;
    %load/vec4 v0x557ec551eb70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551d910_0, 0;
    %load/vec4 v0x557ec551d830_0;
    %assign/vec4 v0x557ec551d9d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x557ec551eb70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551d910_0, 0;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x557ec551eb70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec551eb70_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x557ec551d610;
T_12 ;
    %wait E_0x557ec53dfe70;
    %load/vec4 v0x557ec551de90_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec551eb70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec551d830_0, 4, 5;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557ec5486b00;
T_13 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557ec5520840_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x557ec5520300_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x557ec551f900_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec551fc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551fca0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x557ec55203a0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec551f4f0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x557ec5486b00;
T_14 ;
    %wait E_0x557ec53e0480;
    %load/vec4 v0x557ec551f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551fc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551fca0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec55203a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551f4f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x557ec5520300_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551fca0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x557ec5520300_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x557ec5520300_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.10, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x557ec5520300_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551fc00_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.20, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_14.24, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_14.26, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.27;
T_14.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
T_14.27 ;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_14.32, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.33;
T_14.32 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.35;
T_14.34 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_14.36, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.37;
T_14.36 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.38, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.39;
T_14.38 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_14.40, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_14.42, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.43;
T_14.42 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
T_14.43 ;
    %jmp T_14.41;
T_14.40 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_14.44, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.45;
T_14.44 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_14.46, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.47;
T_14.46 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_14.48, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.49;
T_14.48 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_14.50, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.51;
T_14.50 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_14.52, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.53;
T_14.52 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_14.54, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.55;
T_14.54 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_14.56, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.58, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.60, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.61;
T_14.60 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
T_14.61 ;
    %jmp T_14.59;
T_14.58 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
T_14.59 ;
    %jmp T_14.57;
T_14.56 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.63;
T_14.62 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_14.64, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.65;
T_14.64 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_14.66, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %load/vec4 v0x557ec551f320_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.67;
T_14.66 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_14.68, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %load/vec4 v0x557ec551f320_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.69;
T_14.68 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_14.70, 4;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.71;
T_14.70 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_14.72, 4;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.73;
T_14.72 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_14.74, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.76, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %jmp T_14.77;
T_14.76 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
T_14.77 ;
    %jmp T_14.75;
T_14.74 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_14.78, 4;
    %load/vec4 v0x557ec551f660_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec551f4f0_0, 0;
T_14.80 ;
    %jmp T_14.79;
T_14.78 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_14.82, 4;
    %load/vec4 v0x557ec5520300_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_14.84, 5;
    %load/vec4 v0x557ec5520300_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
    %jmp T_14.85;
T_14.84 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5520300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551f4f0_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
T_14.85 ;
    %jmp T_14.83;
T_14.82 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_14.86, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
    %jmp T_14.87;
T_14.86 ;
    %load/vec4 v0x557ec5520840_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_14.88, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec551f900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec551fca0_0, 0;
    %jmp T_14.89;
T_14.88 ;
    %load/vec4 v0x557ec5520840_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x557ec5520840_0, 0;
T_14.89 ;
T_14.87 ;
T_14.83 ;
T_14.79 ;
T_14.75 ;
T_14.73 ;
T_14.71 ;
T_14.69 ;
T_14.67 ;
T_14.65 ;
T_14.63 ;
T_14.57 ;
T_14.55 ;
T_14.53 ;
T_14.51 ;
T_14.49 ;
T_14.47 ;
T_14.45 ;
T_14.41 ;
T_14.39 ;
T_14.37 ;
T_14.35 ;
T_14.33 ;
T_14.31 ;
T_14.29 ;
T_14.25 ;
T_14.23 ;
T_14.21 ;
T_14.19 ;
T_14.17 ;
T_14.15 ;
T_14.13 ;
T_14.9 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557ec5486b00;
T_15 ;
    %wait E_0x557ec53e0190;
    %load/vec4 v0x557ec551f5c0_0;
    %assign/vec4 v0x557ec551f320_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557ec5523bc0;
T_16 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x557ec5524100_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5524040_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x557ec5523bc0;
T_17 ;
    %wait E_0x557ec551d2a0;
    %load/vec4 v0x557ec5524100_0;
    %pad/u 32;
    %cmpi/u 5000, 0, 32;
    %jmp/0xz  T_17.0, 5;
    %load/vec4 v0x557ec5524100_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x557ec5524100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec5524040_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x557ec5524100_0;
    %pad/u 32;
    %cmpi/u 10000, 0, 32;
    %jmp/0xz  T_17.2, 5;
    %load/vec4 v0x557ec5524100_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x557ec5524100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec5524040_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x557ec5524100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec5524040_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x557ec5524250;
T_18 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x557ec5524890_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55247d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x557ec5524250;
T_19 ;
    %wait E_0x557ec551d2a0;
    %load/vec4 v0x557ec5524890_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x557ec5524890_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x557ec5524890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec55247d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x557ec5524890_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x557ec5524890_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x557ec5524890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55247d0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x557ec5524890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55247d0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557ec5521ed0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5522440, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x557ec5521ed0;
T_21 ;
    %wait E_0x557ec551d2a0;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 411, 0, 32;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmpi/u 421, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %subi 400, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 621, 0, 32;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmpi/u 623, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %subi 600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1123, 0, 32;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmpi/u 1187, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %subi 1100, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 1687, 0, 32;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_21.8, 5;
    %load/vec4 v0x557ec5522d20_0;
    %pad/u 32;
    %subi 1600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5522380_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557ec5522c40_0, 0, 7;
T_21.9 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557ec5521420;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5521bd0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5521cc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x557ec5521420;
T_23 ;
    %wait E_0x557ec55219b0;
    %load/vec4 v0x557ec5521d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5521bd0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5521cc0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x557ec5521cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5521bd0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5521cc0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x557ec5521bd0_0;
    %pad/u 65;
    %cmpi/e 1704, 0, 65;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1704, 0, 25;
    %store/vec4 v0x557ec5521bd0_0, 0, 25;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x557ec5521bd0_0;
    %addi 1, 0, 25;
    %store/vec4 v0x557ec5521bd0_0, 0, 25;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x557ec5522e90;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5523990_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x557ec55236a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5523860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5523a30_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x557ec5522e90;
T_25 ;
    %wait E_0x557ec55230c0;
    %load/vec4 v0x557ec55236a0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5523860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5523990_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x557ec55236a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5523860_0, 0, 1;
    %load/vec4 v0x557ec5523a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %pad/s 1;
    %store/vec4 v0x557ec5523990_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x557ec55236a0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5523a30_0, 0, 1;
T_25.6 ;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x557ec55236a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x557ec55236a0_0, 0, 4;
    %jmp T_25;
    .thread T_25;
    .scope S_0x557ec5520aa0;
T_26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557ec5526130_0, 0, 4;
    %end;
    .thread T_26;
    .scope S_0x557ec5520aa0;
T_27 ;
    %wait E_0x557ec55213c0;
    %load/vec4 v0x557ec5526130_0;
    %addi 1, 0, 4;
    %store/vec4 v0x557ec5526130_0, 0, 4;
    %load/vec4 v0x557ec5526130_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_27.0, 5;
    %load/vec4 v0x557ec5526210_0;
    %store/vec4 v0x557ec55262f0_0, 0, 16;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557ec55262f0_0, 0, 16;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x557ec54ff890;
T_28 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x557ec5526e90_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557ec5527be0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557ec5527cc0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557ec5527b40_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x557ec5526d10_0, 0, 11;
    %end;
    .thread T_28;
    .scope S_0x557ec54ff890;
T_29 ;
    %wait E_0x557ec53e0770;
    %load/vec4 v0x557ec5526df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x557ec5526d10_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x557ec5527b40_0;
    %load/vec4 v0x557ec5527cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ec5527be0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/u 8192, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x557ec5526e90_0, 0;
    %load/vec4 v0x557ec5526f60_0;
    %pad/u 8192;
    %load/vec4 v0x557ec5527b40_0;
    %load/vec4 v0x557ec5527cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ec5527be0_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ec5527da0, 0, 4;
    %load/vec4 v0x557ec5527be0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557ec5527be0_0, 0;
    %load/vec4 v0x557ec5527cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557ec5527cc0_0, 0;
    %load/vec4 v0x557ec5527b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec5527b40_0, 0;
    %load/vec4 v0x557ec5526d10_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x557ec5526d10_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x557ec5526d10_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x557ec5527b40_0;
    %load/vec4 v0x557ec5527cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ec5527be0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/u 8192, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x557ec5526e90_0, 0;
    %load/vec4 v0x557ec5526f60_0;
    %pad/u 8192;
    %load/vec4 v0x557ec5527b40_0;
    %load/vec4 v0x557ec5527cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ec5527be0_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ec5527da0, 0, 4;
    %load/vec4 v0x557ec5527be0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557ec5527be0_0, 0;
    %load/vec4 v0x557ec5527cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557ec5527cc0_0, 0;
    %load/vec4 v0x557ec5527b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec5527b40_0, 0;
    %load/vec4 v0x557ec5526d10_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x557ec5526d10_0, 0;
T_29.4 ;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x557ec5528160;
T_30 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x557ec5528790_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55286d0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x557ec5528160;
T_31 ;
    %wait E_0x557ec5528570;
    %load/vec4 v0x557ec5528790_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_31.0, 5;
    %load/vec4 v0x557ec5528790_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x557ec5528790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec55286d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x557ec5528790_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_31.2, 5;
    %load/vec4 v0x557ec5528790_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x557ec5528790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55286d0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x557ec5528790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55286d0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x557ec53e68b0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5528c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5528d30_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x557ec53e68b0;
T_33 ;
    %wait E_0x557ec55280e0;
    %load/vec4 v0x557ec5528d30_0;
    %store/vec4 v0x557ec5528c90_0, 0, 1;
    %load/vec4 v0x557ec55288b0_0;
    %store/vec4 v0x557ec5528d30_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x557ec5467e40;
T_34 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x557ec5529050_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5528f90_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x557ec5467e40;
T_35 ;
    %wait E_0x557ec5528e50;
    %load/vec4 v0x557ec5529050_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x557ec5529050_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5528f90_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x557ec5529050_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0x557ec5529050_0;
    %addi 1, 0, 20;
    %store/vec4 v0x557ec5529050_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5528f90_0, 0, 1;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x557ec5529050_0;
    %addi 1, 0, 20;
    %store/vec4 v0x557ec5529050_0, 0, 20;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x557ec552c940;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557ec552cfa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552cee0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x557ec552c940;
T_37 ;
    %wait E_0x557ec552cd80;
    %load/vec4 v0x557ec552cfa0_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_37.0, 5;
    %load/vec4 v0x557ec552cfa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ec552cfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552cee0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x557ec552cfa0_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_37.2, 5;
    %load/vec4 v0x557ec552cfa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ec552cfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552cee0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552cfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552cee0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x557ec552ea10;
T_38 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557ec552ef60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552eec0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x557ec552ea10;
T_39 ;
    %wait E_0x557ec552cd80;
    %load/vec4 v0x557ec552ef60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_39.0, 5;
    %load/vec4 v0x557ec552ef60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec552ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552eec0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x557ec552ef60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_39.2, 5;
    %load/vec4 v0x557ec552ef60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557ec552ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552eec0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557ec552ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552eec0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x557ec5529750;
T_40 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec552af50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5529c40_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x557ec5529750;
T_41 ;
    %wait E_0x557ec5529ae0;
    %load/vec4 v0x557ec552af50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec5529c40_0, 0;
    %load/vec4 v0x557ec5529b40_0;
    %assign/vec4 v0x557ec5529d00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x557ec552af50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec5529c40_0, 0;
T_41.2 ;
T_41.1 ;
    %load/vec4 v0x557ec552af50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec552af50_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x557ec5529750;
T_42 ;
    %wait E_0x557ec5529a60;
    %load/vec4 v0x557ec552a160_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec552af50_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec5529b40_0, 4, 5;
    %jmp T_42;
    .thread T_42;
    .scope S_0x557ec552b130;
T_43 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec552c760_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552b4d0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x557ec552b130;
T_44 ;
    %wait E_0x557ec5529ae0;
    %load/vec4 v0x557ec552c760_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552b4d0_0, 0;
    %load/vec4 v0x557ec552b3f0_0;
    %assign/vec4 v0x557ec552b590_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x557ec552c760_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552b4d0_0, 0;
T_44.2 ;
T_44.1 ;
    %load/vec4 v0x557ec552c760_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec552c760_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x557ec552b130;
T_45 ;
    %wait E_0x557ec5529a60;
    %load/vec4 v0x557ec552b9b0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec552c760_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec552b3f0_0, 4, 5;
    %jmp T_45;
    .thread T_45;
    .scope S_0x557ec552d0f0;
T_46 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ec552e830_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552d4c0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x557ec552d0f0;
T_47 ;
    %wait E_0x557ec5529ae0;
    %load/vec4 v0x557ec552e830_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552d4c0_0, 0;
    %load/vec4 v0x557ec552d3e0_0;
    %assign/vec4 v0x557ec552d580_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x557ec552e830_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552d4c0_0, 0;
T_47.2 ;
T_47.1 ;
    %load/vec4 v0x557ec552e830_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557ec552e830_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x557ec552d0f0;
T_48 ;
    %wait E_0x557ec5529a60;
    %load/vec4 v0x557ec552da40_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x557ec552e830_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x557ec552d3e0_0, 4, 5;
    %jmp T_48;
    .thread T_48;
    .scope S_0x557ec5529370;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557ec55305d0_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x557ec5530090_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x557ec552f690_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec552f990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552fa30_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x557ec5530130_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec552f280_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x557ec5529370;
T_50 ;
    %wait E_0x557ec55296f0;
    %load/vec4 v0x557ec552f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552f990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552fa30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5530130_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552f280_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x557ec5530090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_50.6, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552fa30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x557ec5530090_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
T_50.7 ;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x557ec5530090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_50.10, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
    %jmp T_50.11;
T_50.10 ;
    %load/vec4 v0x557ec5530090_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
T_50.11 ;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552f990_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.13;
T_50.12 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.15;
T_50.14 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_50.16, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.17;
T_50.16 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.19;
T_50.18 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.21;
T_50.20 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_50.22, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.23;
T_50.22 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_50.24, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_50.26, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.27;
T_50.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
T_50.27 ;
    %jmp T_50.25;
T_50.24 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_50.28, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.29;
T_50.28 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_50.30, 4;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.31;
T_50.30 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_50.32, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.33;
T_50.32 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_50.34, 4;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.35;
T_50.34 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_50.36, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.37;
T_50.36 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_50.38, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.39;
T_50.38 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_50.40, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_50.42, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.43;
T_50.42 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
T_50.43 ;
    %jmp T_50.41;
T_50.40 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_50.44, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.45;
T_50.44 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_50.46, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.47;
T_50.46 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_50.48, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.49;
T_50.48 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_50.50, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.51;
T_50.50 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_50.52, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.53;
T_50.52 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_50.54, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.55;
T_50.54 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_50.56, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_50.58, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_50.60, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.61;
T_50.60 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
T_50.61 ;
    %jmp T_50.59;
T_50.58 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
T_50.59 ;
    %jmp T_50.57;
T_50.56 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_50.62, 4;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.63;
T_50.62 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_50.64, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.65;
T_50.64 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_50.66, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %load/vec4 v0x557ec552f0b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.67;
T_50.66 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_50.68, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %load/vec4 v0x557ec552f0b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.69;
T_50.68 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_50.70, 4;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.71;
T_50.70 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_50.72, 4;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.73;
T_50.72 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_50.74, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_50.76, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %jmp T_50.77;
T_50.76 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
T_50.77 ;
    %jmp T_50.75;
T_50.74 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_50.78, 4;
    %load/vec4 v0x557ec552f3f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_50.80, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec552f280_0, 0;
T_50.80 ;
    %jmp T_50.79;
T_50.78 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_50.82, 4;
    %load/vec4 v0x557ec5530090_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_50.84, 5;
    %load/vec4 v0x557ec5530090_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
    %jmp T_50.85;
T_50.84 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ec5530090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552f280_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
T_50.85 ;
    %jmp T_50.83;
T_50.82 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_50.86, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
    %jmp T_50.87;
T_50.86 ;
    %load/vec4 v0x557ec55305d0_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_50.88, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x557ec552f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec552fa30_0, 0;
    %jmp T_50.89;
T_50.88 ;
    %load/vec4 v0x557ec55305d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x557ec55305d0_0, 0;
T_50.89 ;
T_50.87 ;
T_50.83 ;
T_50.79 ;
T_50.75 ;
T_50.73 ;
T_50.71 ;
T_50.69 ;
T_50.67 ;
T_50.65 ;
T_50.63 ;
T_50.57 ;
T_50.55 ;
T_50.53 ;
T_50.51 ;
T_50.49 ;
T_50.47 ;
T_50.45 ;
T_50.41 ;
T_50.39 ;
T_50.37 ;
T_50.35 ;
T_50.33 ;
T_50.31 ;
T_50.29 ;
T_50.25 ;
T_50.23 ;
T_50.21 ;
T_50.19 ;
T_50.17 ;
T_50.15 ;
T_50.13 ;
T_50.9 ;
T_50.5 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x557ec5529370;
T_51 ;
    %wait E_0x557ec5529690;
    %load/vec4 v0x557ec552f350_0;
    %assign/vec4 v0x557ec552f0b0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x557ec54ce2a0;
T_52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530d80_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557ec5530830_0, 0, 16;
    %delay 1446750000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 401750000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5530ab0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x557ec54ce2a0;
T_53 ;
    %load/vec4 v0x557ec5530e20_0;
    %inv;
    %store/vec4 v0x557ec5530ce0_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x557ec5530ce0_0;
    %store/vec4 v0x557ec5530e20_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x557ec54ce2a0;
T_54 ;
    %fork t_1, S_0x557ec55291a0;
    %jmp t_0;
    .scope S_0x557ec55291a0;
t_1 ;
    %vpi_call 12 74 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 12 75 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x557ec5529370 {0 0 0};
    %delay 4000000000, 0;
    %vpi_call 12 76 "$finish" {0 0 0};
    %end;
    .scope S_0x557ec54ce2a0;
t_0 %join;
    %end;
    .thread T_54;
    .scope S_0x557ec5534230;
T_55 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x557ec5534850_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55347b0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x557ec5534230;
T_56 ;
    %wait E_0x557ec55328b0;
    %load/vec4 v0x557ec5534850_0;
    %pad/u 32;
    %cmpi/u 5000, 0, 32;
    %jmp/0xz  T_56.0, 5;
    %load/vec4 v0x557ec5534850_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x557ec5534850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec55347b0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x557ec5534850_0;
    %pad/u 32;
    %cmpi/u 10000, 0, 32;
    %jmp/0xz  T_56.2, 5;
    %load/vec4 v0x557ec5534850_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x557ec5534850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55347b0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x557ec5534850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec55347b0_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x557ec55349a0;
T_57 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x557ec5534ff0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5534f30_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x557ec55349a0;
T_58 ;
    %wait E_0x557ec55328b0;
    %load/vec4 v0x557ec5534ff0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_58.0, 5;
    %load/vec4 v0x557ec5534ff0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x557ec5534ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ec5534f30_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x557ec5534ff0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_58.2, 5;
    %load/vec4 v0x557ec5534ff0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x557ec5534ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec5534f30_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x557ec5534ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ec5534f30_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x557ec55324d0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557ec5532ab0, 4, 0;
    %end;
    .thread T_59;
    .scope S_0x557ec55324d0;
T_60 ;
    %wait E_0x557ec55328b0;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_60.0, 5;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 411, 0, 32;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmpi/u 421, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %subi 400, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 621, 0, 32;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmpi/u 623, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %subi 600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %pushi/vec4 1123, 0, 32;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmpi/u 1187, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %subi 1100, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %jmp T_60.7;
T_60.6 ;
    %pushi/vec4 1687, 0, 32;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_60.8, 5;
    %load/vec4 v0x557ec5533390_0;
    %pad/u 32;
    %subi 1600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %jmp T_60.9;
T_60.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec55329f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557ec55332b0_0, 0, 7;
T_60.9 ;
T_60.7 ;
T_60.5 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x557ec55319e0;
T_61 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5532190_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5532280_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x557ec55319e0;
T_62 ;
    %wait E_0x557ec5531f70;
    %load/vec4 v0x557ec5532340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5532190_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5532280_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x557ec5532280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x557ec5532190_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5532280_0, 0, 1;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x557ec5532190_0;
    %pad/u 65;
    %cmpi/e 1704, 0, 65;
    %jmp/0xz  T_62.4, 4;
    %pushi/vec4 1704, 0, 25;
    %store/vec4 v0x557ec5532190_0, 0, 25;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0x557ec5532190_0;
    %addi 1, 0, 25;
    %store/vec4 v0x557ec5532190_0, 0, 25;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x557ec5533500;
T_63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5534000_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x557ec5533d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5533ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55340a0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x557ec5533500;
T_64 ;
    %wait E_0x557ec5533730;
    %load/vec4 v0x557ec5533d10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5533ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec5534000_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x557ec5533d10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec5533ed0_0, 0, 1;
    %load/vec4 v0x557ec55340a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %pad/s 1;
    %store/vec4 v0x557ec5534000_0, 0, 1;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x557ec5533d10_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_64.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec55340a0_0, 0, 1;
T_64.6 ;
T_64.3 ;
T_64.1 ;
    %load/vec4 v0x557ec5533d10_0;
    %addi 1, 0, 4;
    %store/vec4 v0x557ec5533d10_0, 0, 4;
    %jmp T_64;
    .thread T_64;
    .scope S_0x557ec5531090;
T_65 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557ec5536900_0, 0, 4;
    %end;
    .thread T_65;
    .scope S_0x557ec5531090;
T_66 ;
    %wait E_0x557ec5531980;
    %load/vec4 v0x557ec5536900_0;
    %addi 1, 0, 4;
    %store/vec4 v0x557ec5536900_0, 0, 4;
    %load/vec4 v0x557ec5536900_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_66.0, 5;
    %load/vec4 v0x557ec55369e0_0;
    %store/vec4 v0x557ec5536ac0_0, 0, 16;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557ec5536ac0_0, 0, 16;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x557ec54b5b80;
T_67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec55372f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ec55373e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557ec5536f90_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ec55373e0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x557ec54b5b80;
T_68 ;
    %load/vec4 v0x557ec55372f0_0;
    %inv;
    %store/vec4 v0x557ec5537250_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x557ec5537250_0;
    %store/vec4 v0x557ec55372f0_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x557ec54b5b80;
T_69 ;
    %fork t_3, S_0x557ec5530ec0;
    %jmp t_2;
    .scope S_0x557ec5530ec0;
t_3 ;
    %vpi_call 13 33 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 13 34 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x557ec5531090 {0 0 0};
    %delay 3705032704, 1;
    %vpi_call 13 35 "$finish" {0 0 0};
    %end;
    .scope S_0x557ec54b5b80;
t_2 %join;
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "utilities/FrequencyGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "utilities/ButtonDebouncer.v";
    "utilities/FrequencyDivider.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI_TB.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI_TB.v";
