Record=TopLevelDocument|FileName=Sender_Top.SchDoc
Record=SheetSymbol|SourceDocument=Sender_Top.SchDoc|Designator=Fpga|SchDesignator=Fpga|FileName=FPGA.SchDoc|SymbolType=Normal|RawFileName=FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Sender_Top.SchDoc|Designator=POWER CIRCUIT|SchDesignator=POWER CIRCUIT|FileName=Sender_Power.SchDoc|SymbolType=Normal|RawFileName=Sender_Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Sender_Top.SchDoc|Designator=TRANSIMT POWER|SchDesignator=TRANSIMT POWER|FileName=Sender_TransmiterPower.SchDoc|SymbolType=Normal|RawFileName=Sender_TransmiterPower.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Sender_Top.SchDoc|Designator=TRANSMIT CH 1|SchDesignator=TRANSMIT CH 1|FileName=Sender_CH1.SchDoc|SymbolType=Normal|RawFileName=Sender_CH1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Sender_Top.SchDoc|Designator=TRANSMIT CH 2|SchDesignator=TRANSMIT CH 2|FileName=Sender_CH2.SchDoc|SymbolType=Normal|RawFileName=Sender_CH2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
