$date
	Thu Feb  3 23:35:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_compare $end
$scope module U0 $end
$var wire 8 ! a [7:0] $end
$upscope $end
$upscope $end
$scope module tb_compare $end
$scope module U0 $end
$var wire 8 " b [7:0] $end
$upscope $end
$upscope $end
$scope module tb_compare $end
$scope module U0 $end
$var wire 3 # flag [2:0] $end
$upscope $end
$upscope $end
$scope module tb_compare $end
$scope module U0 $end
$var wire 3 $ flag_s [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
b100011 "
b100011 !
$end
#10
b10101011 "
b10101011 !
#20
b10 $
b100 #
b100011 "
#30
b100 $
b10 #
b10101011 "
b100011 !
#40
b10 $
b1000110 "
#50
b100 $
b10101111 "
b10101011 !
#55
