{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 09 15:46:37 2019 " "Info: Processing started: Wed Jan 09 15:46:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bike -c bike " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bike -c bike" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Block1 " "Warning: Ignored assignments for entity \"Block1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin50.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin50 " "Info: Found entity 1: fenpin50" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin1000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin1000 " "Info: Found entity 1: fenpin1000" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei " "Info: Found entity 1: fenwei" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 shake " "Info: Found entity 1: shake" {  } { { "shake.v" "" { Text "D:/EDA/NEW/备份2/bike - step/shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Info: Found entity 1: ecode" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode1 " "Info: Found entity 1: ecode1" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi " "Info: Found entity 1: xianshi" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/备份2/bike - step/xianshi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"num\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "num ctrl.v(6) " "Info (10151): Verilog HDL Declaration information at ctrl.v(6): \"num\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "speed packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"speed\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "speed ctrl.v(7) " "Info (10151): Verilog HDL Declaration information at ctrl.v(7): \"speed\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 7 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei1 " "Info: Found entity 1: fenwei1" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_Motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_Motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_Motor " "Info: Found entity 1: DC_Motor" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/DC_Motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_state " "Info: Found entity 1: DC_state" {  } { { "DC_state.v" "" { Text "D:/EDA/NEW/备份2/bike - step/DC_state.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gear.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear " "Info: Found entity 1: gear" {  } { { "gear.v" "" { Text "D:/EDA/NEW/备份2/bike - step/gear.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode_2 " "Info: Found entity 1: ecode_2" {  } { { "ecode_1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spwn_motor.v(287) " "Warning (10268): Verilog HDL information at spwn_motor.v(287): always construct contains both blocking and non-blocking assignments" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwn_motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spwn_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 spwn_motor " "Info: Found entity 1: spwn_motor" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "D:/EDA/NEW/备份2/bike - step/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ecode1 inst25 " "Warning: Block or symbol \"ecode1\" of instance \"inst25\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 432 1032 1152 528 "inst25" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 104 520 688 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ctrl.v(14) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(14): truncated value with size 32 to match size of target (12)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(15) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(16) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin1000 fenpin1000:inst4 " "Info: Elaborating entity \"fenpin1000\" for hierarchy \"fenpin1000:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 8 344 472 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fenpin1000.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin1000.v(15): truncated value with size 32 to match size of target (10)" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin50 fenpin50:inst16 " "Info: Elaborating entity \"fenpin50\" for hierarchy \"fenpin50:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 8 64 192 104 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fenpin50.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin50.v(15): truncated value with size 32 to match size of target (6)" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin50.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shake shake:inst1 " "Info: Elaborating entity \"shake\" for hierarchy \"shake:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 120 360 472 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shake.v(11) " "Warning (10230): Verilog HDL assignment warning at shake.v(11): truncated value with size 32 to match size of target (4)" {  } { { "shake.v" "" { Text "D:/EDA/NEW/备份2/bike - step/shake.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwn_motor spwn_motor:inst2 " "Info: Elaborating entity \"spwn_motor\" for hierarchy \"spwn_motor:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 512 248 384 672 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spwn_motor.v(363) " "Info (10264): Verilog HDL Case Statement information at spwn_motor.v(363): all case item expressions in this case statement are onehot" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 363 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spwn_motor.v(290) " "Info (10264): Verilog HDL Case Statement information at spwn_motor.v(290): all case item expressions in this case statement are onehot" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst8 " "Info: Elaborating entity \"div\" for hierarchy \"div:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 408 80 176 504 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gear gear:inst24 " "Info: Elaborating entity \"gear\" for hierarchy \"gear:inst24\"" {  } { { "Block1.bdf" "inst24" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 296 512 608 392 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gear.v(11) " "Warning (10230): Verilog HDL assignment warning at gear.v(11): truncated value with size 32 to match size of target (2)" {  } { { "gear.v" "" { Text "D:/EDA/NEW/备份2/bike - step/gear.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xianshi xianshi:inst3 " "Info: Elaborating entity \"xianshi\" for hierarchy \"xianshi:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 112 1296 1416 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 xianshi.v(13) " "Warning (10230): Verilog HDL assignment warning at xianshi.v(13): truncated value with size 32 to match size of target (3)" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/备份2/bike - step/xianshi.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecode ecode:inst12 " "Info: Elaborating entity \"ecode\" for hierarchy \"ecode:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 528 1032 1152 624 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenwei fenwei:inst14 " "Info: Elaborating entity \"fenwei\" for hierarchy \"fenwei:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 344 784 928 472 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(9) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(9): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(10) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(10): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(11) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(11): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(12) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(12): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei.v(13) " "Warning (10230): Verilog HDL assignment warning at fenwei.v(13): truncated value with size 32 to match size of target (4)" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecode1 ecode1:inst25 " "Info: Elaborating entity \"ecode1\" for hierarchy \"ecode1:inst25\"" {  } { { "Block1.bdf" "inst25" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 432 1032 1152 528 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenwei1 fenwei1:inst6 " "Info: Elaborating entity \"fenwei1\" for hierarchy \"fenwei1:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 64 792 936 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(9) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(9): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(10) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(10): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(11) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(11): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fenwei1.v(12) " "Warning (10230): Verilog HDL assignment warning at fenwei1.v(12): truncated value with size 32 to match size of target (4)" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "ecode1:inst33\|b\[7\] data_in VCC " "Warning (14131): Reduced register \"ecode1:inst33\|b\[7\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode1.v" 7 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst17\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst17\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst9\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst9\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst10\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst10\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst13\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst13\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst26\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst26\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "ecode1:inst25\|b\[7\] data_in VCC " "Warning (14131): Reduced register \"ecode1:inst25\|b\[7\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode1.v" 7 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ecode:inst12\|b\[7\] data_in GND " "Warning (14130): Reduced register \"ecode:inst12\|b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "gear:inst24\|out\[3\] data_in VCC " "Warning (14131): Reduced register \"gear:inst24\|out\[3\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "gear.v" "" { Text "D:/EDA/NEW/备份2/bike - step/gear.v" 13 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "spwn_motor:inst2\|frediv\[6\] data_in GND " "Warning (14130): Reduced register \"spwn_motor:inst2\|frediv\[6\]\" with stuck data_in port to stuck value GND" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 72 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "spwn_motor:inst2\|frediv\[5\] data_in GND " "Warning (14130): Reduced register \"spwn_motor:inst2\|frediv\[5\]\" with stuck data_in port to stuck value GND" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 72 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "spwn_motor:inst2\|frediv\[0\] data_in GND " "Warning (14130): Reduced register \"spwn_motor:inst2\|frediv\[0\]\" with stuck data_in port to stuck value GND" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 72 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[16\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[16\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[17\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[17\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ctrl:inst\|num\[18\] data_in GND " "Warning (14130): Reduced register \"ctrl:inst\|num\[18\]\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "gear:inst24\|out\[0\] gear:inst24\|out\[1\] " "Info (13350): Duplicate register \"gear:inst24\|out\[0\]\" merged to single register \"gear:inst24\|out\[1\]\"" {  } { { "gear.v" "" { Text "D:/EDA/NEW/备份2/bike - step/gear.v" 13 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block1\|spwn_motor:inst2\|sta 4 " "Info: State machine \"\|Block1\|spwn_motor:inst2\|sta\" contains 4 states" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block1\|spwn_motor:inst2\|state 3 " "Info: State machine \"\|Block1\|spwn_motor:inst2\|state\" contains 3 states" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block1\|spwn_motor:inst2\|sta " "Info: Selected Auto state machine encoding method for state machine \"\|Block1\|spwn_motor:inst2\|sta\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block1\|spwn_motor:inst2\|sta " "Info: Encoding result for state machine \"\|Block1\|spwn_motor:inst2\|sta\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|sta.sta3 " "Info: Encoded state bit \"spwn_motor:inst2\|sta.sta3\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|sta.sta2 " "Info: Encoded state bit \"spwn_motor:inst2\|sta.sta2\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|sta.sta1 " "Info: Encoded state bit \"spwn_motor:inst2\|sta.sta1\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|sta.sta0 " "Info: Encoded state bit \"spwn_motor:inst2\|sta.sta0\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|sta.sta0 0000 " "Info: State \"\|Block1\|spwn_motor:inst2\|sta.sta0\" uses code string \"0000\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|sta.sta1 0011 " "Info: State \"\|Block1\|spwn_motor:inst2\|sta.sta1\" uses code string \"0011\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|sta.sta2 0101 " "Info: State \"\|Block1\|spwn_motor:inst2\|sta.sta2\" uses code string \"0101\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|sta.sta3 1001 " "Info: State \"\|Block1\|spwn_motor:inst2\|sta.sta3\" uses code string \"1001\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block1\|spwn_motor:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|Block1\|spwn_motor:inst2\|state\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block1\|spwn_motor:inst2\|state " "Info: Encoding result for state machine \"\|Block1\|spwn_motor:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|state.state0 " "Info: Encoded state bit \"spwn_motor:inst2\|state.state0\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|state.state2 " "Info: Encoded state bit \"spwn_motor:inst2\|state.state2\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "spwn_motor:inst2\|state.state1 " "Info: Encoded state bit \"spwn_motor:inst2\|state.state1\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|state.state0 000 " "Info: State \"\|Block1\|spwn_motor:inst2\|state.state0\" uses code string \"000\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|state.state1 101 " "Info: State \"\|Block1\|spwn_motor:inst2\|state.state1\" uses code string \"101\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|spwn_motor:inst2\|state.state2 110 " "Info: State \"\|Block1\|spwn_motor:inst2\|state.state2\" uses code string \"110\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 11 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[0\] spwn_motor:inst2\|cnt\[0\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[0\]\" merged to single register \"spwn_motor:inst2\|cnt\[0\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "fenpin1000:inst4\|count\[0\] xianshi:inst3\|state\[0\] " "Info (13350): Duplicate register \"fenpin1000:inst4\|count\[0\]\" merged to single register \"xianshi:inst3\|state\[0\]\"" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 8 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[1\] spwn_motor:inst2\|cnt\[1\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[1\]\" merged to single register \"spwn_motor:inst2\|cnt\[1\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "fenpin1000:inst4\|count\[1\] xianshi:inst3\|state\[1\] " "Info (13350): Duplicate register \"fenpin1000:inst4\|count\[1\]\" merged to single register \"xianshi:inst3\|state\[1\]\"" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 8 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[2\] spwn_motor:inst2\|cnt\[2\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[2\]\" merged to single register \"spwn_motor:inst2\|cnt\[2\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[3\] spwn_motor:inst2\|cnt\[3\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[3\]\" merged to single register \"spwn_motor:inst2\|cnt\[3\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[4\] spwn_motor:inst2\|cnt\[4\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[4\]\" merged to single register \"spwn_motor:inst2\|cnt\[4\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[5\] spwn_motor:inst2\|cnt\[5\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[5\]\" merged to single register \"spwn_motor:inst2\|cnt\[5\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "spwn_motor:inst2\|count_sin\[6\] spwn_motor:inst2\|cnt\[6\] " "Info (13350): Duplicate register \"spwn_motor:inst2\|count_sin\[6\]\" merged to single register \"spwn_motor:inst2\|cnt\[6\]\"" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 94 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst\|Mult0\"" {  } { { "ctrl.v" "Mult0" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div2\"" {  } { { "fenwei.v" "Div2" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div0\"" {  } { { "fenwei1.v" "Div0" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div3\"" {  } { { "fenwei.v" "Div3" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div1\"" {  } { { "fenwei1.v" "Div1" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div1\"" {  } { { "fenwei.v" "Div1" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div3\"" {  } { { "fenwei1.v" "Div3" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei1:inst6\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei1:inst6\|Div2\"" {  } { { "fenwei1.v" "Div2" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult1\"" {  } { { "fenwei.v" "Mult1" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult2\"" {  } { { "fenwei.v" "Mult2" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult0\"" {  } { { "fenwei1.v" "Mult0" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fenwei:inst14\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fenwei:inst14\|Div0\"" {  } { { "fenwei.v" "Div0" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei:inst14\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei:inst14\|Mult0\"" {  } { { "fenwei.v" "Mult0" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 10 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst\|Mult1\"" {  } { { "ctrl.v" "Mult1" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult2\"" {  } { { "fenwei1.v" "Mult2" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 12 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "fenwei1:inst6\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fenwei1:inst6\|Mult1\"" {  } { { "fenwei1.v" "Mult1" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 11 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ctrl:inst\|lpm_mult:Mult0\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ctrl:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s011 " "Info: Found entity 1: mult_s011" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_s011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div2\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div2 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Info: Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q3f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q3f " "Info: Found entity 1: alt_u_div_q3f" {  } { { "db/alt_u_div_q3f.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_q3f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_divide:Div0\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_djm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_djm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_djm " "Info: Found entity 1: lpm_divide_djm" {  } { { "db/lpm_divide_djm.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/lpm_divide_djm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Info: Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_79f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_79f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_79f " "Info: Found entity 1: alt_u_div_79f" {  } { { "db/alt_u_div_79f.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_79f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div3\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div3 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k3f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k3f " "Info: Found entity 1: alt_u_div_k3f" {  } { { "db/alt_u_div_k3f.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_k3f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_divide:Div1\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_divide:Div1 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Info: Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs fenwei:inst14\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs fenwei:inst14\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei1:inst6\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"fenwei1:inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenwei1:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs fenwei1:inst6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fenwei1:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "fenwei:inst14\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fenwei:inst14\|lpm_divide:Div0\"" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenwei:inst14\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fenwei:inst14\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Info: Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"ctrl:inst\|lpm_mult:Mult1\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"ctrl:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_p011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p011 " "Info: Found entity 1: mult_p011" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_p011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctrl:inst\|lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\] " "Warning (14320): Synthesized away node \"ctrl:inst\|lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_p011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } } { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 104 520 688 232 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctrl:inst\|lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\] " "Warning (14320): Synthesized away node \"ctrl:inst\|lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\]\"" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_s011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } } { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { { 104 520 688 232 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fenwei1:inst6\|out1\[3\] data_in GND " "Warning (14130): Reduced register \"fenwei1:inst6\|out1\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "176 " "Info: Ignored 176 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "4 " "Info: Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "172 " "Info: Ignored 172 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 72 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "spwn_motor:inst2\|sta~30 " "Info: Register \"spwn_motor:inst2\|sta~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "spwn_motor:inst2\|sta~31 " "Info: Register \"spwn_motor:inst2\|sta~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ctrl:inst\|num\[0\] " "Info: Register \"ctrl:inst\|num\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|lpm_divide:Div0\|lpm_divide_djm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_79f:divider\|add_sub_16_result_int\[2\]~56 " "Info (17048): Logic cell \"fenwei1:inst6\|lpm_divide:Div0\|lpm_divide_djm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_79f:divider\|add_sub_16_result_int\[2\]~56\"" {  } { { "db/alt_u_div_79f.tdf" "add_sub_16_result_int\[2\]~56" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_79f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[1\]~42 " "Info (17048): Logic cell \"fenwei1:inst6\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[1\]~42\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_15_result_int\[1\]~42" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_l8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[2\]~42 " "Info (17048): Logic cell \"fenwei:inst14\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_15_result_int\[2\]~42\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_15_result_int\[2\]~42" { Text "D:/EDA/NEW/备份2/bike - step/db/alt_u_div_l8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add1~322 " "Info (17048): Logic cell \"fenwei1:inst6\|Add1~322\"" {  } { { "fenwei1.v" "Add1~322" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add1~324 " "Info (17048): Logic cell \"fenwei1:inst6\|Add1~324\"" {  } { { "fenwei1.v" "Add1~324" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei1:inst6\|Add3~339 " "Info (17048): Logic cell \"fenwei1:inst6\|Add3~339\"" {  } { { "fenwei1.v" "Add3~339" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add1~307 " "Info (17048): Logic cell \"fenwei:inst14\|Add1~307\"" {  } { { "fenwei.v" "Add1~307" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~98 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~98\"" {  } { { "fenwei.v" "Add4~98" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add5~97 " "Info (17048): Logic cell \"fenwei:inst14\|Add5~97\"" {  } { { "fenwei.v" "Add5~97" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~100 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~100\"" {  } { { "fenwei.v" "Add4~100" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add5~99 " "Info (17048): Logic cell \"fenwei:inst14\|Add5~99\"" {  } { { "fenwei.v" "Add5~99" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add1~309 " "Info (17048): Logic cell \"fenwei:inst14\|Add1~309\"" {  } { { "fenwei.v" "Add1~309" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add3~324 " "Info (17048): Logic cell \"fenwei:inst14\|Add3~324\"" {  } { { "fenwei.v" "Add3~324" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "fenwei:inst14\|Add4~102 " "Info (17048): Logic cell \"fenwei:inst14\|Add4~102\"" {  } { { "fenwei.v" "Add4~102" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA/NEW/备份2/bike - step/bike.map.smsg " "Info: Generated suppressed messages file D:/EDA/NEW/备份2/bike - step/bike.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3081 " "Info: Implemented 3081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "3051 " "Info: Implemented 3051 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 09 15:46:56 2019 " "Info: Processing ended: Wed Jan 09 15:46:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
