// Seed: 1601719651
`timescale 1ps / 1 ps
`define pp_0 0
module module_0;
  logic id_1, id_2, id_3;
  logic id_4;
  assign id_3 = id_2;
  assign id_4 = id_1;
  assign id_4 = 1'h0;
  logic id_5;
  assign id_4 = 1;
  logic id_6;
  type_11(
      .id_0(id_4), .id_1(id_1), .id_2(id_0 - 1), .id_3(id_2), .id_4(), .id_5(1 * id_0)
  );
  assign id_6 = 1 ? id_3 : id_5;
  logic id_7;
  always id_7 = id_4;
endmodule
