# 🔐 Digital Lock System – Verilog HDL (Day 47)

### 📅 Project: Day 47 of Verilog HDL 50-Day Challenge  
### 📁 Folder: `Day-47_Digital_Lock_System`  
### 💻 Tool: Xilinx Vivado Simulator

---

## 📌 Overview

This project implements a **Digital Lock System** using Verilog HDL.  
It verifies a **4-bit secret code** and produces an **unlock signal** when the correct code is entered.  
This logic mimics the working of basic electronic combination locks.

---

## 🎯 Features

- Predefined 4-bit **password**: `4'b1010`
- Produces `unlock = 1` if the entered code matches the password
- Reset option to lock the system
- Simple logic and fast simulation

---

## 📁 Files

> 🔗 [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)