0.6
2019.2
Nov  6 2019
21:57:16
H:/FPGA_basicproject/mig/ddr3_model.sv,1730101991,systemVerilog,,,H:/FPGA_basicproject/mig/ddr3_model_parameters.vh,ddr3_model,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/ddr3_model_parameters.vh,1730101991,verilog,,,,,,,,,,,,
H:/FPGA_basicproject/mig/mig_ctrl.v,1730119658,verilog,,H:/FPGA_basicproject/mig/mig_ctrl_rd.v,,mig_ctrl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/mig_ctrl_rd.v,1730118569,verilog,,H:/FPGA_basicproject/mig/mig_ctrl_wr.v,,mig_ctrl_rd,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/mig_ctrl_wr.v,1730047891,verilog,,H:/FPGA_basicproject/mig/test_mig.v,,mig_ctrl_wr,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1730094122,verilog,,H:/FPGA_basicproject/mig/mig_ctrl.v,,clk_wiz_0,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1730094122,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,mig_7series_0,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1730094737,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1730094735,verilog,,H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/tb_mig.v,1730102967,verilog,,,,tb_mig,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/test_mig.v,1730099580,verilog,,H:/FPGA_basicproject/mig/top_mig.v,,test_mig,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/FPGA_basicproject/mig/top_mig.v,1730101003,verilog,,,,top_mig,,,../../../../../../;../../../../project_mig.srcs/sources_1/ip/clk_wiz_0,,,,,
