# RV32i_custom_core
Custom RV32i core that cover 39 instructions except "ecall" and "fence"

- Loading instruction( assembly form) into the imem is more easier with my "RV32i emulation"(one of my project[https://github.com/4DV4NC3M3N7/RV32i_emulation.git]) repos that have a program to turn asm code into psuedo hex code(in .bin file is representation as hex number).

![image](https://user-images.githubusercontent.com/39961019/154810313-4309f141-5f68-4781-9226-6ae52ff8e7f1.png)


- The full core RTL generated by Quartus 18.1 Prime lite Edition


    ![image](https://user-images.githubusercontent.com/39961019/154810394-179a59d9-f0ff-4fe2-b203-423bba2619df.png)
     -------------------------------------------The RTL view of the core connected to the instruction memory-----------------------------------------------
     
    ![image](https://user-images.githubusercontent.com/39961019/154810623-058f4445-1ee3-4727-8f96-65bb142e1590.png)
    ![image](https://user-images.githubusercontent.com/39961019/154810643-5c97de59-d1bc-4d03-bb73-3d24f54b40ef.png)
    
- Pulled out DMEM inside the RV32ia core to the main connection prepare for multicore development.
    
    ![image](https://user-images.githubusercontent.com/39961019/155264078-6ba73eea-057e-4faf-9f1a-0e7400f9d40d.png)


