Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  9 09:16:56 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-438982142.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0                13044        0.022        0.000                      0                13040        0.264        0.000                       0                  4531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.512        0.000                      0                   13        0.251        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.378        0.000                      0                  443        0.040        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       28.319        0.000                      0                  223        0.151        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.189        0.000                      0                12361        0.022        0.000                      0                12361        3.750        0.000                       0                  4176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.674        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.454        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.455        0.000                      0                    1                                                                        
                       sys_clk                      2.395        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.419     6.627 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.524    soc_netsoc_reset_counter[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.299     7.823 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.438    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_CE)      -0.205    10.950    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.419     6.627 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.524    soc_netsoc_reset_counter[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.299     7.823 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.438    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_CE)      -0.205    10.950    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.419     6.627 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.524    soc_netsoc_reset_counter[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.299     7.823 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.438    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_CE)      -0.205    10.950    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.718ns (32.189%)  route 1.513ns (67.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.419     6.627 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.524    soc_netsoc_reset_counter[1]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.299     7.823 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.615     8.438    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_CE)      -0.205    10.950    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.580ns (30.128%)  route 1.345ns (69.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.456     6.664 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.345     8.009    soc_netsoc_reset_counter[0]
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.133 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.133    soc_netsoc_reset_counter0[0]
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_D)        0.029    11.184    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.718ns (38.189%)  route 1.162ns (61.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.419     6.639 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     7.801    clk200_rst
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.299     8.100 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.100    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.029    11.159    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.606ns (31.059%)  route 1.345ns (68.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.456     6.664 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.345     8.009    soc_netsoc_reset_counter[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.150     8.159 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.159    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X65Y28         FDSE (Setup_fdse_C_D)        0.075    11.230    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.128%)  route 0.625ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.419     6.639 r  FDPE_3/Q
                         net (fo=5, routed)           0.625     7.264    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.185    
                         clock uncertainty           -0.053    11.132    
    SLICE_X65Y28         FDSE (Setup_fdse_C_S)       -0.604    10.528    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.128%)  route 0.625ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.419     6.639 r  FDPE_3/Q
                         net (fo=5, routed)           0.625     7.264    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.185    
                         clock uncertainty           -0.053    11.132    
    SLICE_X65Y28         FDSE (Setup_fdse_C_S)       -0.604    10.528    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.128%)  route 0.625ns (59.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.419     6.639 r  FDPE_3/Q
                         net (fo=5, routed)           0.625     7.264    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.185    
                         clock uncertainty           -0.053    11.132    
    SLICE_X65Y28         FDSE (Setup_fdse_C_S)       -0.604    10.528    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  3.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.352%)  route 0.169ns (47.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.169     2.171    soc_netsoc_reset_counter[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.216 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.184    soc_netsoc_reset_counter[0]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.043     2.227 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.227    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X65Y28         FDSE (Hold_fdse_C_D)         0.107     1.967    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.184    soc_netsoc_reset_counter[0]
    SLICE_X65Y28         LUT3 (Prop_lut3_I1_O)        0.045     2.229 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.229    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X65Y28         FDSE (Hold_fdse_C_D)         0.092     1.952    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.310    soc_netsoc_reset_counter[1]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.098     2.408 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.408    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X65Y28         FDSE (Hold_fdse_C_D)         0.107     1.967    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.849%)  route 0.250ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.248    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDSE (Hold_fdse_C_S)        -0.072     1.802    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.849%)  route 0.250ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.248    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDSE (Hold_fdse_C_S)        -0.072     1.802    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.849%)  route 0.250ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.248    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDSE (Hold_fdse_C_S)        -0.072     1.802    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.849%)  route 0.250ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.997 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.248    clk200_rst
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDSE (Hold_fdse_C_S)        -0.072     1.802    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.683%)  route 0.316ns (58.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.104    soc_netsoc_reset_counter[3]
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.098     2.202 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.200     2.403    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X65Y28         FDSE (Hold_fdse_C_CE)       -0.039     1.821    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.683%)  route 0.316ns (58.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.104    soc_netsoc_reset_counter[3]
    SLICE_X65Y28         LUT4 (Prop_lut4_I3_O)        0.098     2.202 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.200     2.403    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X65Y28         FDSE (Hold_fdse_C_CE)       -0.039     1.821    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y40     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y40     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y40     FDPE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.378ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.574ns (18.564%)  route 6.905ns (81.436%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.557     1.557    eth_rx_clk
    SLICE_X29Y31         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDSE (Prop_fdse_C_Q)         0.419     1.976 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=6, routed)           0.881     2.857    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.327     3.184 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          0.977     4.161    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.332     4.493 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.036     5.528    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.423     6.076    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.200 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.667     6.867    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     7.790    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.123    10.036    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X9Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)       -0.081    41.414    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 31.378    

Slack (MET) :             31.550ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.574ns (18.948%)  route 6.733ns (81.052%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.557     1.557    eth_rx_clk
    SLICE_X29Y31         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDSE (Prop_fdse_C_Q)         0.419     1.976 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=6, routed)           0.881     2.857    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.327     3.184 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          0.977     4.161    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.332     4.493 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.036     5.528    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.423     6.076    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.200 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.667     6.867    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     7.790    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.951     9.864    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y10          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X9Y10          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.081    41.414    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                 31.550    

Slack (MET) :             31.613ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 1.574ns (19.008%)  route 6.707ns (80.992%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.557     1.557    eth_rx_clk
    SLICE_X29Y31         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDSE (Prop_fdse_C_Q)         0.419     1.976 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=6, routed)           0.881     2.857    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.327     3.184 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          0.977     4.161    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.332     4.493 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.036     5.528    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.423     6.076    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.200 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.667     6.867    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     7.790    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.925     9.838    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X10Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X10Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)       -0.045    41.451    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 31.613    

Slack (MET) :             31.752ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 1.574ns (19.332%)  route 6.568ns (80.668%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.557     1.557    eth_rx_clk
    SLICE_X29Y31         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDSE (Prop_fdse_C_Q)         0.419     1.976 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=6, routed)           0.881     2.857    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.327     3.184 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          0.977     4.161    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.332     4.493 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.036     5.528    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.423     6.076    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.200 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.667     6.867    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     7.790    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.786     9.699    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X10Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X10Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)       -0.045    41.451    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 31.752    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[30]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[31]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[31]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[32]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[33]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[34]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.338ns (17.601%)  route 6.264ns (82.399%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.959     2.939    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.299     3.238 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.585     3.823    storage_12_reg_i_11_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.124     3.947 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.732     4.678    storage_12_reg_i_8_n_0
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.469     5.271    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.395 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.667     6.063    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.187 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.531     7.718    p_330_in
    SLICE_X12Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.842 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1/O
                         net (fo=10, routed)          1.321     9.162    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[35]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.326    soc_ethmac_rx_converter_converter_source_payload_data_reg[35]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 32.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.044%)  route 0.196ns (56.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.148     0.715 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/Q
                         net (fo=1, routed)           0.196     0.910    soc_ethmac_rx_converter_converter_source_payload_data[36]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     0.870    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.072%)  route 0.245ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X8Y10          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/Q
                         net (fo=1, routed)           0.245     0.975    soc_ethmac_rx_converter_converter_source_payload_data[11]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.923    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.974%)  route 0.246ns (60.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/Q
                         net (fo=1, routed)           0.246     0.977    soc_ethmac_rx_converter_converter_source_payload_data[32]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     0.923    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X8Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.731 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[33]/Q
                         net (fo=1, routed)           0.247     0.978    soc_ethmac_rx_converter_converter_source_payload_data[33]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     0.923    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.469%)  route 0.252ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X8Y10          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[10]/Q
                         net (fo=1, routed)           0.252     0.981    soc_ethmac_rx_converter_converter_source_payload_data[10]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.923    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.827%)  route 0.250ns (66.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X9Y8           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128     0.695 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/Q
                         net (fo=1, routed)           0.250     0.945    soc_ethmac_rx_converter_converter_source_payload_data[26]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.243     0.870    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.700%)  route 0.252ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X9Y8           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128     0.695 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[25]/Q
                         net (fo=1, routed)           0.252     0.946    soc_ethmac_rx_converter_converter_source_payload_data[25]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.243     0.870    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.783%)  route 0.251ns (66.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X9Y8           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128     0.695 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/Q
                         net (fo=1, routed)           0.251     0.945    soc_ethmac_rx_converter_converter_source_payload_data[24]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.242     0.869    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.791%)  route 0.303ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X9Y9           FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.303     1.010    soc_ethmac_rx_converter_converter_source_payload_data[29]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.923    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.211%)  route 0.250ns (62.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X8Y10          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148     0.714 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.250     0.963    soc_ethmac_rx_converter_converter_source_payload_data[16]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.881     0.881    eth_rx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.627    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.243     0.870    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y33  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y33  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y31  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y31  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y32  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y31  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y31  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y32  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y21  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y21  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y20  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.319ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 1.862ns (16.781%)  route 9.234ns (83.219%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.934    10.738    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.326    11.064 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.619    11.682    storage_11_reg_i_46_n_0
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.124    11.806 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.841    12.647    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 28.319    

Slack (MET) :             28.422ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 1.738ns (15.810%)  route 9.255ns (84.190%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.251    11.055    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.326    11.381 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.163    12.544    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                 28.422    

Slack (MET) :             28.672ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 1.888ns (17.100%)  route 9.153ns (82.900%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.934    10.738    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.326    11.064 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.842    11.905    storage_11_reg_i_46_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.150    12.055 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.537    12.592    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.232    41.264    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 28.672    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 1.738ns (16.265%)  route 8.948ns (83.735%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.299    11.102    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.326    11.428 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.809    12.237    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 28.729    

Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 1.888ns (17.318%)  route 9.014ns (82.682%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.934    10.738    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.326    11.064 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.842    11.905    storage_11_reg_i_46_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.150    12.055 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    12.453    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.093    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.249    41.247    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.802ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 1.763ns (16.944%)  route 8.642ns (83.056%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.810    10.614    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.351    10.965 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.992    11.956    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    40.759    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                 28.802    

Slack (MET) :             28.936ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 1.738ns (16.585%)  route 8.741ns (83.415%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.071    10.874    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.326    11.200 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.830    12.031    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                 28.936    

Slack (MET) :             29.107ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.809ns  (logic 1.862ns (17.226%)  route 8.947ns (82.774%))
  Logic Levels:           9  (LUT3=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.934    10.738    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.326    11.064 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.842    11.905    storage_11_reg_i_46_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.124    12.029 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.331    12.361    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X8Y23          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.093    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.028    41.468    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                 29.107    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 2.092ns (19.241%)  route 8.780ns (80.759%))
  Logic Levels:           9  (LUT3=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.082    10.886    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.354    11.240 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.858    12.098    soc_ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.326    12.424 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.424    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X10Y24         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    41.437    eth_tx_clk
    SLICE_X10Y24         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)        0.077    41.558    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.558    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.140ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.738ns (16.914%)  route 8.538ns (83.086%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X8Y24          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     2.069 r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.967     3.036    soc_ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.160 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.828     3.988    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.112 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.007     5.119    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.243 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.034     6.278    soc_ethmac_padding_inserter_source_valid
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.402 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           1.043     7.445    soc_ethmac_crc32_inserter_source_valid
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.569 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.358     8.927    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.602     9.654    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.150     9.804 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.566    10.369    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y25          LUT5 (Prop_lut5_I2_O)        0.326    10.695 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.131    11.827    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 29.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X11Y33         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDSE (Prop_fdse_C_Q)         0.141     0.704 r  soc_ethmac_crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.098     0.802    p_22_in
    SLICE_X10Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.847 r  soc_ethmac_crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.847    soc_ethmac_crc32_inserter_next_reg[15]
    SLICE_X10Y33         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X10Y33         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X10Y33         FDSE (Hold_fdse_C_D)         0.120     0.696    soc_ethmac_crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.775    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.064     0.620    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.775    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.060     0.616    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.775    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.060     0.616    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X13Y30         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.811    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.856 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.856    vns_liteethmacgap_state_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X12Y30         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.120     0.693    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.775    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X10Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.053     0.609    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.775    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X10Y23         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.053     0.609    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.265%)  route 0.084ns (28.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X12Y33         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.084     0.811    vns_liteethmacpreambleinserter_state[1]
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.856 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.856    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X13Y33         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.092     0.668    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X10Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  soc_ethmac_crc32_inserter_reg_reg[19]/Q
                         net (fo=2, routed)           0.094     0.822    p_34_in
    SLICE_X11Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.867 r  soc_ethmac_crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.867    soc_ethmac_crc32_inserter_next_reg[27]
    SLICE_X11Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X11Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X11Y35         FDSE (Hold_fdse_C_D)         0.092     0.669    soc_ethmac_crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X11Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDSE (Prop_fdse_C_Q)         0.141     0.705 r  soc_ethmac_crc32_inserter_reg_reg[27]/Q
                         net (fo=4, routed)           0.150     0.855    p_4_in
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  soc_ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.900    soc_ethmac_crc32_inserter_next_reg[11]
    SLICE_X10Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X10Y35         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X10Y35         FDSE (Hold_fdse_C_D)         0.121     0.698    soc_ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y32  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y34  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X10Y35  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X13Y34  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X10Y34  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y32  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y35  soc_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35  soc_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X10Y34  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y35  soc_ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28  soc_ethmac_padding_inserter_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28  soc_ethmac_padding_inserter_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28  soc_ethmac_padding_inserter_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28  soc_ethmac_padding_inserter_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y32  soc_ethmac_crc32_inserter_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[0]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[0]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[1]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[1]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[2]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[2]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[3]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[3]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[4]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[4]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.576ns (27.200%)  route 6.895ns (72.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.439    11.439    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[5]/C
                         clock pessimism              0.007    11.446    
                         clock uncertainty           -0.057    11.390    
    SLICE_X34Y32         FDRE (Setup_fdre_C_CE)      -0.169    11.221    VexRiscv/dataCache_1/_zz_44_reg[5]
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.576ns (27.201%)  route 6.894ns (72.799%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.440    11.440    VexRiscv/dataCache_1/clk100
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[10]/C
                         clock pessimism              0.007    11.447    
                         clock uncertainty           -0.057    11.391    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    11.222    VexRiscv/dataCache_1/_zz_44_reg[10]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.576ns (27.201%)  route 6.894ns (72.799%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.440    11.440    VexRiscv/dataCache_1/clk100
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[11]/C
                         clock pessimism              0.007    11.447    
                         clock uncertainty           -0.057    11.391    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    11.222    VexRiscv/dataCache_1/_zz_44_reg[11]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.576ns (27.201%)  route 6.894ns (72.799%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.440    11.440    VexRiscv/dataCache_1/clk100
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[6]/C
                         clock pessimism              0.007    11.447    
                         clock uncertainty           -0.057    11.391    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    11.222    VexRiscv/dataCache_1/_zz_44_reg[6]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.576ns (27.201%)  route 6.894ns (72.799%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.561     1.561    VexRiscv/dataCache_1/clk100
    SLICE_X41Y34         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          1.188     3.205    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.150     3.355 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.325     3.681    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.328     4.009 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=59, routed)          0.570     4.579    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.703 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.612     5.315    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     5.439 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.743     6.182    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     6.306    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.839 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.839    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.778     7.733    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.857 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.456     8.313    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.482     8.919    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.470     9.513    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X39Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.637 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.453    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.214 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.818    11.032    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.440    11.440    VexRiscv/dataCache_1/clk100
    SLICE_X34Y33         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[7]/C
                         clock pessimism              0.007    11.447    
                         clock uncertainty           -0.057    11.391    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    11.222    VexRiscv/dataCache_1/_zz_44_reg[7]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/_zz_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_35_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.251%)  route 0.159ns (51.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.558     0.558    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  VexRiscv/dataCache_1/_zz_44_reg[2]/Q
                         net (fo=1, routed)           0.159     0.864    VexRiscv/dataCache_1/_zz_44[2]
    SLICE_X36Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.826     0.826    VexRiscv/dataCache_1/clk100
    SLICE_X36Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[2]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.022     0.843    VexRiscv/dataCache_1/_zz_35_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 VexRiscv/memory_to_writeBack_PC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mepc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.510%)  route 0.197ns (51.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.560     0.560    VexRiscv/clk100
    SLICE_X35Y15         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VexRiscv/memory_to_writeBack_PC_reg[17]/Q
                         net (fo=1, routed)           0.197     0.898    VexRiscv/memory_to_writeBack_PC[17]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.943 r  VexRiscv/CsrPlugin_mepc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.943    VexRiscv/CsrPlugin_mepc[17]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    VexRiscv/clk100
    SLICE_X37Y15         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[17]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.091     0.914    VexRiscv/CsrPlugin_mepc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_PC_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.832%)  route 0.213ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.561     0.561    VexRiscv/clk100
    SLICE_X39Y15         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VexRiscv/decode_to_execute_PC_reg[17]/Q
                         net (fo=4, routed)           0.213     0.915    VexRiscv/decode_to_execute_PC[17]
    SLICE_X34Y15         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.827     0.827    VexRiscv/clk100
    SLICE_X34Y15         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[17]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.063     0.885    VexRiscv/execute_to_memory_PC_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/_zz_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_35_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.695%)  route 0.162ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.558     0.558    VexRiscv/dataCache_1/clk100
    SLICE_X34Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  VexRiscv/dataCache_1/_zz_44_reg[0]/Q
                         net (fo=1, routed)           0.162     0.868    VexRiscv/dataCache_1/_zz_44[0]
    SLICE_X36Y31         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.825     0.825    VexRiscv/dataCache_1/clk100
    SLICE_X36Y31         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.017     0.837    VexRiscv/dataCache_1/_zz_35_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.555     0.555    sys_clk
    SLICE_X39Y28         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.913    storage_14_reg_0_1_0_5/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.822     0.822    storage_14_reg_0_1_0_5/WCLK
    SLICE_X38Y28         RAMD32                                       r  storage_14_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_14_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y27  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_5_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_5_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y40         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X65Y40         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X65Y40         FDPE (Setup_fdpe_C_D)       -0.005     3.740    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.740    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.674    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y33         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     2.560    eth_rx_clk
    SLICE_X28Y33         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X28Y33         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.454    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y34         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X28Y34         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X28Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.455    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y42         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4179, routed)        0.596     2.596    sys_clk
    SLICE_X65Y42         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty           -0.129     2.466    
    SLICE_X65Y42         FDPE (Setup_fdpe_C_D)       -0.005     2.461    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.461    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.395    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.084 (r) | FAST    |     2.395 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.720 (r) | SLOW    |    -0.565 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.135 (r) | SLOW    |    -0.728 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.634 (r) | SLOW    |    -0.535 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.880 (r) | SLOW    |    -0.599 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.994 (r) | SLOW    |    -0.654 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.797 (r) | SLOW    |    -0.456 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.886 (r) | SLOW    |    -0.618 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.670 (r) | SLOW    |    -1.307 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.112 (r) | SLOW    |    -0.258 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.642 (r) | SLOW    |    -1.824 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.218 (r) | SLOW    |    -1.603 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.607 (r) | SLOW    |    -1.878 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.801 (r) | SLOW    |    -1.875 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.557 (r) | SLOW    |    -1.658 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.126 (r) | SLOW    |    -1.451 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.353 (r) | SLOW    |    -1.542 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     5.385 (r) | SLOW    |    -1.596 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.548 (r) | SLOW    |      2.834 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.387 (r) | SLOW    |      2.797 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.145 (r) | SLOW    |      2.658 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.514 (r) | SLOW    |      2.810 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.394 (r) | SLOW    |      2.777 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.458 (r) | SLOW    |      1.546 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.657 (r) | SLOW    |      1.633 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.670 (r) | SLOW    |      1.646 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.305 (r) | SLOW    |      1.478 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.610 (r) | SLOW    |      1.618 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.810 (r) | SLOW    |      1.718 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.434 (r) | SLOW    |      1.524 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.577 (r) | SLOW    |      1.583 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.916 (r) | SLOW    |      1.779 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.229 (r) | SLOW    |      1.883 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.592 (r) | SLOW    |      1.652 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.906 (r) | SLOW    |      1.758 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.291 (r) | SLOW    |      1.505 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.077 (r) | SLOW    |      1.831 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.452 (r) | SLOW    |      1.596 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.217 (r) | SLOW    |      1.885 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.751 (r) | SLOW    |      1.660 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.614 (r) | SLOW    |      1.612 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.752 (r) | SLOW    |      1.668 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.615 (r) | SLOW    |      1.607 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      8.992 (r) | SLOW    |      2.887 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      9.088 (r) | SLOW    |      2.864 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.077 (r) | SLOW    |      3.208 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.305 (r) | SLOW    |      3.485 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.491 (r) | SLOW    |      2.924 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.542 (r) | SLOW    |      3.151 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.738 (r) | SLOW    |      2.810 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.719 (r) | SLOW    |      2.778 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.483 (r) | SLOW    |      3.196 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.170 (r) | SLOW    |      3.026 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.488 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.622 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.509 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.681 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.228 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.588 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.679 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.811 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.600 ns
Ideal Clock Offset to Actual Clock: -1.835 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.720 (r) | SLOW    | -0.565 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.135 (r) | SLOW    | -0.728 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.634 (r) | SLOW    | -0.535 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.880 (r) | SLOW    | -0.599 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.135 (r) | SLOW    | -0.535 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.938 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.458 (r) | SLOW    |   1.546 (r) | FAST    |    0.167 |
ddram_dq[1]        |   6.657 (r) | SLOW    |   1.633 (r) | FAST    |    0.366 |
ddram_dq[2]        |   6.670 (r) | SLOW    |   1.646 (r) | FAST    |    0.379 |
ddram_dq[3]        |   6.305 (r) | SLOW    |   1.478 (r) | FAST    |    0.014 |
ddram_dq[4]        |   6.610 (r) | SLOW    |   1.618 (r) | FAST    |    0.319 |
ddram_dq[5]        |   6.810 (r) | SLOW    |   1.718 (r) | FAST    |    0.519 |
ddram_dq[6]        |   6.434 (r) | SLOW    |   1.524 (r) | FAST    |    0.143 |
ddram_dq[7]        |   6.577 (r) | SLOW    |   1.583 (r) | FAST    |    0.286 |
ddram_dq[8]        |   6.916 (r) | SLOW    |   1.779 (r) | FAST    |    0.625 |
ddram_dq[9]        |   7.229 (r) | SLOW    |   1.883 (r) | FAST    |    0.938 |
ddram_dq[10]       |   6.592 (r) | SLOW    |   1.652 (r) | FAST    |    0.300 |
ddram_dq[11]       |   6.906 (r) | SLOW    |   1.758 (r) | FAST    |    0.615 |
ddram_dq[12]       |   6.291 (r) | SLOW    |   1.505 (r) | FAST    |    0.027 |
ddram_dq[13]       |   7.077 (r) | SLOW    |   1.831 (r) | FAST    |    0.785 |
ddram_dq[14]       |   6.452 (r) | SLOW    |   1.596 (r) | FAST    |    0.160 |
ddram_dq[15]       |   7.217 (r) | SLOW    |   1.885 (r) | FAST    |    0.925 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.229 (r) | SLOW    |   1.478 (r) | FAST    |    0.938 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.138 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.751 (r) | SLOW    |   1.660 (r) | FAST    |    0.137 |
ddram_dqs_n[1]     |   6.614 (r) | SLOW    |   1.612 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.752 (r) | SLOW    |   1.668 (r) | FAST    |    0.138 |
ddram_dqs_p[1]     |   6.615 (r) | SLOW    |   1.607 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.752 (r) | SLOW    |   1.607 (r) | FAST    |    0.138 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.402 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.548 (r) | SLOW    |   2.834 (r) | FAST    |    0.402 |
eth_tx_data[1]     |   8.387 (r) | SLOW    |   2.797 (r) | FAST    |    0.242 |
eth_tx_data[2]     |   8.145 (r) | SLOW    |   2.658 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   8.514 (r) | SLOW    |   2.810 (r) | FAST    |    0.369 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.548 (r) | SLOW    |   2.658 (r) | FAST    |    0.402 |
-------------------+-------------+---------+-------------+---------+----------+




