#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ff4d696060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ff4d66dde0 .scope module, "bitorder_out_tb" "bitorder_out_tb" 3 4;
 .timescale -9 -12;
v0x55ff4d6c3f50_0 .var "axiid", 7 0;
v0x55ff4d6c4030_0 .var "axiiv", 0 0;
v0x55ff4d6c4100_0 .net "axiod_out", 1 0, v0x55ff4d6c38e0_0;  1 drivers
v0x55ff4d6c4200_0 .net "axiov_out", 0 0, v0x55ff4d6c39a0_0;  1 drivers
v0x55ff4d6c42d0_0 .var "clk", 0 0;
v0x55ff4d6c4370_0 .var "rst", 0 0;
S_0x55ff4d66df70 .scope module, "uut" "bitorder_out" 3 14, 4 5 0, S_0x55ff4d66dde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
v0x55ff4d6aaeb0_0 .net "axiid", 7 0, v0x55ff4d6c3f50_0;  1 drivers
v0x55ff4d6c3820_0 .net "axiiv", 0 0, v0x55ff4d6c4030_0;  1 drivers
v0x55ff4d6c38e0_0 .var "axiod", 1 0;
v0x55ff4d6c39a0_0 .var "axiov", 0 0;
v0x55ff4d6c3a60_0 .net "clk", 0 0, v0x55ff4d6c42d0_0;  1 drivers
v0x55ff4d6c3b70_0 .var "counter_in", 1 0;
v0x55ff4d6c3c50_0 .var "downtime", 0 0;
v0x55ff4d6c3d10_0 .var "flipping", 0 0;
v0x55ff4d6c3dd0_0 .net "rst", 0 0, v0x55ff4d6c4370_0;  1 drivers
E_0x55ff4d6acc30 .event posedge, v0x55ff4d6c3a60_0;
    .scope S_0x55ff4d66df70;
T_0 ;
    %wait E_0x55ff4d6acc30;
    %load/vec4 v0x55ff4d6c3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff4d6c3c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff4d6c3d10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ff4d6c3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ff4d6c3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff4d6c3d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff4d6c3c50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ff4d6c3b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff4d6c39a0_0, 0;
    %load/vec4 v0x55ff4d6aaeb0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55ff4d6c38e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff4d6c3b70_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ff4d6c3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55ff4d6c3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55ff4d6c3b70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x55ff4d6c3b70_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x55ff4d6c3b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff4d6c39a0_0, 0;
    %load/vec4 v0x55ff4d6aaeb0_0;
    %load/vec4 v0x55ff4d6c3b70_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %part/u 2;
    %assign/vec4 v0x55ff4d6c38e0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff4d6c3c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff4d6c3d10_0, 0;
T_0.9 ;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ff4d66dde0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55ff4d6c42d0_0;
    %nor/r;
    %store/vec4 v0x55ff4d6c42d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ff4d66dde0;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "bitorder_out.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ff4d66dde0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ff4d6c42d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ff4d6c4370_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ff4d6c4370_0, 0, 1;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ff4d6c4030_0, 0, 1;
    %pushi/vec4 38, 0, 8;
    %store/vec4 v0x55ff4d6c3f50_0, 0, 8;
    %delay 20000, 0;
    %vpi_call/w 3 95 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/bitorder_out_tb.sv";
    "src/bitorder_out.sv";
