INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_pp_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_nn_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/RS_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_5/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2_tb
