
        Lattice Mapping Report File for Design Module 'BancoRegistro'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     BR_BR.ngd -o BR_BR_map.ncd -pr BR_BR.prf -mp BR_BR.mrp -lpf
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/Banco_Registro/BR/BR_BR_synplify.lpf -lpf
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/Banco_Registro/BR.lpf -c 0 -gui -msgset
     C:/Users/andre/Documents/University/Noveno Semestre/Arquitectura de
     computadoras/Procesador/Banco_Registro/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  06/29/23  20:40:25

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       280 out of  3432 (8%)
      SLICEs as Logic/ROM:     88 out of  3432 (3%)
      SLICEs as RAM:          192 out of  2574 (7%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        560 out of  6864 (8%)
      Number used as logic LUTs:        176
      Number used as distributed RAM:   384
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 49 + 4(JTAG) out of 115 (46%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

                                    Page 1




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Design Summary (cont)
---------------------
     Net WE_c: 128 loads, 128 rising, 0 falling (Driver: PIO WE )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net RR1_c[0]: 128 loads
     Net RR1_c[1]: 128 loads
     Net RR1_c[2]: 128 loads
     Net RR1_c[3]: 128 loads
     Net RR2_c[0]: 128 loads
     Net RR2_c[1]: 128 loads
     Net RR2_c[2]: 128 loads
     Net RR2_c[3]: 128 loads
     Net RR1_c[7]: 64 loads
     Net RR2_c[7]: 64 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| RD1[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WE                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD2[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[7]              | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| RD1[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RD1[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WD[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[7]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[6]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[5]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[4]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[2]              | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| RR2[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR2[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[7]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[6]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[5]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[4]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RR1[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------

/mem_1_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_10:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_105:
    EBRs: 0
    RAM SLICEs: 3

                                    Page 4




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_11:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_110:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_117:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_122:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_129:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_13:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_134:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_15:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_16:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0

                                    Page 5




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
    PFU Registers: 0
/mem_1_ram_17:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_18:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_19:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_20:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_21:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_22:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_23:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_24:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

                                    Page 6




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
/mem_1_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_7:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_1_ram_9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_10:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_105:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_11:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_110:

                                    Page 7




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_117:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_122:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_129:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_13:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_134:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_15:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_16:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_17:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_18:
    EBRs: 0

                                    Page 8




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_19:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_20:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_21:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_22:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_23:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_24:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_6:
    EBRs: 0
    RAM SLICEs: 3

                                    Page 9




Design:  BancoRegistro                                 Date:  06/29/23  20:40:25

Memory Usage (cont)
-------------------
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_7:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/mem_ram_9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB
        






























                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
