// Seed: 228403549
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2
);
  tri0 id_4;
  assign id_2 = id_4;
  assign id_0 = (id_4);
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    input supply1 id_4,
    output logic id_5,
    input logic id_6,
    output tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input logic id_10
);
  assign id_3 = 1'b0;
  always @(posedge "" or posedge 1) begin
    id_5 = #1{id_6, id_10};
  end
  wire id_12;
  module_0(
      id_0, id_4, id_2
  );
  wire id_13;
endmodule
