
---------- Begin Simulation Statistics ----------
final_tick                               899699345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 838699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781784                       # Number of bytes of host memory used
host_op_rate                                  1394120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   596.16                       # Real time elapsed on the host
host_tick_rate                             1509152756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     831121100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.899699                       # Number of seconds simulated
sim_ticks                                899699345000                       # Number of ticks simulated
system.cpu.Branches                          66664167                       # Number of branches fetched
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     831121100                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1799398690                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1799398690                       # Number of busy cycles
system.cpu.num_cc_register_reads            373632692                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           333015377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     46107782                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               21100525                       # Number of float alu accesses
system.cpu.num_fp_insts                      21100525                       # number of float instructions
system.cpu.num_fp_register_reads             12574514                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            11264523                       # number of times the floating registers were written
system.cpu.num_func_calls                    14439636                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             827568071                       # Number of integer alu accesses
system.cpu.num_int_insts                    827568071                       # number of integer instructions
system.cpu.num_int_register_reads          1728651091                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707579396                       # number of times the integer registers were written
system.cpu.num_load_insts                   139882467                       # Number of load instructions
system.cpu.num_mem_refs                     203443417                       # number of memory refs
system.cpu.num_store_insts                   63560950                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2039121      0.25%      0.25% # Class of executed instruction
system.cpu.op_class::IntAlu                 613379629     73.80%     74.05% # Class of executed instruction
system.cpu.op_class::IntMult                  2710341      0.33%     74.37% # Class of executed instruction
system.cpu.op_class::IntDiv                   8137942      0.98%     75.35% # Class of executed instruction
system.cpu.op_class::FloatAdd                  249228      0.03%     75.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::SimdAlu                   422941      0.05%     75.43% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.43% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                  167536      0.02%     75.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              162309      0.02%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 853      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              273841      0.03%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 748      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              86590      0.01%     75.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                114      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::MemRead                130074244     15.65%     91.17% # Class of executed instruction
system.cpu.op_class::MemWrite                53912978      6.49%     97.66% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9808223      1.18%     98.84% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            9647972      1.16%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  831125228                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        101813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2003625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4008274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    203639095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        203639095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    203639236                       # number of overall hits
system.cpu.dcache.overall_hits::total       203639236                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1687516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1687516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1687651                       # number of overall misses
system.cpu.dcache.overall_misses::total       1687651                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26426572500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26426572500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26426572500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26426572500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    205326611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    205326611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    205326887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    205326887                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008219                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008219                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008219                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15660.042631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15660.042631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15658.789939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15658.789939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1554833                       # number of writebacks
system.cpu.dcache.writebacks::total           1554833                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1687516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1687516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1687651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1687651                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24739057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24739057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24746564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24746564500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14660.043223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14660.043223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14663.318719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14663.318719                       # average overall mshr miss latency
system.cpu.dcache.replacements                1687138                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    139806679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       139806679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1014932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1014932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13729409000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13729409000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    140821611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    140821611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13527.417600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13527.417600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1014932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1014932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12714477000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12714477000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12527.417600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12527.417600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63832416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63832416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       672584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       672584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12697163500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12697163500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     64505000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64505000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18878.182502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18878.182502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       672584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       672584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12024580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12024580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17878.183989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17878.183989                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.959821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           205326886                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1687650                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.664377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.959821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         412341424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        412341424                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   140821969                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64508875                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        247894                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         96823                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    666163279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        666163279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    666163279                       # number of overall hits
system.cpu.icache.overall_hits::total       666163279                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       316999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         316999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       316999                       # number of overall misses
system.cpu.icache.overall_misses::total        316999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4423156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4423156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4423156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4423156000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    666480278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    666480278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    666480278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    666480278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000476                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000476                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13953.217518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13953.217518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13953.217518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13953.217518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       316487                       # number of writebacks
system.cpu.icache.writebacks::total            316487                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       316999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       316999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       316999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       316999                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4106157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4106157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4106157000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4106157000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000476                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12953.217518                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12953.217518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12953.217518                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12953.217518                       # average overall mshr miss latency
system.cpu.icache.replacements                 316487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    666163279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       666163279                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       316999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        316999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4423156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4423156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    666480278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    666480278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13953.217518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13953.217518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       316999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       316999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4106157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4106157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12953.217518                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12953.217518                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.889649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           666480278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            316999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2102.468077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.889649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1333277555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1333277555                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   666480368                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 899699345000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               312645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1624713                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1937358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              312645                       # number of overall hits
system.l2.overall_hits::.cpu.data             1624713                       # number of overall hits
system.l2.overall_hits::total                 1937358                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62937                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67291                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4354                       # number of overall misses
system.l2.overall_misses::.cpu.data             62937                       # number of overall misses
system.l2.overall_misses::total                 67291                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4925657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5270932000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345274500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4925657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5270932000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           316999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1687650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2004649                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          316999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1687650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2004649                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.013735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033567                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.013735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033567                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79300.528250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78263.302986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78330.415657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79300.528250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78263.302986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78330.415657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29921                       # number of writebacks
system.l2.writebacks::total                     29921                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301734500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4296287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4598022000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301734500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4296287500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4598022000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.013735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.037293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.013735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.037293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033567                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69300.528250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68263.302986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68330.415657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69300.528250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68263.302986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68330.415657                       # average overall mshr miss latency
system.l2.replacements                          34717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1554833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1554833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1554833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1554833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       316487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           316487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       316487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       316487                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            614181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                614181                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58402                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4563286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4563286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        672583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            672583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.086832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.086832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78135.791582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78135.791582                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3979266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3979266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.086832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.086832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68135.791582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68135.791582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         312645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             312645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       316999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         316999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.013735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79300.528250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79300.528250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.013735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69300.528250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69300.528250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1010532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1010532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    362371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    362371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1015067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1015067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.004468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79905.402426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79905.402426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    317021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    317021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69905.402426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69905.402426                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32222.457728                       # Cycle average of tags in use
system.l2.tags.total_refs                     4008273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.395021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.193145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2110.530155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30007.734429                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.915763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983351                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32133669                       # Number of tag accesses
system.l2.tags.data_accesses                 32133669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1730                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1730                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              394860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29921                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67291                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29921                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29921                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.886127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.450106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    622.352895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1728     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1730                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.280347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.253162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              612     35.38%     35.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.68%     37.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1082     62.54%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.35%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1730                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4306624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1914944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  897520700500                       # Total gap between requests
system.mem_ctrls.avgGap                    9232612.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4027520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1913280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 309721.243600549700                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4476517.652683185413                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2126577.073366658762                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4354                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62937                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29921                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123799500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1727604250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21655628841750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28433.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27449.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 723760196.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4027968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4306624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1914944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1914944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62937                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          67291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        29921                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         29921                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       309721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4477016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4786737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       309721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       309721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2128427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2128427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2128427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       309721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4477016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6915163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                67284                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               29895                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1892                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               589828750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             336420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1851403750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8766.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27516.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               51891                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13852                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        31436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.845018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.801541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.951647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14776     47.00%     47.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11029     35.08%     82.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1406      4.47%     86.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          770      2.45%     89.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          900      2.86%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          493      1.57%     93.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          248      0.79%     94.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.69%     94.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        31436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4306176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1913280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.786239                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.126577                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       112883400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        59998950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      244130880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      79088220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 71021037360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19495357740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 329067405120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  420079901670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.911423                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 855306871750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  30042740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14349733250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       111569640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59300670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      236276880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      76963680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 71021037360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19556342610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 329016049440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  420077540280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.908799                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 855173361000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  30042740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14483244000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29921                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4601                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58402                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8889                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       169104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       169104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 169104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67291                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           221833500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357500000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1332066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1584754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       316487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           672583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          672583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        316999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1015067                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       950485                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5062438                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               6012923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     40543104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    207518912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              248062016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           34717                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1914944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2039366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2039170     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2039366                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 899699345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3875457000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         475498500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2531475000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
