

================================================================
== Vivado HLS Report for 'pool_layer2'
================================================================
* Date:           Wed Apr 25 19:19:23 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11169|  11169|  11169|  11169|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  11168|  11168|       698|          -|          -|    16|    no    |
        | + Loop 1.1              |    696|    696|       116|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1          |    114|    114|        19|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	5  / (tmp_7)
	3  / (!tmp_7)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond2)
	4  / (exitcond2)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit3" [nnet/solution1/nnet.cpp:86]

 <State 2> : 1.78ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%channel = phi i5 [ 0, %0 ], [ %channel_1, %.loopexit3.loopexit ]"
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %channel, -16" [nnet/solution1/nnet.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%channel_1 = add i5 %channel, 1" [nnet/solution1/nnet.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader15.preheader" [nnet/solution1/nnet.cpp:86]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast2 = zext i5 %channel to i13" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %channel to i11" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader15" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:97]

 <State 3> : 3.49ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %3 ], [ 0, %.preheader15.preheader ]"
ST_3 : Operation 21 [1/1] (1.30ns)   --->   "%tmp_2 = icmp ult i4 %i, -4" [nnet/solution1/nnet.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader14.preheader, label %.loopexit3.loopexit" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %i to i8" [nnet/solution1/nnet.cpp:90]
ST_3 : Operation 25 [1/1] (3.49ns)   --->   "%tmp = mul i8 %tmp_3_cast, 13" [nnet/solution1/nnet.cpp:90]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5, i3 0)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp_s to i7" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_5, i1 false)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_1 to i7" [nnet/solution1/nnet.cpp:94]
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%tmp_3 = sub i7 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader14" [nnet/solution1/nnet.cpp:88]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit3"

 <State 4> : 5.17ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_1, %2 ], [ 0, %.preheader14.preheader ]"
ST_4 : Operation 35 [1/1] (1.30ns)   --->   "%tmp_7 = icmp ult i4 %j, -4" [nnet/solution1/nnet.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %3" [nnet/solution1/nnet.cpp:88]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %j to i8" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%tmp_6 = add i8 %tmp, %tmp_8_cast" [nnet/solution1/nnet.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %tmp_6, i32 1, i32 7)" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_8, i5 %channel)" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12 = zext i12 %tmp_10 to i64" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_12" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%max_V = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 2" [nnet/solution1/nnet.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader15" [nnet/solution1/nnet.cpp:87]

 <State 5> : 5.02ns
ST_5 : Operation 47 [1/2] (3.25ns)   --->   "%max_V = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_5 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.cpp:91]

 <State 6> : 7.10ns
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%max_V1 = phi i24 [ %max_V, %1 ], [ %max_V_s, %.loopexit.loopexit ]"
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %1 ], [ %k_1, %.loopexit.loopexit ]"
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%k_cast2 = zext i2 %k to i4" [nnet/solution1/nnet.cpp:91]
ST_6 : Operation 52 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %k, -2" [nnet/solution1/nnet.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_6 : Operation 54 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [nnet/solution1/nnet.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.preheader" [nnet/solution1/nnet.cpp:91]
ST_6 : Operation 56 [1/1] (1.73ns)   --->   "%tmp_9 = add i4 %k_cast2, %i" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp_9 to i8" [nnet/solution1/nnet.cpp:93]
ST_6 : Operation 58 [1/1] (3.49ns)   --->   "%tmp_16 = mul i8 %tmp_cast, 13" [nnet/solution1/nnet.cpp:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:92]
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %j, i32 1, i32 3)" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %tmp_13 to i7" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 62 [1/1] (1.87ns)   --->   "%tmp_14 = add i7 %tmp_3, %tmp_6_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_14, i4 0)" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 64 [1/1] (1.97ns)   --->   "%tmp_15 = add i11 %tmp_24_cast, %tmp_1_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i11 %tmp_15 to i64" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_25_cast" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i24 %max_V1, i24* %output_V_addr, align 4" [nnet/solution1/nnet.cpp:94]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_6 : Operation 68 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, 2" [nnet/solution1/nnet.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader14" [nnet/solution1/nnet.cpp:88]

 <State 7> : 5.65ns
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%max_V_s = phi i24 [ %max_V1, %.preheader.preheader ], [ %max_V_1, %._crit_edge ]"
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%l = phi i2 [ 0, %.preheader.preheader ], [ %l_1, %._crit_edge ]"
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%l_cast1 = zext i2 %l to i4" [nnet/solution1/nnet.cpp:92]
ST_7 : Operation 73 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %l, -2" [nnet/solution1/nnet.cpp:92]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_7 : Operation 75 [1/1] (1.56ns)   --->   "%l_1 = add i2 %l, 1" [nnet/solution1/nnet.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [nnet/solution1/nnet.cpp:92]
ST_7 : Operation 77 [1/1] (1.73ns)   --->   "%tmp_4 = add i4 %l_cast1, %j" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i4 %tmp_4 to i8" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 79 [1/1] (1.91ns)   --->   "%tmp_17 = add i8 %tmp_16, %tmp_10_cast" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_17, i4 0)" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i12 %tmp_18 to i13" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 82 [1/1] (1.99ns)   --->   "%tmp_19 = add i13 %tmp_29_cast, %tmp_1_cast2" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 8> : 3.25ns
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i13 %tmp_19 to i64" [nnet/solution1/nnet.cpp:93]
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_30_cast" [nnet/solution1/nnet.cpp:93]
ST_8 : Operation 86 [2/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr_1, align 4" [nnet/solution1/nnet.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>

 <State 9> : 7.08ns
ST_9 : Operation 87 [1/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr_1, align 4" [nnet/solution1/nnet.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_9 : Operation 88 [1/1] (2.45ns)   --->   "%tmp_11 = icmp sgt i24 %image_V_load, %max_V_s" [nnet/solution1/nnet.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.37ns)   --->   "%max_V_1 = select i1 %tmp_11, i24 %image_V_load, i24 %max_V_s" [nnet/solution1/nnet.cpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:92]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('channel') with incoming values : ('channel', nnet/solution1/nnet.cpp:86) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('channel') with incoming values : ('channel', nnet/solution1/nnet.cpp:86) [5]  (0 ns)
	'add' operation ('channel', nnet/solution1/nnet.cpp:86) [8]  (1.78 ns)

 <State 3>: 3.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet/solution1/nnet.cpp:87) [15]  (0 ns)
	'mul' operation ('tmp', nnet/solution1/nnet.cpp:90) [21]  (3.49 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', nnet/solution1/nnet.cpp:88) [30]  (0 ns)
	'add' operation ('tmp_6', nnet/solution1/nnet.cpp:90) [36]  (1.92 ns)
	'getelementptr' operation ('image_V_addr', nnet/solution1/nnet.cpp:90) [40]  (0 ns)
	'load' operation ('max.V', nnet/solution1/nnet.cpp:90) on array 'image_V' [41]  (3.25 ns)

 <State 5>: 5.02ns
The critical path consists of the following:
	'load' operation ('max.V', nnet/solution1/nnet.cpp:90) on array 'image_V' [41]  (3.25 ns)
	multiplexor before 'phi' operation ('max.V') with incoming values : ('max.V', nnet/solution1/nnet.cpp:90) ('max.V', nnet/solution1/nnet.cpp:93) [44]  (1.77 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'add' operation ('tmp_14', nnet/solution1/nnet.cpp:94) [82]  (1.87 ns)
	'add' operation ('tmp_15', nnet/solution1/nnet.cpp:94) [84]  (1.98 ns)
	'getelementptr' operation ('output_V_addr', nnet/solution1/nnet.cpp:94) [86]  (0 ns)
	'store' operation (nnet/solution1/nnet.cpp:94) of variable 'max.V' on array 'output_V' [87]  (3.25 ns)

 <State 7>: 5.65ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('l', nnet/solution1/nnet.cpp:92) [58]  (0 ns)
	'add' operation ('tmp_4', nnet/solution1/nnet.cpp:93) [65]  (1.74 ns)
	'add' operation ('tmp_17', nnet/solution1/nnet.cpp:93) [67]  (1.92 ns)
	'add' operation ('tmp_19', nnet/solution1/nnet.cpp:93) [70]  (2 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('image_V_addr_1', nnet/solution1/nnet.cpp:93) [72]  (0 ns)
	'load' operation ('image_V_load', nnet/solution1/nnet.cpp:93) on array 'image_V' [73]  (3.25 ns)

 <State 9>: 7.08ns
The critical path consists of the following:
	'load' operation ('image_V_load', nnet/solution1/nnet.cpp:93) on array 'image_V' [73]  (3.25 ns)
	'icmp' operation ('tmp_11', nnet/solution1/nnet.cpp:93) [74]  (2.45 ns)
	'select' operation ('max.V', nnet/solution1/nnet.cpp:93) [75]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
