

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_47_1_proc1'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |      265|      265|        26|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 16, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 29 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [matrix_multiply_16x16.cpp:34]   --->   Operation 32 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln47 = br void %new.header" [matrix_multiply_16x16.cpp:47]   --->   Operation 34 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc"   --->   Operation 35 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_a_addr = getelementptr i8 %gmem_a, i64 %A_read" [matrix_multiply_16x16.cpp:47]   --->   Operation 36 'getelementptr' 'gmem_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %first_iter_0, void %for.inc, void %for.first.iter.for.inc" [matrix_multiply_16x16.cpp:47]   --->   Operation 37 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 38 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 38 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 39 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 39 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 40 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 40 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 41 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 41 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 42 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 42 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 43 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 43 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 44 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 44 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 45 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 256" [matrix_multiply_16x16.cpp:47]   --->   Operation 45 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [matrix_multiply_16x16.cpp:47]   --->   Operation 46 'br' 'br_ln47' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 47 [1/1] (3.65ns)   --->   "%gmem_a_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 47 'read' 'gmem_a_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 48 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 48 'read' 'gmem_a_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 49 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 49 'read' 'gmem_a_addr_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 50 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 50 'read' 'gmem_a_addr_read_3' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 51 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 51 'read' 'gmem_a_addr_read_4' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 52 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 52 'read' 'gmem_a_addr_read_5' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [matrix_multiply_16x16.cpp:47]   --->   Operation 53 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 54 'read' 'gmem_a_addr_read_6' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 55 [1/1] (0.70ns)   --->   "%i = add i4 %i1_load, i4 1" [matrix_multiply_16x16.cpp:47]   --->   Operation 55 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 56 [1/1] (0.70ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i1_load, i4 15" [matrix_multiply_16x16.cpp:47]   --->   Operation 56 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln47 = store i4 %i, i4 %i1" [matrix_multiply_16x16.cpp:47]   --->   Operation 57 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %new.header, void %VITIS_LOOP_57_3.exitStub" [matrix_multiply_16x16.cpp:47]   --->   Operation 58 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 59 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 59 'read' 'gmem_a_addr_read_7' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 60 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 60 'read' 'gmem_a_addr_read_8' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 61 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 61 'read' 'gmem_a_addr_read_9' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 62 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 62 'read' 'gmem_a_addr_read_10' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 63 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 63 'read' 'gmem_a_addr_read_11' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 64 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 64 'read' 'gmem_a_addr_read_12' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 65 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 65 'read' 'gmem_a_addr_read_13' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 66 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 66 'read' 'gmem_a_addr_read_14' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 67 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_15 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_16x16.cpp:50]   --->   Operation 67 'read' 'gmem_a_addr_read_15' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.40>
ST_26 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_16x16.cpp:50]   --->   Operation 68 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [matrix_multiply_16x16.cpp:50]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matrix_multiply_16x16.cpp:47]   --->   Operation 70 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "%row_a = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_a_addr_read_15, i8 %gmem_a_addr_read_14, i8 %gmem_a_addr_read_13, i8 %gmem_a_addr_read_12, i8 %gmem_a_addr_read_11, i8 %gmem_a_addr_read_10, i8 %gmem_a_addr_read_9, i8 %gmem_a_addr_read_8, i8 %gmem_a_addr_read_7, i8 %gmem_a_addr_read_6, i8 %gmem_a_addr_read_5, i8 %gmem_a_addr_read_4, i8 %gmem_a_addr_read_3, i8 %gmem_a_addr_read_2, i8 %gmem_a_addr_read_1, i8 %gmem_a_addr_read" [matrix_multiply_16x16.cpp:50]   --->   Operation 71 'bitconcatenate' 'row_a' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (1.40ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %a_stream, i128 %row_a" [matrix_multiply_16x16.cpp:52]   --->   Operation 72 'write' 'write_ln52' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_26 : Operation 73 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('first_iter_0') [11]  (0.387 ns)
	'phi' operation 1 bit ('first_iter_0') [11]  (0.000 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:47) on port 'gmem_a' (matrix_multiply_16x16.cpp:47) [15]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [22]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_1', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [23]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_2', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [24]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_3', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [25]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_4', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [26]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_5', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [27]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_6', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [28]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_7', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [29]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_8', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [30]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_9', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [31]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_10', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [32]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_11', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [33]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_12', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [34]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_13', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [35]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_14', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [36]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_15', matrix_multiply_16x16.cpp:50) on port 'gmem_a' (matrix_multiply_16x16.cpp:50) [37]  (3.650 ns)

 <State 26>: 1.405ns
The critical path consists of the following:
	fifo write operation ('write_ln52', matrix_multiply_16x16.cpp:52) on port 'a_stream' (matrix_multiply_16x16.cpp:52) [39]  (1.405 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
