<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn180213144819"></A><B><U><big>pn180213144819</big></U></B>
#Start recording tcl command: 2/13/2018 13:37:18
#Project Location: C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation/usb_1p1_demo.ldf"
prj_src remove "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation/usb_1p1_demo/usb_1p1_demo.xcf"
prj_run Export -impl usb_1p1_demo -task Jedecgen -forceAll
prj_run Export -impl usb_1p1_demo -task Jedecgen
launch_synplify_prj usb_1p1_demo
prj_run Export -impl usb_1p1_demo -task Jedecgen
#Stop recording: 2/13/2018 14:48:19



<A name="pn180213152854"></A><B><U><big>pn180213152854</big></U></B>
#Start recording tcl command: 2/13/2018 15:19:02
#Project Location: C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation/usb_1p1_demo.ldf"
launch_synplify_prj usb_1p1_demo
#Stop recording: 2/13/2018 15:28:54



<A name="pn180214083238"></A><B><U><big>pn180214083238</big></U></B>
#Start recording tcl command: 2/13/2018 15:51:48
#Project Location: C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_12_10_13/USB_DEMO/implementation/usb_1p1_demo.ldf"
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen
launch_synplify_prj usb_1p1_demo
prj_run Export -impl usb_1p1_demo -task Jedecgen -forceAll
prj_project save
#Stop recording: 2/14/2018 08:32:38



<A name="pn180306134754"></A><B><U><big>pn180306134754</big></U></B>
#Start recording tcl command: 3/6/2018 12:53:14
#Project Location: C:/projects/projects/USB to SPI Master Design/USB_Project/USB_2_14_18/USB_DEMO_XO3_BoB/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_2_14_18/USB_DEMO_XO3_BoB/implementation/usb_1p1_demo.ldf"
prj_dev set -part LCMXO3LF-6900C-6BG256C
prj_run Map -impl usb_1p1_demo -forceAll
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen -forceAll
prj_run Map -impl usb_1p1_demo -forceAll
launch_synplify_prj usb_1p1_demo
#Stop recording: 3/6/2018 13:47:54



<A name="pn180309131809"></A><B><U><big>pn180309131809</big></U></B>
#Start recording tcl command: 3/9/2018 13:17:45
#Project Location: C:/projects/projects/USB to SPI Master Design/USB_Project/USB_2_14_18/USB_DEMO_XO3_BoB/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects/projects/USB to SPI Master Design/USB_Project/USB_2_14_18/USB_DEMO_XO3_BoB/implementation/usb_1p1_demo.ldf"
prj_run Map -impl usb_1p1_demo
#Stop recording: 3/9/2018 13:18:09



<A name="pn180309135205"></A><B><U><big>pn180309135205</big></U></B>
#Start recording tcl command: 3/9/2018 13:20:48
#Project Location: C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/implementation; Project name: usb_1p1_demo
prj_project open "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/implementation/usb_1p1_demo.ldf"
prj_run Export -impl usb_1p1_demo -task Jedecgen -forceAll
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_tx_phy.vhd"
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_phy.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_rx_phy_60MHz.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_tx_phy.vhd"
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_transact.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_control.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_init.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_packet.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_pkg.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_serial.vhd"
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_2upper.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_fs_port.vhd"
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/cores/pll_60MHz.ipx"
prj_src remove "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/pll_60MHz.vhd"
prj_src exclude "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_phy.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_rx_phy_60MHz.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_tx_phy.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_control.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_init.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_packet.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_pkg.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_serial.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_transact.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_2upper.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_fs_port.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/cores/pll_60MHz.ipx"
prj_run Synthesis -impl usb_1p1_demo
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_2_spi_top_lat_bb.vhd"
prj_run Synthesis -impl usb_1p1_demo -task Synplify_Synthesis
launch_synplify_prj usb_1p1_demo
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_2_spi.vhd"
prj_run Synthesis -impl usb_1p1_demo -task Synplify_Synthesis
launch_synplify_prj usb_1p1_demo
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_fs_port.vhd"
prj_run Synthesis -impl usb_1p1_demo -task Synplify_Synthesis
launch_synplify_prj usb_1p1_demo
prj_src add "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/spi_master/spi_master.vhd"
prj_run Synthesis -impl usb_1p1_demo -task Synplify_Synthesis
prj_run Map -impl usb_1p1_demo
prj_run Export -impl usb_1p1_demo -task Jedecgen
prj_run Export -impl usb_1p1_demo -task Jedecgen
launch_synplify_prj usb_1p1_demo
prj_run Export -impl usb_1p1_demo -task Jedecgen -forceAll
prj_src remove "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_phy.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_rx_phy_60MHz.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_phy/usb_tx_phy.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_control.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_init.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_packet.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_pkg.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_serial.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_serial/usb_transact.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_2upper.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/usb_top/usb_fs_port.vhd" "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/soucre/cores/pll_60MHz.ipx"
prj_project save
#Stop recording: 3/9/2018 13:52:05



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
