#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13261aea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132613630 .scope module, "tb_resnet18_block" "tb_resnet18_block" 3 17;
 .timescale -9 -12;
P_0x132604b10 .param/l "CLK" 0 3 23, +C4<00000000000000000000000000001010>;
P_0x132604b50 .param/l "DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000010000>;
P_0x132604b90 .param/l "LANES" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x132604bd0 .param/l "SRAM_ADDR_W" 0 3 22, +C4<00000000000000000000000000010100>;
P_0x132604c10 .param/l "VOP_ADD" 1 3 61, C4<00000001>;
P_0x132604c50 .param/l "VOP_MUL" 1 3 62, C4<00000011>;
P_0x132604c90 .param/l "VOP_RELU" 1 3 63, C4<00010000>;
P_0x132604cd0 .param/l "VREG_COUNT" 0 3 21, +C4<00000000000000000000000000100000>;
v0x6000027acbd0_0 .var "clk", 0 0;
v0x6000027acc60_0 .var "cmd", 127 0;
v0x6000027accf0_0 .net "cmd_done", 0 0, L_0x600003eacb60;  1 drivers
v0x6000027acd80_0 .net "cmd_ready", 0 0, L_0x6000024a9ea0;  1 drivers
v0x6000027ace10_0 .var "cmd_valid", 0 0;
v0x6000027acea0_0 .var/i "errors", 31 0;
v0x6000027acf30_0 .var/s "expected", 15 0;
v0x6000027acfc0_0 .var/i "i", 31 0;
v0x6000027ad050_0 .var "rst_n", 0 0;
v0x6000027ad0e0_0 .net "sram_addr", 19 0, L_0x600003ead260;  1 drivers
v0x6000027ad170_0 .var "sram_rdata", 127 0;
v0x6000027ad200_0 .net "sram_re", 0 0, L_0x600003ead1f0;  1 drivers
v0x6000027ad290_0 .var "sram_ready", 0 0;
v0x6000027ad320_0 .net "sram_wdata", 127 0, L_0x600003ead2d0;  1 drivers
v0x6000027ad3b0_0 .net "sram_we", 0 0, L_0x600003ead180;  1 drivers
v0x6000027ad440_0 .var/s "val", 15 0;
S_0x1326137a0 .scope module, "dut" "vector_unit" 3 45, 4 17 0, S_0x132613630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 128 "sram_wdata";
    .port_info 8 /INPUT 128 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x132824200 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x132824240 .param/l "LANES" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x132824280 .param/l "REDUCE_STAGES" 1 4 201, +C4<00000000000000000000000000000011>;
P_0x1328242c0 .param/l "SRAM_ADDR_W" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x132824300 .param/l "S_DECODE" 1 4 112, C4<001>;
P_0x132824340 .param/l "S_DONE" 1 4 117, C4<110>;
P_0x132824380 .param/l "S_EXECUTE" 1 4 113, C4<010>;
P_0x1328243c0 .param/l "S_IDLE" 1 4 111, C4<000>;
P_0x132824400 .param/l "S_MEM_WAIT" 1 4 114, C4<011>;
P_0x132824440 .param/l "S_REDUCE" 1 4 115, C4<100>;
P_0x132824480 .param/l "S_WRITEBACK" 1 4 116, C4<101>;
P_0x1328244c0 .param/l "VOP_ADD" 1 4 78, C4<00000001>;
P_0x132824500 .param/l "VOP_BCAST" 1 4 92, C4<00110010>;
P_0x132824540 .param/l "VOP_GELU" 1 4 83, C4<00010001>;
P_0x132824580 .param/l "VOP_LOAD" 1 4 90, C4<00110000>;
P_0x1328245c0 .param/l "VOP_MADD" 1 4 81, C4<00000100>;
P_0x132824600 .param/l "VOP_MAX" 1 4 88, C4<00100001>;
P_0x132824640 .param/l "VOP_MIN" 1 4 89, C4<00100010>;
P_0x132824680 .param/l "VOP_MOV" 1 4 93, C4<00110011>;
P_0x1328246c0 .param/l "VOP_MUL" 1 4 80, C4<00000011>;
P_0x132824700 .param/l "VOP_RELU" 1 4 82, C4<00010000>;
P_0x132824740 .param/l "VOP_SIGMOID" 1 4 85, C4<00010011>;
P_0x132824780 .param/l "VOP_SILU" 1 4 84, C4<00010010>;
P_0x1328247c0 .param/l "VOP_STORE" 1 4 91, C4<00110001>;
P_0x132824800 .param/l "VOP_SUB" 1 4 79, C4<00000010>;
P_0x132824840 .param/l "VOP_SUM" 1 4 87, C4<00100000>;
P_0x132824880 .param/l "VOP_TANH" 1 4 86, C4<00010100>;
P_0x1328248c0 .param/l "VOP_ZERO" 1 4 94, C4<00110100>;
P_0x132824900 .param/l "VREG_COUNT" 0 4 20, +C4<00000000000000000000000000100000>;
L_0x600003eaca80 .functor BUFZ 128, L_0x6000024a9c20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003eacaf0 .functor BUFZ 128, L_0x6000024a9d60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003eacb60 .functor BUFZ 1, v0x6000027ab2a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003ead260 .functor BUFZ 20, v0x6000027abb10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003ead2d0 .functor BUFZ 128, v0x6000027abe70_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003ead180 .functor BUFZ 1, v0x6000027ac000_0, C4<0>, C4<0>, C4<0>;
L_0x600003ead1f0 .functor BUFZ 1, v0x6000027abcc0_0, C4<0>, C4<0>, C4<0>;
v0x6000027aa910_0 .net *"_ivl_32", 127 0, L_0x6000024a9c20;  1 drivers
v0x6000027aa9a0_0 .net *"_ivl_34", 6 0, L_0x6000024a9cc0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027aaa30_0 .net *"_ivl_37", 1 0, L_0x138088010;  1 drivers
v0x6000027aaac0_0 .net *"_ivl_40", 127 0, L_0x6000024a9d60;  1 drivers
v0x6000027aab50_0 .net *"_ivl_42", 6 0, L_0x6000024a9e00;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027aabe0_0 .net *"_ivl_45", 1 0, L_0x138088058;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000027aac70_0 .net/2u *"_ivl_48", 2 0, L_0x1380880a0;  1 drivers
v0x6000027aad00_0 .var "addr_reg", 19 0;
v0x6000027aad90_0 .var "alu_result", 127 0;
v0x6000027aae20_0 .net "clk", 0 0, v0x6000027acbd0_0;  1 drivers
v0x6000027aaeb0_0 .net "cmd", 127 0, v0x6000027acc60_0;  1 drivers
v0x6000027aaf40_0 .net "cmd_done", 0 0, L_0x600003eacb60;  alias, 1 drivers
v0x6000027aafd0_0 .net "cmd_ready", 0 0, L_0x6000024a9ea0;  alias, 1 drivers
v0x6000027ab060_0 .var "cmd_reg", 127 0;
v0x6000027ab0f0_0 .net "cmd_valid", 0 0, v0x6000027ace10_0;  1 drivers
v0x6000027ab180_0 .net "count", 15 0, L_0x6000024a9b80;  1 drivers
v0x6000027ab210_0 .var "count_reg", 15 0;
v0x6000027ab2a0_0 .var "done_reg", 0 0;
v0x6000027ab330_0 .var "elem_count", 15 0;
v0x6000027ab3c0_0 .net "imm", 15 0, L_0x6000024a9900;  1 drivers
v0x6000027ab450_0 .var "imm_reg", 15 0;
v0x6000027ab4e0_0 .var/i "lane", 31 0;
v0x6000027ab570 .array "lane_a", 7 0;
v0x6000027ab570_0 .net v0x6000027ab570 0, 15 0, L_0x6000024a8000; 1 drivers
v0x6000027ab570_1 .net v0x6000027ab570 1, 15 0, L_0x6000024a8140; 1 drivers
v0x6000027ab570_2 .net v0x6000027ab570 2, 15 0, L_0x6000024a8be0; 1 drivers
v0x6000027ab570_3 .net v0x6000027ab570 3, 15 0, L_0x6000024a8aa0; 1 drivers
v0x6000027ab570_4 .net v0x6000027ab570 4, 15 0, L_0x6000024a8960; 1 drivers
v0x6000027ab570_5 .net v0x6000027ab570 5, 15 0, L_0x6000024a8820; 1 drivers
v0x6000027ab570_6 .net v0x6000027ab570 6, 15 0, L_0x6000024a86e0; 1 drivers
v0x6000027ab570_7 .net v0x6000027ab570 7, 15 0, L_0x6000024a85a0; 1 drivers
v0x6000027ab600 .array "lane_b", 7 0;
v0x6000027ab600_0 .net v0x6000027ab600 0, 15 0, L_0x6000024a80a0; 1 drivers
v0x6000027ab600_1 .net v0x6000027ab600 1, 15 0, L_0x6000024a81e0; 1 drivers
v0x6000027ab600_2 .net v0x6000027ab600 2, 15 0, L_0x6000024a8c80; 1 drivers
v0x6000027ab600_3 .net v0x6000027ab600 3, 15 0, L_0x6000024a8b40; 1 drivers
v0x6000027ab600_4 .net v0x6000027ab600 4, 15 0, L_0x6000024a8a00; 1 drivers
v0x6000027ab600_5 .net v0x6000027ab600 5, 15 0, L_0x6000024a88c0; 1 drivers
v0x6000027ab600_6 .net v0x6000027ab600 6, 15 0, L_0x6000024a8780; 1 drivers
v0x6000027ab600_7 .net v0x6000027ab600 7, 15 0, L_0x6000024a8640; 1 drivers
v0x6000027ab690 .array "lane_result", 7 0, 15 0;
v0x6000027ab720_0 .net "mem_addr", 19 0, L_0x6000024a9ae0;  1 drivers
v0x6000027ab7b0_0 .var "mem_addr_reg", 19 0;
v0x6000027ab840_0 .net "opcode", 7 0, L_0x6000024a8460;  1 drivers
v0x6000027ab8d0_0 .var "reduce_result", 15 0;
v0x6000027ab960 .array "reduce_tree", 31 0, 15 0;
v0x6000027ab9f0_0 .net "rst_n", 0 0, v0x6000027ad050_0;  1 drivers
v0x6000027aba80_0 .net "sram_addr", 19 0, L_0x600003ead260;  alias, 1 drivers
v0x6000027abb10_0 .var "sram_addr_reg", 19 0;
v0x6000027abba0_0 .net "sram_rdata", 127 0, v0x6000027ad170_0;  1 drivers
v0x6000027abc30_0 .net "sram_re", 0 0, L_0x600003ead1f0;  alias, 1 drivers
v0x6000027abcc0_0 .var "sram_re_reg", 0 0;
v0x6000027abd50_0 .net "sram_ready", 0 0, v0x6000027ad290_0;  1 drivers
v0x6000027abde0_0 .net "sram_wdata", 127 0, L_0x600003ead2d0;  alias, 1 drivers
v0x6000027abe70_0 .var "sram_wdata_reg", 127 0;
v0x6000027abf00_0 .net "sram_we", 0 0, L_0x600003ead180;  alias, 1 drivers
v0x6000027ac000_0 .var "sram_we_reg", 0 0;
v0x6000027ac090_0 .var/i "stage", 31 0;
v0x6000027ac120_0 .var "state", 2 0;
v0x6000027ac1b0_0 .net "subop", 7 0, L_0x6000024a8500;  1 drivers
v0x6000027ac240_0 .var "subop_reg", 7 0;
v0x6000027ac2d0_0 .net "vd", 4 0, L_0x6000024a9860;  1 drivers
v0x6000027ac360_0 .var "vd_reg", 4 0;
v0x6000027ac3f0 .array "vrf", 31 0, 127 0;
v0x6000027ac480_0 .net "vs1", 4 0, L_0x6000024a99a0;  1 drivers
v0x6000027ac510_0 .net "vs1_data", 127 0, L_0x600003eaca80;  1 drivers
v0x6000027ac5a0_0 .var "vs1_reg", 4 0;
v0x6000027ac630_0 .net "vs2", 4 0, L_0x6000024a9a40;  1 drivers
v0x6000027ac6c0_0 .net "vs2_data", 127 0, L_0x600003eacaf0;  1 drivers
v0x6000027ac750_0 .var "vs2_reg", 4 0;
E_0x6000000b54c0/0 .event negedge, v0x6000027ab9f0_0;
E_0x6000000b54c0/1 .event posedge, v0x6000027aae20_0;
E_0x6000000b54c0 .event/or E_0x6000000b54c0/0, E_0x6000000b54c0/1;
E_0x6000000b5500/0 .event anyedge, v0x6000027ab570_0, v0x6000027ab570_1, v0x6000027ab570_2, v0x6000027ab570_3;
E_0x6000000b5500/1 .event anyedge, v0x6000027ab570_4, v0x6000027ab570_5, v0x6000027ab570_6, v0x6000027ab570_7;
v0x6000027ab960_0 .array/port v0x6000027ab960, 0;
v0x6000027ab960_1 .array/port v0x6000027ab960, 1;
v0x6000027ab960_2 .array/port v0x6000027ab960, 2;
E_0x6000000b5500/2 .event anyedge, v0x6000027ac240_0, v0x6000027ab960_0, v0x6000027ab960_1, v0x6000027ab960_2;
v0x6000027ab960_3 .array/port v0x6000027ab960, 3;
v0x6000027ab960_4 .array/port v0x6000027ab960, 4;
v0x6000027ab960_5 .array/port v0x6000027ab960, 5;
v0x6000027ab960_6 .array/port v0x6000027ab960, 6;
E_0x6000000b5500/3 .event anyedge, v0x6000027ab960_3, v0x6000027ab960_4, v0x6000027ab960_5, v0x6000027ab960_6;
v0x6000027ab960_7 .array/port v0x6000027ab960, 7;
v0x6000027ab960_8 .array/port v0x6000027ab960, 8;
v0x6000027ab960_9 .array/port v0x6000027ab960, 9;
v0x6000027ab960_10 .array/port v0x6000027ab960, 10;
E_0x6000000b5500/4 .event anyedge, v0x6000027ab960_7, v0x6000027ab960_8, v0x6000027ab960_9, v0x6000027ab960_10;
v0x6000027ab960_11 .array/port v0x6000027ab960, 11;
v0x6000027ab960_12 .array/port v0x6000027ab960, 12;
v0x6000027ab960_13 .array/port v0x6000027ab960, 13;
v0x6000027ab960_14 .array/port v0x6000027ab960, 14;
E_0x6000000b5500/5 .event anyedge, v0x6000027ab960_11, v0x6000027ab960_12, v0x6000027ab960_13, v0x6000027ab960_14;
v0x6000027ab960_15 .array/port v0x6000027ab960, 15;
v0x6000027ab960_16 .array/port v0x6000027ab960, 16;
v0x6000027ab960_17 .array/port v0x6000027ab960, 17;
v0x6000027ab960_18 .array/port v0x6000027ab960, 18;
E_0x6000000b5500/6 .event anyedge, v0x6000027ab960_15, v0x6000027ab960_16, v0x6000027ab960_17, v0x6000027ab960_18;
v0x6000027ab960_19 .array/port v0x6000027ab960, 19;
v0x6000027ab960_20 .array/port v0x6000027ab960, 20;
v0x6000027ab960_21 .array/port v0x6000027ab960, 21;
v0x6000027ab960_22 .array/port v0x6000027ab960, 22;
E_0x6000000b5500/7 .event anyedge, v0x6000027ab960_19, v0x6000027ab960_20, v0x6000027ab960_21, v0x6000027ab960_22;
v0x6000027ab960_23 .array/port v0x6000027ab960, 23;
v0x6000027ab960_24 .array/port v0x6000027ab960, 24;
v0x6000027ab960_25 .array/port v0x6000027ab960, 25;
v0x6000027ab960_26 .array/port v0x6000027ab960, 26;
E_0x6000000b5500/8 .event anyedge, v0x6000027ab960_23, v0x6000027ab960_24, v0x6000027ab960_25, v0x6000027ab960_26;
v0x6000027ab960_27 .array/port v0x6000027ab960, 27;
v0x6000027ab960_28 .array/port v0x6000027ab960, 28;
v0x6000027ab960_29 .array/port v0x6000027ab960, 29;
v0x6000027ab960_30 .array/port v0x6000027ab960, 30;
E_0x6000000b5500/9 .event anyedge, v0x6000027ab960_27, v0x6000027ab960_28, v0x6000027ab960_29, v0x6000027ab960_30;
v0x6000027ab960_31 .array/port v0x6000027ab960, 31;
E_0x6000000b5500/10 .event anyedge, v0x6000027ab960_31;
E_0x6000000b5500 .event/or E_0x6000000b5500/0, E_0x6000000b5500/1, E_0x6000000b5500/2, E_0x6000000b5500/3, E_0x6000000b5500/4, E_0x6000000b5500/5, E_0x6000000b5500/6, E_0x6000000b5500/7, E_0x6000000b5500/8, E_0x6000000b5500/9, E_0x6000000b5500/10;
L_0x6000024a8000 .part L_0x600003eaca80, 0, 16;
L_0x6000024a80a0 .part L_0x600003eacaf0, 0, 16;
L_0x6000024a8140 .part L_0x600003eaca80, 16, 16;
L_0x6000024a81e0 .part L_0x600003eacaf0, 16, 16;
L_0x6000024a8be0 .part L_0x600003eaca80, 32, 16;
L_0x6000024a8c80 .part L_0x600003eacaf0, 32, 16;
L_0x6000024a8aa0 .part L_0x600003eaca80, 48, 16;
L_0x6000024a8b40 .part L_0x600003eacaf0, 48, 16;
L_0x6000024a8960 .part L_0x600003eaca80, 64, 16;
L_0x6000024a8a00 .part L_0x600003eacaf0, 64, 16;
L_0x6000024a8820 .part L_0x600003eaca80, 80, 16;
L_0x6000024a88c0 .part L_0x600003eacaf0, 80, 16;
L_0x6000024a86e0 .part L_0x600003eaca80, 96, 16;
L_0x6000024a8780 .part L_0x600003eacaf0, 96, 16;
L_0x6000024a85a0 .part L_0x600003eaca80, 112, 16;
L_0x6000024a8640 .part L_0x600003eacaf0, 112, 16;
L_0x6000024a8460 .part v0x6000027acc60_0, 120, 8;
L_0x6000024a8500 .part v0x6000027acc60_0, 112, 8;
L_0x6000024a9860 .part v0x6000027acc60_0, 107, 5;
L_0x6000024a99a0 .part v0x6000027acc60_0, 102, 5;
L_0x6000024a9a40 .part v0x6000027acc60_0, 97, 5;
L_0x6000024a9900 .part v0x6000027acc60_0, 32, 16;
L_0x6000024a9ae0 .part v0x6000027acc60_0, 76, 20;
L_0x6000024a9b80 .part v0x6000027acc60_0, 48, 16;
L_0x6000024a9c20 .array/port v0x6000027ac3f0, L_0x6000024a9cc0;
L_0x6000024a9cc0 .concat [ 5 2 0 0], v0x6000027ac5a0_0, L_0x138088010;
L_0x6000024a9d60 .array/port v0x6000027ac3f0, L_0x6000024a9e00;
L_0x6000024a9e00 .concat [ 5 2 0 0], v0x6000027ac750_0, L_0x138088058;
L_0x6000024a9ea0 .cmp/eq 3, v0x6000027ac120_0, L_0x1380880a0;
S_0x132618460 .scope generate, "lane_extract[0]" "lane_extract[0]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5540 .param/l "i" 1 4 137, +C4<00>;
v0x6000027ab690_0 .array/port v0x6000027ab690, 0;
v0x6000027ab690_1 .array/port v0x6000027ab690, 1;
v0x6000027ab690_2 .array/port v0x6000027ab690, 2;
v0x6000027ab690_3 .array/port v0x6000027ab690, 3;
E_0x6000000b55c0/0 .event anyedge, v0x6000027ab690_0, v0x6000027ab690_1, v0x6000027ab690_2, v0x6000027ab690_3;
v0x6000027ab690_4 .array/port v0x6000027ab690, 4;
v0x6000027ab690_5 .array/port v0x6000027ab690, 5;
v0x6000027ab690_6 .array/port v0x6000027ab690, 6;
v0x6000027ab690_7 .array/port v0x6000027ab690, 7;
E_0x6000000b55c0/1 .event anyedge, v0x6000027ab690_4, v0x6000027ab690_5, v0x6000027ab690_6, v0x6000027ab690_7;
E_0x6000000b55c0 .event/or E_0x6000000b55c0/0, E_0x6000000b55c0/1;
E_0x6000000b5640/0 .event anyedge, v0x6000027ac240_0, v0x6000027ab570_0, v0x6000027ab570_1, v0x6000027ab570_2;
E_0x6000000b5640/1 .event anyedge, v0x6000027ab570_3, v0x6000027ab570_4, v0x6000027ab570_5, v0x6000027ab570_6;
E_0x6000000b5640/2 .event anyedge, v0x6000027ab570_7, v0x6000027ab600_0, v0x6000027ab600_1, v0x6000027ab600_2;
E_0x6000000b5640/3 .event anyedge, v0x6000027ab600_3, v0x6000027ab600_4, v0x6000027ab600_5, v0x6000027ab600_6;
E_0x6000000b5640/4 .event anyedge, v0x6000027ab600_7, v0x6000027ab450_0;
E_0x6000000b5640 .event/or E_0x6000000b5640/0, E_0x6000000b5640/1, E_0x6000000b5640/2, E_0x6000000b5640/3, E_0x6000000b5640/4;
S_0x1326185d0 .scope generate, "lane_extract[1]" "lane_extract[1]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5680 .param/l "i" 1 4 137, +C4<01>;
S_0x132617750 .scope generate, "lane_extract[2]" "lane_extract[2]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5700 .param/l "i" 1 4 137, +C4<010>;
S_0x1326178c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5780 .param/l "i" 1 4 137, +C4<011>;
S_0x132617a30 .scope generate, "lane_extract[4]" "lane_extract[4]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5840 .param/l "i" 1 4 137, +C4<0100>;
S_0x132613ca0 .scope generate, "lane_extract[5]" "lane_extract[5]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b58c0 .param/l "i" 1 4 137, +C4<0101>;
S_0x132613e10 .scope generate, "lane_extract[6]" "lane_extract[6]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b5940 .param/l "i" 1 4 137, +C4<0110>;
S_0x132613f80 .scope generate, "lane_extract[7]" "lane_extract[7]" 4 137, 4 137 0, S_0x1326137a0;
 .timescale 0 0;
P_0x6000000b59c0 .param/l "i" 1 4 137, +C4<0111>;
S_0x1326142f0 .scope task, "init_vrf" "init_vrf" 3 92, 3 92 0, S_0x132613630;
 .timescale -9 -12;
v0x6000027ac7e0_0 .var/i "k", 31 0;
TD_tb_resnet18_block.init_vrf ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027ac7e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000027ac7e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x6000027ac7e0_0;
    %store/vec4a v0x6000027ac3f0, 4, 0;
    %load/vec4 v0x6000027ac7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027ac7e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x132614460 .scope task, "issue_cmd" "issue_cmd" 3 79, 3 79 0, S_0x132613630;
 .timescale -9 -12;
v0x6000027ac870_0 .var "c", 127 0;
E_0x6000000b5b00 .event posedge, v0x6000027aae20_0;
TD_tb_resnet18_block.issue_cmd ;
    %load/vec4 v0x6000027ac870_0;
    %store/vec4 v0x6000027acc60_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027ace10_0, 0, 1;
    %wait E_0x6000000b5b00;
T_1.2 ;
    %load/vec4 v0x6000027acd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x6000000b5b00;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x6000000b5b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027ace10_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x6000027accf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x6000000b5b00;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x6000000b5b00;
    %end;
S_0x1326145d0 .scope function.vec4.s128, "make_cmd" "make_cmd" 3 66, 3 66 0, S_0x132613630;
 .timescale -9 -12;
; Variable make_cmd is vec4 return value of scope S_0x1326145d0
v0x6000027ac990_0 .var "subop", 7 0;
v0x6000027aca20_0 .var "vd", 4 0;
v0x6000027acab0_0 .var "vs1", 4 0;
v0x6000027acb40_0 .var "vs2", 4 0;
TD_tb_resnet18_block.make_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000027ac990_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000027aca20_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000027acab0_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000027acb40_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %end;
    .scope S_0x132618460;
T_3 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x132618460;
T_4 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1326185d0;
T_5 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1326185d0;
T_6 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x132617750;
T_7 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x132617750;
T_8 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1326178c0;
T_9 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1326178c0;
T_10 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x132617a30;
T_11 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x132617a30;
T_12 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x132613ca0;
T_13 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x132613ca0;
T_14 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x132613e10;
T_15 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x132613e10;
T_16 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x132613f80;
T_17 ;
    %wait E_0x6000000b5640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab600, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x6000027ab450_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027ab690, 4, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x132613f80;
T_18 ;
    %wait E_0x6000000b55c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab690, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027aad90_0, 4, 16;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1326137a0;
T_19 ;
    %wait E_0x6000000b5500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027ab4e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x6000027ab4e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x6000027ab4e0_0;
    %load/vec4a v0x6000027ab570, 4;
    %ix/getv/s 4, v0x6000027ab4e0_0;
    %store/vec4a v0x6000027ab960, 4, 0;
    %load/vec4 v0x6000027ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027ab4e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000027ac090_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x6000027ac090_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027ab4e0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x6000027ab4e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x6000027ac090_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %load/vec4 v0x6000027ac090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027ab960, 4, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %add;
    %load/vec4 v0x6000027ac090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027ab960, 4, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.11, 8;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %jmp/1 T_19.12, 8;
T_19.11 ; End of true expr.
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %jmp/0 T_19.12, 8;
 ; End of false expr.
    %blend;
T_19.12;
    %load/vec4 v0x6000027ac090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027ab960, 4, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.13, 8;
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %jmp/1 T_19.14, 8;
T_19.13 ; End of true expr.
    %load/vec4 v0x6000027ac090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027ab960, 4;
    %jmp/0 T_19.14, 8;
 ; End of false expr.
    %blend;
T_19.14;
    %load/vec4 v0x6000027ac090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027ab4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027ab960, 4, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000027ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027ab4e0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x6000027ac090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027ac090_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ab960, 4;
    %store/vec4 v0x6000027ab8d0_0, 0, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1326137a0;
T_20 ;
    %wait E_0x6000000b54c0;
    %load/vec4 v0x6000027ab9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000027ab060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027ab330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000027aad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027ac000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027abcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027ab2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027ac240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000027ac360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000027ac5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000027ac750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027ab450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000027ab7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027ab210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027ac000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027abcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027ab2a0_0, 0;
    %load/vec4 v0x6000027ac120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v0x6000027ab0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x6000027aaeb0_0;
    %assign/vec4 v0x6000027ab060_0, 0;
    %load/vec4 v0x6000027ac1b0_0;
    %assign/vec4 v0x6000027ac240_0, 0;
    %load/vec4 v0x6000027ac2d0_0;
    %assign/vec4 v0x6000027ac360_0, 0;
    %load/vec4 v0x6000027ac480_0;
    %assign/vec4 v0x6000027ac5a0_0, 0;
    %load/vec4 v0x6000027ac630_0;
    %assign/vec4 v0x6000027ac750_0, 0;
    %load/vec4 v0x6000027ab3c0_0;
    %assign/vec4 v0x6000027ab450_0, 0;
    %load/vec4 v0x6000027ab720_0;
    %assign/vec4 v0x6000027ab7b0_0, 0;
    %load/vec4 v0x6000027ab180_0;
    %assign/vec4 v0x6000027ab210_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
T_20.11 ;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v0x6000027ab210_0;
    %assign/vec4 v0x6000027ab330_0, 0;
    %load/vec4 v0x6000027ab7b0_0;
    %assign/vec4 v0x6000027aad00_0, 0;
    %load/vec4 v0x6000027ac240_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027abcc0_0, 0;
    %load/vec4 v0x6000027ab7b0_0;
    %assign/vec4 v0x6000027abb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027ac000_0, 0;
    %load/vec4 v0x6000027ab7b0_0;
    %assign/vec4 v0x6000027abb10_0, 0;
    %load/vec4 v0x6000027ac510_0;
    %assign/vec4 v0x6000027abe70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.19;
T_20.19 ;
    %pop/vec4 1;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v0x6000027aad90_0;
    %load/vec4 v0x6000027ac360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027ac3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0x6000027abd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %load/vec4 v0x6000027ac240_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_20.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
T_20.23 ;
T_20.20 ;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0x6000027abba0_0;
    %load/vec4 v0x6000027ac360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027ac3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 0, 0, 112;
    %load/vec4 v0x6000027ab8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000027ac360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027ac3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027ab2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027ac120_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x132613630;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027acbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027ad050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027ad290_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x132613630;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x6000027acbd0_0;
    %inv;
    %store/vec4 v0x6000027acbd0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x132613630;
T_23 ;
    %vpi_call/w 3 103 "$display", "\000" {0 0 0};
    %vpi_call/w 3 104 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 105 "$display", "\342\225\221              ResNet-18 Basic Block Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\221      x \342\206\222 BN1 \342\206\222 ReLU \342\206\222 BN2 \342\206\222 (+x) \342\206\222 ReLU \342\206\222 y                 \342\225\221" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 108 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027acc60_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027ace10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027ad050_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027ad050_0, 0, 1;
    %delay 50000, 0;
    %fork TD_tb_resnet18_block.init_vrf, S_0x1326142f0;
    %join;
    %vpi_call/w 3 142 "$display", "[TEST] ResNet Basic Block: BN1 \342\206\222 ReLU \342\206\222 BN2 \342\206\222 (+skip) \342\206\222 ReLU" {0 0 0};
    %vpi_call/w 3 143 "$display", "\000" {0 0 0};
    %vpi_call/w 3 144 "$display", "  Input X = [1, 2, 3, 4, 5, 6, 7, 8]" {0 0 0};
    %vpi_call/w 3 145 "$display", "  BN1: scale=2, bias=0 \342\206\222 2*x" {0 0 0};
    %vpi_call/w 3 146 "$display", "  BN2: scale=1, bias=1 \342\206\222 x+1" {0 0 0};
    %vpi_call/w 3 147 "$display", "  Expected output: 2*x + 1 + x = 3*x + 1" {0 0 0};
    %vpi_call/w 3 148 "$display", "  Expected[0] = 3*1 + 1 = 4" {0 0 0};
    %vpi_call/w 3 149 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000027ac3f0, 4, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000027ac3f0, 4, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000027ac3f0, 4, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.7, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000027ac3f0, 4, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.8 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.9, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000027ac3f0, 4, 5;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %vpi_call/w 3 174 "$display", "[Stage 1] BN1: V3 = 2 * V0 + 0" {0 0 0};
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 181 "$display", "  BN1 output V4[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000027ad440_0, 0, 16;
    %load/vec4 v0x6000027ad440_0;
    %pad/s 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_23.10, 4;
    %vpi_call/w 3 188 "$display", "  PASS: BN1[0] = 2 (2*1)" {0 0 0};
    %jmp T_23.11;
T_23.10 ;
    %vpi_call/w 3 189 "$display", "  FAIL: BN1[0] = %d (expected 2)", v0x6000027ad440_0 {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
T_23.11 ;
    %vpi_call/w 3 194 "$display", "\000" {0 0 0};
    %vpi_call/w 3 195 "$display", "[Stage 2] ReLU1: V5 = ReLU(V4)" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 199 "$display", "  ReLU1 output V5[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call/w 3 208 "$display", "\000" {0 0 0};
    %vpi_call/w 3 209 "$display", "[Stage 3] BN2: V7 = 1 * V5 + 1" {0 0 0};
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 7, 0, 5;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 216 "$display", "  BN2 output V7[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000027ad440_0, 0, 16;
    %load/vec4 v0x6000027ad440_0;
    %pad/s 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_23.12, 4;
    %vpi_call/w 3 223 "$display", "  PASS: BN2[0] = 3 (2+1)" {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %vpi_call/w 3 224 "$display", "  FAIL: BN2[0] = %d (expected 3)", v0x6000027ad440_0 {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
T_23.13 ;
    %vpi_call/w 3 229 "$display", "\000" {0 0 0};
    %vpi_call/w 3 230 "$display", "[Stage 4] Residual: V8 = V7 + V0 (skip connection!)" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 8, 0, 5;
    %pushi/vec4 7, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 235 "$display", "  Residual output V8[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000027ad440_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000027acf30_0, 0, 16;
    %load/vec4 v0x6000027ad440_0;
    %load/vec4 v0x6000027acf30_0;
    %cmp/e;
    %jmp/0xz  T_23.14, 4;
    %vpi_call/w 3 246 "$display", "  PASS: Residual[0] = 4 (BN2 + skip = 3 + 1)" {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %vpi_call/w 3 248 "$display", "  FAIL: Residual[0] = %d (expected %d)", v0x6000027ad440_0, v0x6000027acf30_0 {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
T_23.15 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x6000027ad440_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x6000027acf30_0, 0, 16;
    %load/vec4 v0x6000027ad440_0;
    %load/vec4 v0x6000027acf30_0;
    %cmp/e;
    %jmp/0xz  T_23.16, 4;
    %vpi_call/w 3 256 "$display", "  PASS: Residual[1] = 7 (BN2 + skip = 5 + 2)" {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %vpi_call/w 3 258 "$display", "  FAIL: Residual[1] = %d (expected %d)", v0x6000027ad440_0, v0x6000027acf30_0 {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
T_23.17 ;
    %vpi_call/w 3 265 "$display", "\000" {0 0 0};
    %vpi_call/w 3 266 "$display", "[Stage 5] ReLU2: V9 = ReLU(V8)" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 9, 0, 5;
    %pushi/vec4 8, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000027acb40_0, 0, 5;
    %store/vec4 v0x6000027acab0_0, 0, 5;
    %store/vec4 v0x6000027aca20_0, 0, 5;
    %store/vec4 v0x6000027ac990_0, 0, 8;
    %callf/vec4 TD_tb_resnet18_block.make_cmd, S_0x1326145d0;
    %store/vec4 v0x6000027ac870_0, 0, 128;
    %fork TD_tb_resnet18_block.issue_cmd, S_0x132614460;
    %join;
    %vpi_call/w 3 270 "$display", "  Final output V9[0:7]:" {0 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 48, 7;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 64, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 80, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 96, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %parti/s 16, 112, 8;
    %vpi_call/w 3 271 "$display", "    [%d, %d, %d, %d, %d, %d, %d, %d]", S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %vpi_call/w 3 283 "$display", "\000" {0 0 0};
    %vpi_call/w 3 284 "$display", "[VERIFY] Checking all 8 outputs: expected 3*x + 1" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
T_23.18 ;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.19, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027ac3f0, 4;
    %load/vec4 v0x6000027acfc0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %store/vec4 v0x6000027ad440_0, 0, 16;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %pad/s 16;
    %store/vec4 v0x6000027acf30_0, 0, 16;
    %load/vec4 v0x6000027ad440_0;
    %load/vec4 v0x6000027acf30_0;
    %cmp/e;
    %jmp/0xz  T_23.20, 4;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_23.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000027acfc0_0;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_23.24;
    %jmp/0xz  T_23.22, 4;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 291 "$display", "  PASS: output[%d] = %d (3*%d + 1)", v0x6000027acfc0_0, v0x6000027ad440_0, S<0,vec4,s32> {1 0 0};
T_23.22 ;
    %jmp T_23.21;
T_23.20 ;
    %vpi_call/w 3 293 "$display", "  FAIL: output[%d] = %d (expected %d)", v0x6000027acfc0_0, v0x6000027ad440_0, v0x6000027acf30_0 {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acea0_0, 0, 32;
T_23.21 ;
    %load/vec4 v0x6000027acfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027acfc0_0, 0, 32;
    %jmp T_23.18;
T_23.19 ;
    %load/vec4 v0x6000027acea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.25, 4;
    %vpi_call/w 3 299 "$display", "  PASS: All 8 outputs correct!" {0 0 0};
T_23.25 ;
    %vpi_call/w 3 304 "$display", "\000" {0 0 0};
    %vpi_call/w 3 305 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 306 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 307 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000027acea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.27, 4;
    %vpi_call/w 3 309 "$display", "\342\225\221   PASSED: ResNet-18 Basic Block                            \342\225\221" {0 0 0};
    %vpi_call/w 3 310 "$display", "\342\225\221   Verified stages:                                         \342\225\221" {0 0 0};
    %vpi_call/w 3 311 "$display", "\342\225\221     1. BatchNorm1 (scale*x + bias)                         \342\225\221" {0 0 0};
    %vpi_call/w 3 312 "$display", "\342\225\221     2. ReLU1                                               \342\225\221" {0 0 0};
    %vpi_call/w 3 313 "$display", "\342\225\221     3. BatchNorm2 (scale*x + bias)                         \342\225\221" {0 0 0};
    %vpi_call/w 3 314 "$display", "\342\225\221     4. Residual Addition (+skip connection)                \342\225\221" {0 0 0};
    %vpi_call/w 3 315 "$display", "\342\225\221     5. ReLU2                                               \342\225\221" {0 0 0};
    %vpi_call/w 3 316 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 317 "$display", ">>> RESNET-18 BLOCK TEST PASSED! <<<" {0 0 0};
    %jmp T_23.28;
T_23.27 ;
    %vpi_call/w 3 319 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x6000027acea0_0 {0 0 0};
    %vpi_call/w 3 320 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 321 "$display", ">>> RESNET-18 BLOCK TEST FAILED <<<" {0 0 0};
T_23.28 ;
    %delay 100000, 0;
    %vpi_call/w 3 325 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x132613630;
T_24 ;
    %delay 100000000, 0;
    %vpi_call/w 3 330 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 331 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_resnet18_block.v";
    "rtl/core/vector_unit.v";
