

================================================================
== Vivado HLS Report for 'karastuba_mul'
================================================================
* Date:           Tue May 26 00:45:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2394|     2550| 7.182 us | 7.650 us |  2394|  2550|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_karastuba_mul_templa_3_fu_168  |karastuba_mul_templa_3  |     2130|     2286| 6.390 us | 6.858 us |  2130|  2286|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         1|          1|          1|    64|    yes   |
        |- Loop 2  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Loop 3  |      129|      129|         3|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     117|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      288|     27|   117532|  113933|    0|
|Memory           |        8|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     239|    -|
|Register         |        -|      -|      112|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      296|     27|   117644|  114289|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        8|      3|       10|      21|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |karastuba_mul_AXILiteS_s_axi_U     |karastuba_mul_AXILiteS_s_axi  |        0|      0|      36|      40|    0|
    |grp_karastuba_mul_templa_3_fu_168  |karastuba_mul_templa_3        |      288|     27|  117496|  113893|    0|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |Total                              |                              |      288|     27|  117532|  113933|    0|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |res_digits_data_V_U  |karastuba_mul_resXh4  |        4|  0|   0|    0|   128|   64|     1|         8192|
    |lhs_digits_data_V_U  |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |rhs_digits_data_V_U  |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        8|  0|   0|    0|   256|  192|     3|        16384|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln325_fu_198_p2               |     +    |      0|  0|  15|           8|           8|
    |i_24_fu_204_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_25_fu_220_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_fu_181_p2                       |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln317_fu_175_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln322_fu_192_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln331_fu_214_p2              |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp2_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 117|          66|          49|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |ap_enable_reg_pp1_iter1     |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2     |   9|          2|    1|          2|
    |hs_input_V_TDATA_blk_n      |   9|          2|    1|          2|
    |i1_0_reg_146                |   9|          2|    8|         16|
    |i2_0_reg_157                |   9|          2|    8|         16|
    |i_0_reg_135                 |   9|          2|    7|         14|
    |lhs_digits_data_V_address0  |  15|          3|    6|         18|
    |lhs_digits_data_V_ce0       |  15|          3|    1|          3|
    |res_digits_data_V_address0  |  15|          3|    7|         21|
    |res_digits_data_V_ce0       |  15|          3|    1|          3|
    |res_digits_data_V_ce1       |   9|          2|    1|          2|
    |res_digits_data_V_we0       |   9|          2|    1|          2|
    |res_digits_data_V_we1       |   9|          2|    1|          2|
    |res_output_V_TDATA_blk_n    |   9|          2|    1|          2|
    |rhs_digits_data_V_address0  |  15|          3|    6|         18|
    |rhs_digits_data_V_ce0       |  15|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 239|         50|   54|        138|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln325_reg_243                               |   8|   0|    8|          0|
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_3_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |hs_input_V_read_1_reg_248                       |  64|   0|   64|          0|
    |i1_0_reg_146                                    |   8|   0|    8|          0|
    |i2_0_reg_157                                    |   8|   0|    8|          0|
    |i_0_reg_135                                     |   7|   0|    7|          0|
    |icmp_ln322_reg_239                              |   1|   0|    1|          0|
    |icmp_ln331_reg_258                              |   1|   0|    1|          0|
    |icmp_ln331_reg_258_pp2_iter1_reg                |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 112|   0|  112|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|interrupt               | out |    1| ap_ctrl_hs | karastuba_mul | return value |
|hs_input_V_TDATA        |  in |   64|    axis    |   hs_input_V  |    pointer   |
|hs_input_V_TVALID       |  in |    1|    axis    |   hs_input_V  |    pointer   |
|hs_input_V_TREADY       | out |    1|    axis    |   hs_input_V  |    pointer   |
|res_output_V_TDATA      | out |   64|    axis    |  res_output_V |    pointer   |
|res_output_V_TVALID     | out |    1|    axis    |  res_output_V |    pointer   |
|res_output_V_TREADY     |  in |    1|    axis    |  res_output_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

