module top_module(
  output out
);
  // Assign the output to logic 0
  assign out = 0;
endmodule
