$date
	Sat Nov  8 12:50:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_1010_non_overlapping_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 2 $ x [1:0] $end
$scope module inst $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 2 % x [1:0] $end
$var parameter 2 & A $end
$var parameter 2 ' B $end
$var parameter 2 ( C $end
$var parameter 2 ) D $end
$var reg 2 * next_state [1:0] $end
$var reg 1 ! q $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
bx +
b0 *
b1 %
b1 $
1#
0"
0!
$end
#5000
b1 *
b0 +
1"
#10000
b0 *
0"
b0 $
b0 %
0#
#15000
1"
#20000
b1 *
0"
b1 $
b1 %
#25000
b10 *
b1 +
1"
#30000
0"
#35000
b11 *
b10 +
1"
#40000
b0 *
0"
b0 $
b0 %
#45000
b0 +
1"
#50000
b1 *
0"
b1 $
b1 %
#55000
b10 *
b1 +
1"
#60000
0"
#65000
b11 *
b10 +
1"
#70000
b0 *
0"
b0 $
b0 %
#75000
b0 +
1"
#80000
0"
