Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 12 17:22:10 2025
| Host         : MYBOYY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                32          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  36          
TIMING-18  Warning           Missing input or output delay                              8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: controller/pixel_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.435        0.000                      0                 1748        0.131        0.000                      0                 1748        3.750        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.435        0.000                      0                 1748        0.131        0.000                      0                 1748        3.750        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 controller/neighbor_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/curr_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.098ns (41.210%)  route 4.420ns (58.790%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  controller/neighbor_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  controller/neighbor_idx_reg[1]/Q
                         net (fo=21, routed)          1.010     6.610    controller/neighbor_idx_reg_n_0_[1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I1_O)        0.146     6.756 r  controller/curr_addr[12]_i_30/O
                         net (fo=3, routed)           0.979     7.735    controller/curr_addr[12]_i_30_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.063 f  controller/curr_addr[11]_i_33/O
                         net (fo=3, routed)           0.429     8.491    controller/curr_addr[11]_i_33_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.615 r  controller/curr_addr[11]_i_27/O
                         net (fo=1, routed)           0.401     9.017    controller/B[2]
    SLICE_X14Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.413 r  controller/curr_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.413    controller/curr_addr_reg[11]_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.652 r  controller/curr_addr_reg[12]_i_14/O[2]
                         net (fo=1, routed)           0.582    10.233    controller/curr_addr_reg[12]_i_14_n_5
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    10.935 r  controller/curr_addr_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.935    controller/curr_addr_reg[11]_i_9_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.157 r  controller/curr_addr_reg[12]_i_8/O[0]
                         net (fo=1, routed)           0.411    11.568    controller/curr_addr_reg[12]_i_8_n_7
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.299    11.867 r  controller/curr_addr[12]_i_4/O
                         net (fo=1, routed)           0.609    12.476    controller/curr_addr[12]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.124    12.600 r  controller/curr_addr[12]_i_2/O
                         net (fo=1, routed)           0.000    12.600    controller/curr_addr[12]
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.438    14.779    controller/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[12]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDCE (Setup_fdce_C_D)        0.031    15.035    controller/curr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/neighbor_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.617ns (35.830%)  route 4.686ns (64.170%))
  Logic Levels:           7  (LUT5=2 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 r  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 r  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 r  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.157    11.882    controller/current_grid/curr_data_out
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.006 r  controller/current_grid/neighbor_count[3]_i_1/O
                         net (fo=4, routed)           0.379    12.385    controller/current_grid_n_5
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.444    14.785    controller/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X12Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.841    controller/neighbor_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/neighbor_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.617ns (35.830%)  route 4.686ns (64.170%))
  Logic Levels:           7  (LUT5=2 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 r  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 r  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 r  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.157    11.882    controller/current_grid/curr_data_out
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.006 r  controller/current_grid/neighbor_count[3]_i_1/O
                         net (fo=4, routed)           0.379    12.385    controller/current_grid_n_5
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.444    14.785    controller/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X12Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.841    controller/neighbor_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/neighbor_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.617ns (35.830%)  route 4.686ns (64.170%))
  Logic Levels:           7  (LUT5=2 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 r  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 r  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 r  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.157    11.882    controller/current_grid/curr_data_out
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.006 r  controller/current_grid/neighbor_count[3]_i_1/O
                         net (fo=4, routed)           0.379    12.385    controller/current_grid_n_5
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.444    14.785    controller/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X12Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.841    controller/neighbor_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/neighbor_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.617ns (35.830%)  route 4.686ns (64.170%))
  Logic Levels:           7  (LUT5=2 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 r  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 r  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 r  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.157    11.882    controller/current_grid/curr_data_out
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124    12.006 r  controller/current_grid/neighbor_count[3]_i_1/O
                         net (fo=4, routed)           0.379    12.385    controller/current_grid_n_5
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.444    14.785    controller/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  controller/neighbor_count_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X12Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.841    controller/neighbor_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 controller/neighbor_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/curr_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.096ns (42.543%)  route 4.181ns (57.457%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  controller/neighbor_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  controller/neighbor_idx_reg[1]/Q
                         net (fo=21, routed)          1.010     6.610    controller/neighbor_idx_reg_n_0_[1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I1_O)        0.146     6.756 r  controller/curr_addr[12]_i_30/O
                         net (fo=3, routed)           0.979     7.735    controller/curr_addr[12]_i_30_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.063 f  controller/curr_addr[11]_i_33/O
                         net (fo=3, routed)           0.429     8.491    controller/curr_addr[11]_i_33_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.615 r  controller/curr_addr[11]_i_27/O
                         net (fo=1, routed)           0.401     9.017    controller/B[2]
    SLICE_X14Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.413 r  controller/curr_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.413    controller/curr_addr_reg[11]_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.632 r  controller/curr_addr_reg[12]_i_14/O[0]
                         net (fo=1, routed)           0.302     9.934    controller/curr_addr_reg[12]_i_14_n_7
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    10.869 r  controller/curr_addr_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.574    11.442    controller/curr_addr_reg[11]_i_9_n_4
    SLICE_X15Y21         LUT6 (Prop_lut6_I5_O)        0.306    11.748 f  controller/curr_addr[11]_i_5/O
                         net (fo=1, routed)           0.488    12.236    controller/curr_addr[11]_i_5_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I4_O)        0.124    12.360 r  controller/curr_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    12.360    controller/curr_addr[11]
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.438    14.779    controller/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDCE (Setup_fdce_C_D)        0.031    15.035    controller/curr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 controller/neighbor_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/curr_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 3.032ns (42.732%)  route 4.063ns (57.268%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  controller/neighbor_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  controller/neighbor_idx_reg[1]/Q
                         net (fo=21, routed)          1.010     6.610    controller/neighbor_idx_reg_n_0_[1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I1_O)        0.146     6.756 r  controller/curr_addr[12]_i_30/O
                         net (fo=3, routed)           0.979     7.735    controller/curr_addr[12]_i_30_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.063 f  controller/curr_addr[11]_i_33/O
                         net (fo=3, routed)           0.429     8.491    controller/curr_addr[11]_i_33_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.615 r  controller/curr_addr[11]_i_27/O
                         net (fo=1, routed)           0.401     9.017    controller/B[2]
    SLICE_X14Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.413 r  controller/curr_addr_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.413    controller/curr_addr_reg[11]_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.632 r  controller/curr_addr_reg[12]_i_14/O[0]
                         net (fo=1, routed)           0.302     9.934    controller/curr_addr_reg[12]_i_14_n_7
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    10.809 r  controller/curr_addr_reg[11]_i_9/O[2]
                         net (fo=1, routed)           0.507    11.315    controller/curr_addr_reg[11]_i_9_n_5
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.302    11.617 f  controller/curr_addr[10]_i_5/O
                         net (fo=1, routed)           0.436    12.054    controller/curr_addr[10]_i_5_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.178 r  controller/curr_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    12.178    controller/curr_addr[10]
    SLICE_X10Y21         FDCE                                         r  controller/curr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.439    14.780    controller/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  controller/curr_addr_reg[10]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.081    15.086    controller/curr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 controller/neighbor_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/curr_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 3.157ns (44.540%)  route 3.931ns (55.460%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  controller/neighbor_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  controller/neighbor_idx_reg[1]/Q
                         net (fo=21, routed)          1.010     6.610    controller/neighbor_idx_reg_n_0_[1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I1_O)        0.146     6.756 f  controller/curr_addr[12]_i_30/O
                         net (fo=3, routed)           0.979     7.735    controller/curr_addr[12]_i_30_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.063 r  controller/curr_addr[11]_i_33/O
                         net (fo=3, routed)           0.374     8.437    controller/curr_addr[11]_i_33_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.561 r  controller/curr_addr[11]_i_31/O
                         net (fo=1, routed)           0.000     8.561    controller/curr_addr[11]_i_31_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.139 r  controller/curr_addr_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.621     9.760    controller/curr_addr_reg[11]_i_13_n_5
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    10.462 r  controller/curr_addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.462    controller/curr_addr_reg[7]_i_9_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.796 r  controller/curr_addr_reg[11]_i_9/O[1]
                         net (fo=1, routed)           0.593    11.389    controller/curr_addr_reg[11]_i_9_n_6
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.303    11.692 f  controller/curr_addr[9]_i_5/O
                         net (fo=1, routed)           0.354    12.046    controller/curr_addr[9]_i_5_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.170 r  controller/curr_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    12.170    controller/curr_addr[9]
    SLICE_X10Y21         FDCE                                         r  controller/curr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.439    14.780    controller/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  controller/curr_addr_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.077    15.082    controller/curr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 controller/neighbor_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/curr_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 3.041ns (42.988%)  route 4.033ns (57.012%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  controller/neighbor_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  controller/neighbor_idx_reg[1]/Q
                         net (fo=21, routed)          1.010     6.610    controller/neighbor_idx_reg_n_0_[1]
    SLICE_X14Y17         LUT3 (Prop_lut3_I1_O)        0.146     6.756 f  controller/curr_addr[12]_i_30/O
                         net (fo=3, routed)           0.979     7.735    controller/curr_addr[12]_i_30_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I4_O)        0.328     8.063 r  controller/curr_addr[11]_i_33/O
                         net (fo=3, routed)           0.374     8.437    controller/curr_addr[11]_i_33_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.561 r  controller/curr_addr[11]_i_31/O
                         net (fo=1, routed)           0.000     8.561    controller/curr_addr[11]_i_31_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.139 r  controller/curr_addr_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.621     9.760    controller/curr_addr_reg[11]_i_13_n_5
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702    10.462 r  controller/curr_addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.462    controller/curr_addr_reg[7]_i_9_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.684 r  controller/curr_addr_reg[11]_i_9/O[0]
                         net (fo=1, routed)           0.465    11.149    controller/curr_addr_reg[11]_i_9_n_7
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.299    11.448 f  controller/curr_addr[8]_i_5/O
                         net (fo=1, routed)           0.584    12.032    controller/curr_addr[8]_i_5_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.124    12.156 r  controller/curr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    12.156    controller/curr_addr[8]
    SLICE_X7Y20          FDCE                                         r  controller/curr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.506    14.847    controller/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  controller/curr_addr_reg[8]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y20          FDCE (Setup_fdce_C_D)        0.029    15.101    controller/curr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_cell_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.617ns (38.606%)  route 4.161ns (61.394%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 r  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 r  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 r  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 r  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 r  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 r  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.011    11.736    controller/current_grid/curr_data_out
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.860 r  controller/current_grid/current_cell_state_i_1/O
                         net (fo=1, routed)           0.000    11.860    controller/current_grid_n_0
    SLICE_X12Y16         FDCE                                         r  controller/current_cell_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.443    14.784    controller/clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  controller/current_cell_state_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y16         FDCE (Setup_fdce_C_D)        0.077    15.086    controller/current_cell_state_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controller/next_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/next_grid/mem_reg_0_255_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.557     1.440    controller/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  controller/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  controller/next_addr_reg[7]/Q
                         net (fo=93, routed)          0.126     1.707    controller/next_grid/mem_reg_0_255_0_0/A7
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.823     1.950    controller/next_grid/mem_reg_0_255_0_0/WCLK
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     1.576    controller/next_grid/mem_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controller/next_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/next_grid/mem_reg_0_255_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.557     1.440    controller/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  controller/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  controller/next_addr_reg[7]/Q
                         net (fo=93, routed)          0.126     1.707    controller/next_grid/mem_reg_0_255_0_0/A7
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.823     1.950    controller/next_grid/mem_reg_0_255_0_0/WCLK
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     1.576    controller/next_grid/mem_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controller/next_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/next_grid/mem_reg_0_255_0_0/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.557     1.440    controller/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  controller/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  controller/next_addr_reg[7]/Q
                         net (fo=93, routed)          0.126     1.707    controller/next_grid/mem_reg_0_255_0_0/A7
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.823     1.950    controller/next_grid/mem_reg_0_255_0_0/WCLK
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     1.576    controller/next_grid/mem_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 controller/next_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/next_grid/mem_reg_0_255_0_0/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.557     1.440    controller/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  controller/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  controller/next_addr_reg[7]/Q
                         net (fo=93, routed)          0.126     1.707    controller/next_grid/mem_reg_0_255_0_0/A7
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.823     1.950    controller/next_grid/mem_reg_0_255_0_0/WCLK
    SLICE_X10Y22         RAMS64E                                      r  controller/next_grid/mem_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X10Y22         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     1.576    controller/next_grid/mem_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 controller/curr_data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_2816_3071_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.461%)  route 0.183ns (56.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.580     1.463    controller/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  controller/curr_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  controller/curr_data_in_reg[0]/Q
                         net (fo=76, routed)          0.183     1.788    controller/current_grid/mem_reg_2816_3071_0_0/D
    SLICE_X6Y24          RAMS64E                                      r  controller/current_grid/mem_reg_2816_3071_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.848     1.975    controller/current_grid/mem_reg_2816_3071_0_0/WCLK
    SLICE_X6Y24          RAMS64E                                      r  controller/current_grid/mem_reg_2816_3071_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X6Y24          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.641    controller/current_grid/mem_reg_2816_3071_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 controller/curr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.192%)  route 0.359ns (71.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.587     1.470    controller/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  controller/curr_addr_reg[0]/Q
                         net (fo=75, routed)          0.359     1.970    controller/current_grid/mem_reg_3840_4095_0_0/A0
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     1.980    controller/current_grid/mem_reg_3840_4095_0_0/WCLK
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 controller/curr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.192%)  route 0.359ns (71.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.587     1.470    controller/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  controller/curr_addr_reg[0]/Q
                         net (fo=75, routed)          0.359     1.970    controller/current_grid/mem_reg_3840_4095_0_0/A0
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     1.980    controller/current_grid/mem_reg_3840_4095_0_0/WCLK
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 controller/curr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.192%)  route 0.359ns (71.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.587     1.470    controller/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  controller/curr_addr_reg[0]/Q
                         net (fo=75, routed)          0.359     1.970    controller/current_grid/mem_reg_3840_4095_0_0/A0
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     1.980    controller/current_grid/mem_reg_3840_4095_0_0/WCLK
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 controller/curr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.192%)  route 0.359ns (71.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.587     1.470    controller/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  controller/curr_addr_reg[0]/Q
                         net (fo=75, routed)          0.359     1.970    controller/current_grid/mem_reg_3840_4095_0_0/A0
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     1.980    controller/current_grid/mem_reg_3840_4095_0_0/WCLK
    SLICE_X2Y22          RAMS64E                                      r  controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    controller/current_grid/mem_reg_3840_4095_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 controller/curr_data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/current_grid/mem_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.002%)  route 0.211ns (59.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.580     1.463    controller/clk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  controller/curr_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  controller/curr_data_in_reg[0]/Q
                         net (fo=76, routed)          0.211     1.816    controller/current_grid/mem_reg_0_127_0_0/D
    SLICE_X2Y26          RAMS64E                                      r  controller/current_grid/mem_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.851     1.978    controller/current_grid/mem_reg_0_127_0_0/WCLK
    SLICE_X2Y26          RAMS64E                                      r  controller/current_grid/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.644    controller/current_grid/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y33    controller/btn_center_pressed_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y33    controller/btn_center_sr_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y33    controller/btn_center_sr_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y33    controller/btn_center_sr_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y33    controller/btn_center_sr_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y33    controller/btn_center_sr_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y33    controller/btn_center_sr_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y33    controller/btn_center_sr_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y33    controller/btn_center_sr_reg[7]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y26    controller/current_grid/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    controller/current_grid/mem_reg_0_255_0_0/RAMS64E_C/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 4.521ns (55.950%)  route 3.560ns (44.050%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  controller/v_count_reg[7]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  controller/v_count_reg[7]/Q
                         net (fo=12, routed)          0.865     1.383    controller/v_count_reg_n_0_[7]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.152     1.535 r  controller/vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.604     2.138    controller/vsync_OBUF_inst_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.348     2.486 r  controller/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.092     4.578    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     8.081 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.081    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 1.452ns (19.173%)  route 6.122ns (80.827%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.122     7.574    controller/AR[0]
    SLICE_X2Y15          FDCE                                         f  controller/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 1.452ns (19.173%)  route 6.122ns (80.827%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.122     7.574    controller/AR[0]
    SLICE_X2Y15          FDCE                                         f  controller/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 1.452ns (19.173%)  route 6.122ns (80.827%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.122     7.574    controller/AR[0]
    SLICE_X2Y15          FDCE                                         f  controller/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 1.452ns (19.173%)  route 6.122ns (80.827%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.122     7.574    controller/AR[0]
    SLICE_X3Y15          FDCE                                         f  controller/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/v_count_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 1.452ns (19.372%)  route 6.044ns (80.628%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.044     7.496    controller/AR[0]
    SLICE_X1Y17          FDCE                                         f  controller/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/v_count_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 1.452ns (19.372%)  route 6.044ns (80.628%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.044     7.496    controller/AR[0]
    SLICE_X1Y17          FDCE                                         f  controller/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.139ns (56.690%)  route 3.162ns (43.310%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE                         0.000     0.000 r  controller/h_count_reg[6]/C
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  controller/h_count_reg[6]/Q
                         net (fo=15, routed)          0.873     1.391    controller/h_count_reg_n_0_[6]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     1.515 r  controller/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.289     3.804    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     7.300 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.300    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 1.452ns (19.951%)  route 5.827ns (80.049%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         5.827     7.279    controller/AR[0]
    SLICE_X0Y16          FDCE                                         f  controller/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/h_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 1.452ns (19.951%)  route 5.827ns (80.049%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         5.827     7.279    controller/AR[0]
    SLICE_X0Y16          FDCE                                         f  controller/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.209ns (70.718%)  route 0.087ns (29.282%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  controller/h_count_reg[4]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  controller/h_count_reg[4]/Q
                         net (fo=16, routed)          0.087     0.251    controller/h_count_reg_n_0_[4]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  controller/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    controller/h_count[5]
    SLICE_X3Y15          FDCE                                         r  controller/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.713%)  route 0.129ns (36.287%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.129     0.257    controller/v_count_reg_n_0_[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.099     0.356 r  controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    controller/v_count[5]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[0]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/v_count_reg[0]/Q
                         net (fo=14, routed)          0.179     0.320    controller/v_count_reg_n_0_[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  controller/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    controller/v_count[2]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  controller/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.005%)  route 0.179ns (48.995%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  controller/v_count_reg[1]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/v_count_reg[1]/Q
                         net (fo=16, routed)          0.179     0.320    controller/v_count_reg_n_0_[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  controller/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    controller/v_count[3]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  controller/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[0]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  controller/v_count_reg[0]/Q
                         net (fo=14, routed)          0.179     0.320    controller/v_count_reg_n_0_[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.365 r  controller/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    controller/v_count[0]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  controller/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  controller/h_count_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/h_count_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    controller/h_count_reg_n_0_[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.042     0.368 r  controller/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    controller/h_count[1]
    SLICE_X0Y16          FDCE                                         r  controller/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.394%)  route 0.162ns (43.606%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  controller/v_count_reg[7]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  controller/v_count_reg[7]/Q
                         net (fo=12, routed)          0.162     0.326    controller/v_count_reg_n_0_[7]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  controller/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.371    controller/v_count[8]_i_1_n_0
    SLICE_X1Y17          FDCE                                         r  controller/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  controller/h_count_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  controller/h_count_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    controller/h_count_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  controller/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    controller/h_count[0]
    SLICE_X0Y16          FDCE                                         r  controller/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.210%)  route 0.200ns (51.790%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  controller/v_count_reg[1]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/v_count_reg[1]/Q
                         net (fo=16, routed)          0.200     0.341    controller/v_count_reg_n_0_[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.386 r  controller/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.386    controller/v_count[4]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  controller/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.823%)  route 0.238ns (56.177%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE                         0.000     0.000 r  controller/h_count_reg[7]/C
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/h_count_reg[7]/Q
                         net (fo=13, routed)          0.238     0.379    controller/h_count_reg_n_0_[7]
    SLICE_X5Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.424 r  controller/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.424    controller/h_count[7]_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  controller/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 2.617ns (31.486%)  route 5.694ns (68.514%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.378    12.103    controller/current_grid/curr_data_out
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.124    12.227 r  controller/current_grid/red[0]_i_1/O
                         net (fo=3, routed)           1.166    13.393    controller/current_grid_n_2
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 2.645ns (33.208%)  route 5.319ns (66.792%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.378    12.103    controller/current_grid/curr_data_out
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.152    12.255 r  controller/current_grid/red[3]_i_2/O
                         net (fo=1, routed)           0.791    13.046    controller/current_grid_n_1
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 2.617ns (33.011%)  route 5.310ns (66.989%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.378    12.103    controller/current_grid/curr_data_out
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.124    12.227 r  controller/current_grid/red[0]_i_1/O
                         net (fo=3, routed)           0.782    13.009    controller/current_grid_n_2
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 2.617ns (33.057%)  route 5.299ns (66.943%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.378    12.103    controller/current_grid/curr_data_out
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.124    12.227 r  controller/current_grid/red[0]_i_1/O
                         net (fo=3, routed)           0.771    12.998    controller/current_grid_n_2
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 2.617ns (33.189%)  route 5.267ns (66.811%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.171    11.896    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    12.020 r  controller/current_grid/green[3]_i_2/O
                         net (fo=2, routed)           0.946    12.966    controller/current_grid_n_3
    SLICE_X2Y19          FDRE                                         r  controller/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 2.617ns (33.459%)  route 5.204ns (66.541%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.174    11.899    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  controller/current_grid/green[0]_i_1/O
                         net (fo=6, routed)           0.880    12.902    controller/current_grid_n_4
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 2.617ns (34.263%)  route 5.020ns (65.737%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.174    11.899    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  controller/current_grid/green[0]_i_1/O
                         net (fo=6, routed)           0.696    12.719    controller/current_grid_n_4
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 2.617ns (34.289%)  route 5.014ns (65.711%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.174    11.899    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  controller/current_grid/green[0]_i_1/O
                         net (fo=6, routed)           0.690    12.713    controller/current_grid_n_4
    SLICE_X1Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 2.617ns (34.510%)  route 4.965ns (65.490%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.174    11.899    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  controller/current_grid/green[0]_i_1/O
                         net (fo=6, routed)           0.641    12.664    controller/current_grid_n_4
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/curr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 2.617ns (34.524%)  route 4.963ns (65.476%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.561     5.082    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     5.538 r  controller/curr_addr_reg[2]/Q
                         net (fo=75, routed)          1.732     7.270    controller/current_grid/mem_reg_768_1023_0_0/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.905     8.175 f  controller/current_grid/mem_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.175    controller/current_grid/mem_reg_768_1023_0_0/OA
    SLICE_X2Y31          MUXF7 (Prop_muxf7_I1_O)      0.214     8.389 f  controller/current_grid/mem_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.389    controller/current_grid/mem_reg_768_1023_0_0/O1
    SLICE_X2Y31          MUXF8 (Prop_muxf8_I1_O)      0.088     8.477 f  controller/current_grid/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.833     9.310    controller/current_grid/mem_reg_768_1023_0_0_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.319     9.629 f  controller/current_grid/current_cell_state_i_9/O
                         net (fo=1, routed)           0.000     9.629    controller/current_grid/current_cell_state_i_9_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     9.841 f  controller/current_grid/current_cell_state_reg_i_5/O
                         net (fo=1, routed)           0.585    10.426    controller/current_grid/current_cell_state_reg_i_5_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.299    10.725 f  controller/current_grid/current_cell_state_i_2/O
                         net (fo=7, routed)           1.174    11.899    controller/current_grid/curr_data_out
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  controller/current_grid/green[0]_i_1/O
                         net (fo=6, routed)           0.638    12.661    controller/current_grid_n_4
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.102%)  route 0.586ns (75.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.186     2.243    controller/green[3]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  controller/green_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[3]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.102%)  route 0.586ns (75.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.186     2.243    controller/green[3]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  controller/green_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.704%)  route 0.599ns (76.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.369     1.981    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  controller/red[3]_i_1/O
                         net (fo=4, routed)           0.229     2.256    controller/red[3]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]_lopt_replica/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.704%)  route 0.599ns (76.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.369     1.981    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  controller/red[3]_i_1/O
                         net (fo=4, routed)           0.229     2.256    controller/red[3]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[0]_lopt_replica_2/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.704%)  route 0.599ns (76.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.369     1.981    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  controller/red[3]_i_1/O
                         net (fo=4, routed)           0.229     2.256    controller/red[3]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[0]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/red_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.704%)  route 0.599ns (76.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.369     1.981    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  controller/red[3]_i_1/O
                         net (fo=4, routed)           0.229     2.256    controller/red[3]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  controller/red_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.186ns (22.628%)  route 0.636ns (77.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.236     2.293    controller/green[3]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  controller/green_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.186ns (22.628%)  route 0.636ns (77.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.236     2.293    controller/green[3]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_2/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.186ns (22.508%)  route 0.640ns (77.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.240     2.297    controller/green[3]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/green_reg[0]_lopt_replica_3/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.186ns (22.508%)  route 0.640ns (77.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.588     1.471    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  controller/running_reg/Q
                         net (fo=11, routed)          0.400     2.012    controller/running_reg_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  controller/green[3]_i_1/O
                         net (fo=8, routed)           0.240     2.297    controller/green[3]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  controller/green_reg[0]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_x_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.452ns (19.296%)  route 6.074ns (80.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.074     7.526    controller/AR[0]
    SLICE_X4Y15          FDCE                                         f  controller/cursor_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.511     4.852    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_x_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.452ns (19.296%)  route 6.074ns (80.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.074     7.526    controller/AR[0]
    SLICE_X4Y15          FDCE                                         f  controller/cursor_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.511     4.852    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_x_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.452ns (19.296%)  route 6.074ns (80.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.074     7.526    controller/AR[0]
    SLICE_X4Y15          FDPE                                         f  controller/cursor_x_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.511     4.852    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  controller/cursor_x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_x_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.452ns (19.296%)  route 6.074ns (80.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         6.074     7.526    controller/AR[0]
    SLICE_X4Y15          FDCE                                         f  controller/cursor_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.511     4.852    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[6]/C

Slack:                    inf
  Source:                 controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 2.566ns (34.133%)  route 4.952ns (65.867%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[3]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  controller/v_count_reg[3]/Q
                         net (fo=18, routed)          1.803     2.259    controller/v_count_reg_n_0_[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.383 r  controller/curr_addr[11]_i_16/O
                         net (fo=1, routed)           0.000     2.383    controller/curr_addr[11]_i_16_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.026 r  controller/curr_addr_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.610     3.636    controller/xy_to_addr_return0[8]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913     4.549 r  controller/curr_addr_reg[11]_i_6/O[3]
                         net (fo=3, routed)           1.609     6.158    controller/xy_to_addr_return[11]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.306     6.464 r  controller/curr_addr[11]_i_3/O
                         net (fo=1, routed)           0.930     7.394    controller/curr_addr[11]_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.124     7.518 r  controller/curr_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     7.518    controller/curr_addr[11]
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.438     4.779    controller/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  controller/curr_addr_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_speed_divider_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 1.452ns (19.566%)  route 5.970ns (80.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         5.970     7.422    controller/AR[0]
    SLICE_X0Y18          FDCE                                         f  controller/cursor_speed_divider_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.509     4.850    controller/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  controller/cursor_speed_divider_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_speed_divider_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 1.452ns (19.566%)  route 5.970ns (80.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         5.970     7.422    controller/AR[0]
    SLICE_X0Y18          FDCE                                         f  controller/cursor_speed_divider_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.509     4.850    controller/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  controller/cursor_speed_divider_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            controller/cursor_y_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.452ns (19.578%)  route 5.965ns (80.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=181, routed)         5.965     7.418    controller/AR[0]
    SLICE_X1Y18          FDCE                                         f  controller/cursor_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.509     4.850    controller/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  controller/cursor_y_reg[5]/C

Slack:                    inf
  Source:                 controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 2.042ns (28.204%)  route 5.198ns (71.796%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[3]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  controller/v_count_reg[3]/Q
                         net (fo=18, routed)          1.803     2.259    controller/v_count_reg_n_0_[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.383 r  controller/curr_addr[11]_i_16/O
                         net (fo=1, routed)           0.000     2.383    controller/curr_addr[11]_i_16_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.613 r  controller/curr_addr_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.654     3.267    controller/xy_to_addr_return0[6]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.306     3.573 r  controller/curr_addr[7]_i_10/O
                         net (fo=1, routed)           0.000     3.573    controller/curr_addr[7]_i_10_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.821 r  controller/curr_addr_reg[7]_i_6/O[2]
                         net (fo=3, routed)           1.213     5.034    controller/xy_to_addr_return[6]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.330     5.364 r  controller/curr_addr[6]_i_2/O
                         net (fo=1, routed)           1.057     6.421    controller/curr_addr[6]_i_2_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.348     6.769 r  controller/curr_addr[6]_i_1/O
                         net (fo=1, routed)           0.471     7.240    controller/curr_addr[6]
    SLICE_X7Y19          FDCE                                         r  controller/curr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.506     4.847    controller/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  controller/curr_addr_reg[6]/C

Slack:                    inf
  Source:                 controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 2.769ns (39.158%)  route 4.302ns (60.842%))
  Logic Levels:           7  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  controller/v_count_reg[3]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  controller/v_count_reg[3]/Q
                         net (fo=18, routed)          1.803     2.259    controller/v_count_reg_n_0_[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.124     2.383 r  controller/curr_addr[11]_i_16/O
                         net (fo=1, routed)           0.000     2.383    controller/curr_addr[11]_i_16_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.961 r  controller/curr_addr_reg[11]_i_10/O[2]
                         net (fo=1, routed)           0.439     3.400    controller/xy_to_addr_return0[7]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.102 r  controller/curr_addr_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.102    controller/curr_addr_reg[7]_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.324 r  controller/curr_addr_reg[11]_i_6/O[0]
                         net (fo=3, routed)           1.225     5.548    controller/xy_to_addr_return[8]
    SLICE_X10Y19         LUT3 (Prop_lut3_I0_O)        0.332     5.880 r  controller/curr_addr[8]_i_2/O
                         net (fo=1, routed)           0.836     6.716    controller/curr_addr[8]_i_2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.355     7.071 r  controller/curr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.071    controller/curr_addr[8]
    SLICE_X7Y20          FDCE                                         r  controller/curr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.506     4.847    controller/clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  controller/curr_addr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.037%)  route 0.388ns (64.963%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  controller/h_count_reg[3]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  controller/h_count_reg[3]/Q
                         net (fo=12, routed)          0.388     0.552    controller/h_count_reg_n_0_[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.597 r  controller/curr_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.597    controller/curr_addr[0]
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.856     1.983    controller/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  controller/curr_addr_reg[0]/C

Slack:                    inf
  Source:                 clear_switch
                            (input port)
  Destination:            controller/prev_clear_switch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.221ns (34.584%)  route 0.418ns (65.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clear_switch (IN)
                         net (fo=0)                   0.000     0.000    clear_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clear_switch_IBUF_inst/O
                         net (fo=6, routed)           0.418     0.639    controller/clear_switch_IBUF
    SLICE_X7Y16          FDCE                                         r  controller/prev_clear_switch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.857     1.984    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/prev_clear_switch_reg/C

Slack:                    inf
  Source:                 start_switch
                            (input port)
  Destination:            controller/prev_start_switch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.229ns (34.795%)  route 0.430ns (65.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  start_switch (IN)
                         net (fo=0)                   0.000     0.000    start_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  start_switch_IBUF_inst/O
                         net (fo=2, routed)           0.430     0.659    controller/start_switch_IBUF
    SLICE_X7Y16          FDCE                                         r  controller/prev_start_switch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.857     1.984    controller/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  controller/prev_start_switch_reg/C

Slack:                    inf
  Source:                 controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.411%)  route 0.478ns (69.589%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE                         0.000     0.000 r  controller/h_count_reg[6]/C
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  controller/h_count_reg[6]/Q
                         net (fo=15, routed)          0.478     0.642    controller/h_count_reg_n_0_[6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.687 r  controller/curr_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.687    controller/curr_addr[3]
    SLICE_X8Y16          FDCE                                         r  controller/curr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.829     1.956    controller/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  controller/curr_addr_reg[3]/C

Slack:                    inf
  Source:                 controller/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.376%)  route 0.479ns (69.624%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  controller/h_count_reg[4]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  controller/h_count_reg[4]/Q
                         net (fo=16, routed)          0.479     0.643    controller/h_count_reg_n_0_[4]
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.688 r  controller/curr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.688    controller/curr_addr[1]
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.829     1.956    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[1]/C

Slack:                    inf
  Source:                 controller/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/curr_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.866%)  route 0.506ns (73.134%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE                         0.000     0.000 r  controller/h_count_reg[5]/C
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/h_count_reg[5]/Q
                         net (fo=15, routed)          0.506     0.647    controller/h_count_reg_n_0_[5]
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  controller/curr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.692    controller/curr_addr[2]
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.829     1.956    controller/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  controller/curr_addr_reg[2]/C

Slack:                    inf
  Source:                 btn_up
                            (input port)
  Destination:            controller/cursor_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.307ns (41.183%)  route 0.438ns (58.817%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn_up (IN)
                         net (fo=0)                   0.000     0.000    btn_up
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_up_IBUF_inst/O
                         net (fo=7, routed)           0.438     0.660    controller/btn_up_IBUF
    SLICE_X1Y18          MUXF7 (Prop_muxf7_S_O)       0.085     0.745 r  controller/cursor_y_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.745    controller/cursor_y_reg[5]_i_2_n_0
    SLICE_X1Y18          FDCE                                         r  controller/cursor_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.857     1.984    controller/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  controller/cursor_y_reg[5]/C

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            controller/cursor_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.264ns (34.340%)  route 0.505ns (65.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           0.336     0.555    controller/btn_right_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.600 r  controller/cursor_x[6]_i_1/O
                         net (fo=7, routed)           0.170     0.770    controller/cursor_x
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     1.985    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[1]/C

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            controller/cursor_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.264ns (34.340%)  route 0.505ns (65.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           0.336     0.555    controller/btn_right_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.600 r  controller/cursor_x[6]_i_1/O
                         net (fo=7, routed)           0.170     0.770    controller/cursor_x
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     1.985    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  controller/cursor_x_reg[2]/C

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            controller/cursor_x_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.264ns (34.340%)  route 0.505ns (65.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           0.336     0.555    controller/btn_right_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.600 r  controller/cursor_x[6]_i_1/O
                         net (fo=7, routed)           0.170     0.770    controller/cursor_x
    SLICE_X4Y15          FDPE                                         r  controller/cursor_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.858     1.985    controller/clk_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  controller/cursor_x_reg[3]/C





