/*
 *  linux/drivers/gpio/ast-gpio.c
 *
 * Support functions for ASPEED GPIO
 *
 * Copyright (C) 2012-2020  ASPEED Technology Inc.
 * Written by Ryan Chen <ryan_chen@aspeedtech.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/module.h>
#include <linux/io.h>

#include <asm/mach/irq.h>
#include <mach/hardware.h>

#include <linux/platform_device.h>

#if defined(CONFIG_COLDFIRE)
#include <asm/arch/regs-gpio.h>
#include <asm/arch/gpio.h>
#else
#include <plat/regs-gpio.h>
#include <mach/gpio.h>
#endif

//#define AST_GPIO_DEBUG

#ifdef AST_GPIO_DEBUG
//#define GPIODBUG(fmt, args...) printk("%s() " fmt, __FUNCTION__, ## args)
#define GPIODBUG(fmt, args...) printk(fmt, ## args)
#else
#define GPIODBUG(fmt, args...)
#endif

/*************************************************************/
//GPIO group structure 
struct ast_gpio_bank {
    int 	irq;
	u32  	base;	
//TODO remove base	
	u32  	index;	
	u32		data_offset;
	u32		dir_offset;
	u32		int_en_offset;	
	u32		int_type_offset;		
	u32		int_sts_offset;	
	u32		rst_tol_offset;		
	u32		debounce_offset;	
	u32		cmd_source_offset;		
	struct gpio_chip chip;
	
};

int ast_gpio_to_irq(unsigned gpio)
{
	return (gpio + IRQ_GPIO_CHAIN_START);
}

EXPORT_SYMBOL(ast_gpio_to_irq);

int ast_irq_to_gpio(unsigned irq)
{
	return (irq - IRQ_GPIO_CHAIN_START);
}

EXPORT_SYMBOL(ast_irq_to_gpio);

static inline u32
ast_gpio_read(struct ast_gpio_bank *ast_gpio ,u32 offset)
{
#ifdef AST_GPIO_DEBUG
	u32 v = readl((void *)(ast_gpio->base + offset));
	GPIODBUG("read base = 0x%08x, offset = 0x%08x, val = %x \n", ast_gpio->base, offset, v);
	return v;
#else
	return readl((void *)(ast_gpio->base + offset));
#endif	
}

static inline void
ast_gpio_write(struct ast_gpio_bank *ast_gpio , u32 val, u32 offset)
{
    GPIODBUG("write base = 0x%08x, offset = 0x%08x, val = 0x%08x\n", ast_gpio->base, offset, val);
    writel(val, (void *)(ast_gpio->base + offset));
}

/***************************************************************************************/
static int
ast_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	struct ast_gpio_bank *ast_gpio = container_of(chip, struct ast_gpio_bank, chip);
	unsigned long flags;
	u32 v;
	int ret = -1;

	GPIODBUG("dir_in %s[%d] \n",chip->label, offset);

	local_irq_save(flags);

	v = ast_gpio_read(ast_gpio, ast_gpio->dir_offset);
	
	v &= ~(GPIO_OUTPUT_MODE << (offset + (ast_gpio->index * 8)));
	ast_gpio_write(ast_gpio, v, ast_gpio->dir_offset);

	ret = 0;

	local_irq_restore(flags);
	return ret;

}

static int
ast_gpio_direction_output(struct gpio_chip *chip, unsigned offset, int val)
{
   	struct ast_gpio_bank *ast_gpio = container_of(chip, struct ast_gpio_bank, chip);
    unsigned long flags;
    u32 v;
    int ret = -1;
	GPIODBUG("dir_out %s[%d], val %d \n",chip->label, offset, val);

    local_irq_save(flags);

	/* Drive as an output */
	v = ast_gpio_read(ast_gpio, ast_gpio->dir_offset);
	v |= (GPIO_OUTPUT_MODE << (offset + (ast_gpio->index * 8)));
	ast_gpio_write(ast_gpio, v, ast_gpio->dir_offset);

	/* Set the value */
	v = ast_gpio_read(ast_gpio, ast_gpio->data_offset);


	if (val) 
		v |= (1 << (offset + (ast_gpio->index * 8)));
	else
		v &= ~(1 << (offset + (ast_gpio->index * 8)));

	
	ast_gpio_write(ast_gpio, v, ast_gpio->data_offset);

	local_irq_restore(flags);
	
	ret = 0;	
	return ret;
}

static int
ast_gpio_get(struct gpio_chip *chip, unsigned offset)
{
   	struct ast_gpio_bank *ast_gpio = container_of(chip, struct ast_gpio_bank, chip);
    unsigned long flags;
    u32 v;

	GPIODBUG("Get %s[%d] \n",chip->label, offset);

    local_irq_save(flags);

    v = ast_gpio_read(ast_gpio, ast_gpio->data_offset);

    v &= (1 << (offset + (ast_gpio->index * 8)));
	
	if(v)
		v = 1;
	else
		v = 0;

    local_irq_restore(flags);
	
    return v;
}

static void
ast_gpio_set(struct gpio_chip *chip, unsigned offset, int val)
{
   	struct ast_gpio_bank *ast_gpio = container_of(chip, struct ast_gpio_bank, chip);
    unsigned long flags;
    u32 v;
	GPIODBUG("Set %s[%d] = %d\n",chip->label, offset, val);

	local_irq_save(flags);

    /* Set the value */

    v = ast_gpio_read(ast_gpio, ast_gpio->data_offset);

	if (val)
		v |= (1 << (offset + (ast_gpio->index * 8)));
	else
		v &= ~(1 << (offset + (ast_gpio->index * 8)));

	ast_gpio_write(ast_gpio, v, ast_gpio->data_offset);

	local_irq_restore(flags);
}
	

#define AST_GPIO_BANK(name, index_no, data, dir, int_en, int_type, int_sts, rst_tol, debounce, cmd_s)	\
	{												\
		.index = index_no,								\
		.data_offset = data,						\
		.dir_offset = dir, 							\
		.int_en_offset = int_en,					\
		.int_type_offset = int_type,				\
		.int_sts_offset = int_sts, 					\
		.rst_tol_offset = rst_tol,					\
		.debounce_offset = debounce,				\
		.cmd_source_offset = cmd_s,					\
		.chip = {                            							\
	        .label                  = name,  							\
	        .direction_input        = ast_gpio_direction_input,         \
	        .direction_output       = ast_gpio_direction_output,        \
	        .get            = ast_gpio_get,  \
	        .set            = ast_gpio_set,  \
	        .ngpio          = GPIO_PER_PORT_PIN_NUM, \
		}, \
	}

#ifdef AST_SOC_CAM
static struct ast_gpio_bank ast_gpio_gp[] = {
        AST_GPIO_BANK("GPIOA", 0, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x020, 0x00),
        AST_GPIO_BANK("GPIOB", 1, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x020, 0x00),
        AST_GPIO_BANK("GPIOC", 2, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x020, 0x00),
        AST_GPIO_BANK("GPIOD", 3, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x020, 0x00),
        AST_GPIO_BANK("GPIOE", 0, 0x030, 0x034, 0x038, 0x03c, 0x048, 0x04c, 0x050, 0x00),
        AST_GPIO_BANK("GPIOF", 1, 0x030, 0x034, 0x038, 0x03c, 0x048, 0x04c, 0x050, 0x00),
        AST_GPIO_BANK("GPIOG", 2, 0x030, 0x034, 0x038, 0x03c, 0x048, 0x04c, 0x050, 0x00),
        AST_GPIO_BANK("GPIOH", 3, 0x030, 0x034, 0x038, 0x03c, 0x048, 0x04c, 0x050, 0x00),
        AST_GPIO_BANK("GPIOI", 0, 0x070, 0x074, 0x078, 0x07c, 0x088, 0x08c, 0x00, 0x00),
        AST_GPIO_BANK("GPIOJ", 1, 0x070, 0x074, 0x078, 0x07c, 0x088, 0x08c, 0x00, 0x00),
        AST_GPIO_BANK("GPIOK", 2, 0x070, 0x074, 0x078, 0x07c, 0x088, 0x08c, 0x00, 0x00),
        AST_GPIO_BANK("GPIOL", 3, 0x070, 0x074, 0x078, 0x07c, 0x088, 0x08c, 0x00, 0x00),   
};
#else
static struct ast_gpio_bank ast_gpio_gp[] = {
	AST_GPIO_BANK("GPIOA", 0, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x040, 0x060),
	AST_GPIO_BANK("GPIOB", 1, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x040, 0x060),
	AST_GPIO_BANK("GPIOC", 2, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x040, 0x060),
	AST_GPIO_BANK("GPIOD", 3, 0x000, 0x004, 0x008, 0x00c, 0x018, 0x01c, 0x040, 0x060),
	AST_GPIO_BANK("GPIOE", 0, 0x020, 0x024, 0x028, 0x02c, 0x038, 0x03c, 0x048, 0x068),
	AST_GPIO_BANK("GPIOF", 1, 0x020, 0x024, 0x028, 0x02c, 0x038, 0x03c, 0x048, 0x068),
	AST_GPIO_BANK("GPIOG", 2, 0x020, 0x024, 0x028, 0x02c, 0x038, 0x03c, 0x048, 0x068),
	AST_GPIO_BANK("GPIOH", 3, 0x020, 0x024, 0x028, 0x02c, 0x038, 0x03c, 0x048, 0x068),
	AST_GPIO_BANK("GPIOI", 0, 0x070, 0x074, 0x098, 0x09c, 0x0a8, 0x0ac, 0x0b0, 0x090),
	AST_GPIO_BANK("GPIOJ", 1, 0x070, 0x074, 0x098, 0x09c, 0x0a8, 0x0ac, 0x0b0, 0x090),
	AST_GPIO_BANK("GPIOK", 2, 0x070, 0x074, 0x098, 0x09c, 0x0a8, 0x0ac, 0x0b0, 0x090),
	AST_GPIO_BANK("GPIOL", 3, 0x070, 0x074, 0x098, 0x09c, 0x0a8, 0x0ac, 0x0b0, 0x090),	
	AST_GPIO_BANK("GPIOM", 0, 0x078, 0x07c, 0x0e8, 0x0ec, 0x0f8, 0x0fc, 0x100, 0x0e0),	
	AST_GPIO_BANK("GPION", 1, 0x078, 0x07c, 0x0e8, 0x0ec, 0x0f8, 0x0fc, 0x100, 0x0e0),
	AST_GPIO_BANK("GPIOO", 2, 0x078, 0x07c, 0x0e8, 0x0ec, 0x0f8, 0x0fc, 0x100, 0x0e0),	
	AST_GPIO_BANK("GPIOP", 3, 0x078, 0x07c, 0x0e8, 0x0ec, 0x0f8, 0x0fc, 0x100, 0x0e0),
	AST_GPIO_BANK("GPIOQ", 0, 0x080, 0x084, 0x118, 0x11c, 0x128, 0x12c, 0x130, 0x110),
	AST_GPIO_BANK("GPIOR", 1, 0x080, 0x084, 0x118, 0x11c, 0x128, 0x12c, 0x130, 0x110),	
	AST_GPIO_BANK("GPIOS", 2, 0x080, 0x084, 0x118, 0x11c, 0x128, 0x12c, 0x130, 0x110),
#if defined(AST_SOC_G4) || defined(CONFIG_AST2400_BMC)		
	AST_GPIO_BANK("GPIOT", 3, 0x080, 0x084, 0x118, 0x11c, 0x128, 0x12c, 0x130, 0x110),	
	AST_GPIO_BANK("GPIOU", 0, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOV", 1, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOW", 2, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOX", 3, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOY", 0, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOZ", 1, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOAA", 2, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOAB", 3, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),	
#elif defined(AST_SOC_G5)
	AST_GPIO_BANK("GPIOT", 3, 0x080, 0x084, 0x118, 0x11c, 0x128, 0x12c, 0x130, 0x110),	
	AST_GPIO_BANK("GPIOU", 0, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOV", 1, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOW", 2, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOX", 3, 0x088, 0x08c, 0x148, 0x14c, 0x158, 0x15c, 0x160, 0x140),
	AST_GPIO_BANK("GPIOY", 0, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOZ", 1, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOAA", 2, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170),
	AST_GPIO_BANK("GPIOAB", 3, 0x1e0, 0x1e4, 0x178, 0x17c, 0x188, 0x18c, 0x190, 0x170), 
	AST_GPIO_BANK("GPIOAC", 0, 0x1e8, 0x1ec, 0x1a8, 0x1ac, 0x1b8, 0x1bc, 0x1c0, 0x1a0), 	
#endif	
};
#endif
/***************************************************************************************/
/*
 * assuming the pin is muxed as a gpio output, set its value.
 */
int ast_set_gpio_value(unsigned gpio_pin, int value)
{
	u32 data;
	u32 gp, pin;
	gp = gpio_pin / 8;
	pin = gpio_pin % 32;
	data = ast_gpio_read(&ast_gpio_gp[gp], ast_gpio_gp[gp].data_offset);
	if(value)
		data |= (1 << pin);
	else
		data &= ~(1 << pin);
	
	GPIODBUG("gp : %d, pin %d, data = %x \n ", gp, pin, data);
	ast_gpio_write(&ast_gpio_gp[gp], data, ast_gpio_gp[gp].data_offset);

	return 0;
}
EXPORT_SYMBOL(ast_set_gpio_value);


/*
 * read the pin's value (works even if it's not muxed as a gpio).
 */
int ast_get_gpio_value(unsigned gpio_pin)
{
	u32 data;
	u32 gp, pin;
	gp = gpio_pin / 8;
	pin = gpio_pin % 32;
	data = ast_gpio_read(&ast_gpio_gp[gp], ast_gpio_gp[gp].data_offset);

	GPIODBUG("gp : %d, pin %d, data = %x, value = %d \n ", gp, pin, data, (data >> pin) & 1);

	return ((data >> pin) & 1);
}
EXPORT_SYMBOL(ast_get_gpio_value);

//timer 0/1/2
//Debounce time = PCLK * (val+1)
void ast_set_gpio_debounce_timer(int timer, int val)
{
	struct ast_gpio_bank *ast_gpio = &ast_gpio_gp[0];

	switch(timer) {
		case 1:
			ast_gpio_write(ast_gpio, val, 0x50);	
			break;
		case 2:
			ast_gpio_write(ast_gpio, val, 0x54);	
			break;
		case 3:
			ast_gpio_write(ast_gpio, val, 0x58);	
			break;
	}
}

EXPORT_SYMBOL(ast_set_gpio_debounce_timer);

//TODO ......
//mode 0 : no debounce , 1: set  0x50, 2: 0x54, 3: 0x58 as debonce timer
void ast_set_gpio_debounce(int gpio_port, int timer)
{
	u32 set0, set1;
	u32 gp, port;
	struct ast_gpio_bank *ast_gpio;
	gp = gpio_port / GPIO_PORT_NUM;
	ast_gpio = &ast_gpio_gp[gp];
	set0 = ast_gpio_read(ast_gpio, ast_gpio->debounce_offset);	
	set1 = ast_gpio_read(ast_gpio, ast_gpio->debounce_offset + 0x04);

	port = gpio_port % 8;
	switch(timer) {
		case 0:	//no debonce 	
			set0 &= ~(1 << port);
			set1 &= ~(1 << port);
			break;
		case 1:	//GPIO 0x50 as debonce timer
			set0 &= ~(1 << port);
			set1 |= (1 << port);
			break;
		case 2: //GPIO 0x54 as debonce timer
			set0 |= (1 << port);
			set1 &= ~(1 << port);
			break;			
		case 3:	//GPIO 0x58 as debonce timer
			set0 |= (1 << port);
			set1 |= (1 << port);
		break;
		default:
			GPIODBUG("not support \n");
			return;
		break;

	}

	ast_gpio_write(ast_gpio, set0, ast_gpio->debounce_offset);	
	ast_gpio_write(ast_gpio, set1, ast_gpio->debounce_offset + 0x04);

}

EXPORT_SYMBOL(ast_set_gpio_debounce);

//TODO ......
//
void ast_set_gpio_tolerant(int gpio_port, int mode)
{
#if 0 
	u32 set0, set1;
	u16 gp, port;
	gp = gpio_port / 4;
	port = gpio_port % 4;
	set0 = ast_gpio_read(&ast_gpio_gp[gp], ast_gpio_gp[gp].debounce_offset);
	set1 = ast_gpio_read(&ast_gpio_gp[gp], ast_gpio_gp[gp].debounce_offset + 0x04);

	switch(port) {
		case 0:		//A , H , ......
			set0 = port 
			ast_gpio_write(ast_gpio, val, 0x50);
			break;
		case 1:
			ast_gpio_write(ast_gpio, val, 0x54);
			break;
		case 2:
			ast_gpio_write(ast_gpio, val, 0x58);
			break;
		case 3:
			ast_gpio_write(ast_gpio, val, 0x58);
		break;
		default:
			GPIODBUG("not support \n");
			return;
		break;

	}

	ast_gpio_write(&ast_gpio_gp[gp], set0, ast_gpio_gp[gp].debounce_offset);
	ast_gpio_write(&ast_gpio_gp[gp], set1, ast_gpio_gp[gp].debounce_offset + 0x04);
#endif
}

EXPORT_SYMBOL(ast_set_gpio_tolerant);

/*
 * We need to unmask the GPIO bank interrupt as soon as possible to
 * avoid missing GPIO interrupts for other lines in the bank.
 * Then we need to mask-read-clear-unmask the triggered GPIO lines
 * in the bank to avoid missing nested interrupts for a GPIO line.
 * If we wait to unmask individual GPIO lines in the bank after the
 * line's interrupt handler has been run, we may miss some nested
 * interrupts.
 */
static void 
ast_gpio_irq_handler(struct irq_desc *desc)
{
	u32 isr;
	int i,j;
	struct ast_gpio_bank *ast_gpio;
	struct irq_chip *chip = irq_desc_get_chip(desc);

	GPIODBUG("ast_gpio_irq_handler %d \n ", irq);
//	GPIODBUG("[%s] ------\n ",ast_gpio->chip.label );
	
	chained_irq_enter(chip, desc);

	for (i = 0; i < GPIO_PORT_NUM; i++) {
		ast_gpio = &ast_gpio_gp[i];
		isr = ast_gpio_read(ast_gpio, ast_gpio->int_sts_offset);
//		GPIODBUG("isr %x \n", isr);
		isr = (isr >> (8 * ast_gpio->index)) & 0xff;
//		GPIODBUG("[%s] isr %x \n", ast_gpio->chip.label, isr);
		if(isr != 0) {
			//get gpio isr and --> to IRQ number ....
			for (j=0; j<8;j++) {
				if((1<<j) & isr) {
					// dispach interrupt
					GPIODBUG("[%s] pin %d -> irq [%d]\n",ast_gpio->chip.label, j, j + IRQ_GPIO_CHAIN_START + (8 * i));
					generic_handle_irq(j + IRQ_GPIO_CHAIN_START + (8 * i));
				}
			}
//			GPIODBUG("isr -- ? %x \n",ast_gpio_read(ast_gpio, ast_gpio->int_sts_offset));
		}		
	}

	chained_irq_exit(chip, desc);

}

static void ast_gpio_ack_irq(struct irq_data *d)
{
	struct ast_gpio_bank *ast_gpio = irq_get_chip_data(d->irq);

	unsigned int gpio_irq = (d->irq - IRQ_GPIO_CHAIN_START) % 8;

	GPIODBUG("irq [%d] : ast_gpio_ack_irq [%s] pin %d\n ",d->irq, ast_gpio->chip.label, gpio_irq);

	GPIODBUG("write clr [%x] %x\n ",ast_gpio->int_sts_offset, 1<< (gpio_irq + (ast_gpio->index * 8)));
		
	ast_gpio_write(ast_gpio, 1<< (gpio_irq + (ast_gpio->index * 8)), ast_gpio->int_sts_offset);

	GPIODBUG("read sts %x\n ",ast_gpio_read(ast_gpio, ast_gpio->int_sts_offset));

}

static void ast_gpio_mask_irq(struct irq_data *d)
{
	struct ast_gpio_bank *ast_gpio = irq_get_chip_data(d->irq);
	unsigned int gpio_irq = (d->irq - IRQ_GPIO_CHAIN_START) % 8;

	GPIODBUG("irq [%d] : ast_gpio_mask_irq [%s] pin %d\n ",d->irq, ast_gpio->chip.label, gpio_irq);

	//disable irq
	ast_gpio_write(ast_gpio, ast_gpio_read(ast_gpio, ast_gpio->int_en_offset) &
			~(1<< (gpio_irq + (ast_gpio->index * 8))), ast_gpio->int_en_offset);
}

static void ast_gpio_unmask_irq(struct irq_data *d)
{
	struct ast_gpio_bank *ast_gpio = irq_get_chip_data(d->irq);
	unsigned int gpio_irq = (d->irq - IRQ_GPIO_CHAIN_START) % 8;

	GPIODBUG("irq[%d], [%s] pin %d : unmask \n",d->irq, ast_gpio->chip.label, gpio_irq);

	//Enable IRQ ..
	ast_gpio_write(ast_gpio, 1<< (gpio_irq + (ast_gpio->index * 8)), ast_gpio->int_sts_offset);

	ast_gpio_write(ast_gpio, ast_gpio_read(ast_gpio, ast_gpio->int_en_offset) |
			(1<< (gpio_irq + (ast_gpio->index * 8))), ast_gpio->int_en_offset);

}

static int
ast_gpio_irq_type(struct irq_data *d, unsigned int type)
{
	u32 type0, type1, type2;
	struct ast_gpio_bank *ast_gpio = irq_get_chip_data(d->irq);
	u32 gpio_irq = (d->irq - IRQ_GPIO_CHAIN_START) % 32;

	GPIODBUG("irq %d,  gpio_irq %d , irq_type %x \n",d->irq, gpio_irq, type);

	if (type & ~IRQ_TYPE_SENSE_MASK)
		return -EINVAL;

	type0 = ast_gpio_read(ast_gpio, ast_gpio->int_type_offset);
	type1 = ast_gpio_read(ast_gpio, ast_gpio->int_type_offset + 0x04);
	type2 = ast_gpio_read(ast_gpio, ast_gpio->int_type_offset + 0x08);

	switch(type) {
		/* Edge rising type */
		case IRQ_TYPE_EDGE_RISING:
			type0 |=(1<<gpio_irq);
			type1 &=~(1<<gpio_irq);
			type2 &=~(1<<gpio_irq);
			break;
		/* Edge falling type */
		case IRQ_TYPE_EDGE_FALLING:
			type0 &= ~(1<<gpio_irq);
			type1 &=~(1<<gpio_irq);
			type2 &=~(1<<gpio_irq);
			break;
		case IRQ_TYPE_EDGE_BOTH:
			type2 |= (1<<gpio_irq);
			break;
		case IRQ_TYPE_LEVEL_HIGH:
			type0 |=(1<<gpio_irq);
			type1 |=(1<<gpio_irq);
			type2 &=~(1<<gpio_irq);
			break;
		case IRQ_TYPE_LEVEL_LOW:
			type0 &=~(1<<gpio_irq);
			type1 |=(1<<gpio_irq);
			type2 &=~(1<<gpio_irq);
			break;
		default:
			GPIODBUG("not support trigger");
			return -EINVAL;
			break;
	}

	ast_gpio_write(ast_gpio, type0, ast_gpio->int_type_offset);
	ast_gpio_write(ast_gpio, type1, ast_gpio->int_type_offset + 0x04);
	ast_gpio_write(ast_gpio, type2, ast_gpio->int_type_offset + 0x08);

	return 0;

}

static struct irq_chip ast_gpio_irq_chip = {
	.name		= "GPIO",
	.irq_ack		= ast_gpio_ack_irq,
	.irq_mask		= ast_gpio_mask_irq,
	.irq_unmask	= ast_gpio_unmask_irq,
	.irq_set_type	= ast_gpio_irq_type,
};

/*---------------------------------------------------------------------*/
static int
ast_gpio_probe(struct platform_device *pdev)
{
	int i, j;
	struct resource *res;	
	struct ast_gpio_bank *ast_gpio;
	u32 gpio_base;

	printk("AST GPIO Driver, (c) ASPEED Tech. Inc. \n");

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return -ENXIO;
	
	if (!request_mem_region(res->start, resource_size(res), res->name))
		return -EBUSY;

	gpio_base = (u32) ioremap(res->start, resource_size(res));
	if (!gpio_base)
		return -ENOMEM;

	GPIODBUG("virt gpio_base = %x \n", gpio_base);
	GPIODBUG("gpio port num %d, total gpio pin : %d\n",
		GPIO_PORT_NUM, ARCH_NR_GPIOS);

	GPIODBUG("gpio chain start %d \n",IRQ_GPIO_CHAIN_START);
	for (i = 0; i < GPIO_PORT_NUM; i++) {
		ast_gpio = &ast_gpio_gp[i];

		GPIODBUG("add gpio_chip [%s] : %d\n",ast_gpio->chip.label, i);

		ast_gpio->base = gpio_base;
		ast_gpio->chip.base = i*8;
		ast_gpio->chip.ngpio = 8;

		gpiochip_add(&ast_gpio->chip);

		//Set Level Trigger
		ast_gpio_write(ast_gpio, 0xffffffff, ast_gpio->int_type_offset);
		ast_gpio_write(ast_gpio, 0xffffffff, ast_gpio->int_type_offset + 0x04);
		ast_gpio_write(ast_gpio, 0, ast_gpio->int_type_offset + 0x08);

		//remove clear direction for keep orignal state		
//		ast_gpio_write(ast_gpio, 0, ast_gpio->dir_offset);
		//Enable IRQ 
//		ast_gpio_write(ast_gpio, 0xffffffff, ast_gpio->int_en_offset);

		for(j=0;j<8;j++) {
			GPIODBUG("inst chip data %d\n",i*8 + j + IRQ_GPIO_CHAIN_START); 
			irq_set_chip_data(i*8 + j + IRQ_GPIO_CHAIN_START, ast_gpio);

			irq_set_chip_and_handler(i*8 + j + IRQ_GPIO_CHAIN_START, &ast_gpio_irq_chip,
						 handle_level_irq);
			irq_clear_status_flags(i*8 + j + IRQ_GPIO_CHAIN_START, IRQ_NOREQUEST);
		}
		irq_set_chained_handler(IRQ_GPIO, ast_gpio_irq_handler);
		
		
	}

	return 0;
}

static struct platform_driver ast_gpio_driver = {
	.probe		= ast_gpio_probe,
//	.remove		= __exit_p(ast_gpio_remove),
	.driver		= {
		.name	= "ast-gpio",
		.owner	= THIS_MODULE,
	},
};

static struct platform_device *ast_gpio_device;

static int __init ast_gpio_init(void)
{
	int ret;

	static const struct resource ast_gpio_resource[] = {
		[0] = {
			.start = AST_GPIO_BASE,
			.end = AST_GPIO_BASE + SZ_512 - 1,
			.flags = IORESOURCE_MEM,
		},
		[1] = {
			.start = IRQ_GPIO,
			.end = IRQ_GPIO,
			.flags = IORESOURCE_IRQ,
		},
	};

	ret = platform_driver_register(&ast_gpio_driver);

	if (!ret) {
		ast_gpio_device = platform_device_register_simple("ast-gpio", 0,
								ast_gpio_resource, ARRAY_SIZE(ast_gpio_resource));
		if (IS_ERR(ast_gpio_device)) {
			platform_driver_unregister(&ast_gpio_driver);
			ret = PTR_ERR(ast_gpio_device);
		}
	}

	return ret;
}

static void __exit ast_gpio_exit(void)
{
	platform_device_unregister(ast_gpio_device);
	platform_driver_unregister(&ast_gpio_driver);
}

core_initcall(ast_gpio_init);
//arch_initcall(ast_gpio_init);

MODULE_AUTHOR("Ryan Chen <ryan_chen@aspeedtech.com>");
MODULE_DESCRIPTION("GPIO driver for AST processors");
MODULE_LICENSE("GPL");
