$date
	Sat Oct 22 22:47:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#726436
b100 !
1"
#726438
b100 &
b100 %
1$
#726439
0"
#726442
b10 &
b10 %
#726446
b1 &
1#
b1 %
#726450
b0 &
b0 %
0#
0$
#1781181
b1010 !
1"
#1781182
b1010 &
b1010 %
1$
#1781183
0"
#1781186
b101 &
b101 %
#1781190
b10000 &
b10000 %
#1781194
b1000 &
b1000 %
#1781198
b100 &
b100 %
#1781202
b10 &
b10 %
#1781206
b1 &
1#
b1 %
#1781210
b0 &
b0 %
0#
0$
#2734941
b11001 !
1"
#2734942
b11001 &
b11001 %
1$
#2734943
0"
#2734946
b1001100 &
b1001100 %
#2734950
b100110 &
b100110 %
#2734954
b10011 &
b10011 %
#2734958
b111010 &
b111010 %
#2734962
b11101 &
b11101 %
#2734966
b1011000 &
b1011000 %
#2734970
b101100 &
b101100 %
#2734974
b10110 &
b10110 %
#2734978
b1011 &
b1011 %
#2734982
b100010 &
b100010 %
#2734986
b10001 &
b10001 %
#2734990
b110100 &
b110100 %
#2734994
b11010 &
b11010 %
#2734998
b1101 &
b1101 %
#2735002
b101000 &
b101000 %
#2735006
b10100 &
b10100 %
#2735010
b1010 &
b1010 %
#2735014
b101 &
b101 %
#2735018
b10000 &
b10000 %
#2735022
b1000 &
b1000 %
#2735026
b100 &
b100 %
#2735030
b10 &
b10 %
#2735034
b1 &
b1 %
1#
#2735038
b0 &
0#
b0 %
0$
#4500012
