WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 5883547 heartbeat IPC: 1.7 cumulative IPC: 1.079 (Simulation time: 00 hr 00 min 46 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 4631844 cumulative IPC: 1.079 (Simulation time: 00 hr 00 min 46 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 4631844 cumulative IPC: 1.079 (Simulation time: 00 hr 00 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.079 instructions: 5000000 cycles: 4631844
CPU 0 Branch Prediction Accuracy: 97.98% MPKI: 0.0292 Average ROB Occupancy at Mispredict: 283.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0286
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      40039 HIT:       5823 MISS:      34216
LLC LOAD         ACCESS:      25879 HIT:          4 MISS:      25875
LLC RFO          ACCESS:       6987 HIT:          0 MISS:       6987
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5832 HIT:       5807 MISS:         25
LLC TRANSLATION  ACCESS:       1341 HIT:         12 MISS:       1329
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 557.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1188793 HIT:    1093962 MISS:      94831
cpu0_DTLB LOAD         ACCESS:    1188793 HIT:    1093962 MISS:      94831
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.88 cycles
cpu0_ITLB TOTAL        ACCESS:     744778 HIT:     744770 MISS:          8
cpu0_ITLB LOAD         ACCESS:     744778 HIT:     744770 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.2 cycles
cpu0_L1D TOTAL        ACCESS:    1816180 HIT:    1706954 MISS:     109226
cpu0_L1D LOAD         ACCESS:    1225251 HIT:    1162228 MISS:      63023
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546168 HIT:     523180 MISS:      22988
cpu0_L1D TRANSLATION  ACCESS:      44761 HIT:      21546 MISS:      23215
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.7 cycles
cpu0_L1I TOTAL        ACCESS:     970842 HIT:     970777 MISS:         65
cpu0_L1I LOAD         ACCESS:     970842 HIT:     970777 MISS:         65
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 258.3 cycles
cpu0_L2C TOTAL        ACCESS:      91403 HIT:      57149 MISS:      34254
cpu0_L2C LOAD         ACCESS:      53319 HIT:      27440 MISS:      25879
cpu0_L2C RFO          ACCESS:       7387 HIT:        399 MISS:       6988
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7508 HIT:       7462 MISS:         46
cpu0_L2C TRANSLATION  ACCESS:      23189 HIT:      21848 MISS:       1341
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 578.1 cycles
cpu0_STLB TOTAL        ACCESS:      69659 HIT:      45665 MISS:      23994
cpu0_STLB LOAD         ACCESS:      69659 HIT:      45665 MISS:      23994
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 69.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5368
  ROW_BUFFER_MISS:      28818
 AVG DBUS CONGESTED CYCLE: 3.878
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1350
  FULL:       3230
