set_property PACKAGE_PIN AA11 [get_ports {S00_AXI_arcache[3]}]
set_property PACKAGE_PIN AA12 [get_ports {S00_AXI_arcache[2]}]
set_property PACKAGE_PIN AA13 [get_ports {S00_AXI_arcache[1]}]
set_property PACKAGE_PIN AA15 [get_ports {S00_AXI_arcache[0]}]
set_property PACKAGE_PIN AA30 [get_ports {S00_AXI_araddr[31]}]
set_property PACKAGE_PIN AD29 [get_ports {S00_AXI_araddr[30]}]
set_property PACKAGE_PIN AE29 [get_ports {S00_AXI_araddr[29]}]
set_property PACKAGE_PIN AB29 [get_ports {S00_AXI_araddr[28]}]
set_property PACKAGE_PIN AB30 [get_ports {S00_AXI_araddr[27]}]
set_property PACKAGE_PIN AD28 [get_ports {S00_AXI_araddr[26]}]
set_property PACKAGE_PIN AC27 [get_ports {S00_AXI_araddr[25]}]
set_property PACKAGE_PIN AG29 [get_ports {S00_AXI_araddr[24]}]
set_property PACKAGE_PIN AH29 [get_ports {S00_AXI_araddr[23]}]
set_property PACKAGE_PIN AE28 [get_ports {S00_AXI_araddr[22]}]
set_property PACKAGE_PIN AF28 [get_ports {S00_AXI_araddr[21]}]
set_property PACKAGE_PIN AK29 [get_ports {S00_AXI_araddr[20]}]
set_property PACKAGE_PIN AK30 [get_ports {S00_AXI_araddr[19]}]
set_property PACKAGE_PIN AE30 [get_ports {S00_AXI_araddr[18]}]
set_property PACKAGE_PIN AF30 [get_ports {S00_AXI_araddr[17]}]
set_property PACKAGE_PIN AJ28 [get_ports {S00_AXI_araddr[16]}]
set_property PACKAGE_PIN AJ29 [get_ports {S00_AXI_araddr[15]}]
set_property PACKAGE_PIN AG30 [get_ports {S00_AXI_araddr[14]}]
set_property PACKAGE_PIN AH30 [get_ports {S00_AXI_araddr[13]}]
set_property PACKAGE_PIN AC26 [get_ports {S00_AXI_araddr[12]}]
set_property PACKAGE_PIN AD26 [get_ports {S00_AXI_araddr[11]}]
set_property PACKAGE_PIN AJ27 [get_ports {S00_AXI_araddr[10]}]
set_property PACKAGE_PIN AK28 [get_ports {S00_AXI_araddr[9]}]
set_property PACKAGE_PIN AG27 [get_ports {S00_AXI_araddr[8]}]
set_property PACKAGE_PIN AG28 [get_ports {S00_AXI_araddr[7]}]
set_property PACKAGE_PIN AH26 [get_ports {S00_AXI_araddr[6]}]
set_property PACKAGE_PIN AH27 [get_ports {S00_AXI_araddr[5]}]
set_property PACKAGE_PIN AF26 [get_ports {S00_AXI_araddr[4]}]
set_property PACKAGE_PIN AF27 [get_ports {S00_AXI_araddr[3]}]
set_property PACKAGE_PIN AJ26 [get_ports {S00_AXI_araddr[2]}]
set_property PACKAGE_PIN AK26 [get_ports {S00_AXI_araddr[1]}]
set_property PACKAGE_PIN AE26 [get_ports {S00_AXI_araddr[0]}]
set_property PACKAGE_PIN N19 [get_ports {S00_AXI_arburst[1]}]
set_property PACKAGE_PIN N20 [get_ports {S00_AXI_arburst[0]}]
set_property PACKAGE_PIN Y29 [get_ports {S00_AXI_arlen[7]}]
set_property PACKAGE_PIN AA27 [get_ports {S00_AXI_arlen[6]}]
set_property PACKAGE_PIN AB28 [get_ports {S00_AXI_arlen[5]}]
set_property PACKAGE_PIN AA25 [get_ports {S00_AXI_arlen[4]}]
set_property PACKAGE_PIN AB25 [get_ports {S00_AXI_arlen[3]}]
set_property PACKAGE_PIN AC29 [get_ports {S00_AXI_arlen[2]}]
set_property PACKAGE_PIN Y30 [get_ports {S00_AXI_arlen[0]}]
set_property PACKAGE_PIN AC30 [get_ports {S00_AXI_arlen[1]}]
set_property PACKAGE_PIN R23 [get_ports {S00_AXI_arready[0]}]
set_property PACKAGE_PIN Y28 [get_ports {S00_AXI_arsize[2]}]
set_property PACKAGE_PIN W29 [get_ports {S00_AXI_arsize[0]}]
set_property PACKAGE_PIN AA28 [get_ports {S00_AXI_arsize[1]}]
set_property PACKAGE_PIN P29 [get_ports {S00_AXI_arvalid[0]}]
set_property PACKAGE_PIN AD24 [get_ports {S00_AXI_awaddr[31]}]
set_property PACKAGE_PIN AD21 [get_ports {S00_AXI_awaddr[30]}]
set_property PACKAGE_PIN AE21 [get_ports {S00_AXI_awaddr[29]}]
set_property PACKAGE_PIN AE23 [get_ports {S00_AXI_awaddr[28]}]
set_property PACKAGE_PIN AF23 [get_ports {S00_AXI_awaddr[27]}]
set_property PACKAGE_PIN AD23 [get_ports {S00_AXI_awaddr[26]}]
set_property PACKAGE_PIN A11 [get_ports {S00_AXI_arlock[0]}]
set_property PACKAGE_PIN A12 [get_ports {S00_AXI_arprot[2]}]
set_property PACKAGE_PIN A13 [get_ports {S00_AXI_arprot[1]}]
set_property PACKAGE_PIN A15 [get_ports {S00_AXI_arprot[0]}]
set_property PACKAGE_PIN A16 [get_ports {S00_AXI_arqos[3]}]
set_property PACKAGE_PIN A18 [get_ports {S00_AXI_arqos[2]}]
set_property PACKAGE_PIN A20 [get_ports {S00_AXI_arqos[1]}]
set_property PACKAGE_PIN AE24 [get_ports {S00_AXI_awaddr[25]}]
set_property PACKAGE_PIN AF22 [get_ports {S00_AXI_awaddr[24]}]
set_property PACKAGE_PIN AG23 [get_ports {S00_AXI_awaddr[23]}]
set_property PACKAGE_PIN AG24 [get_ports {S00_AXI_awaddr[22]}]
set_property PACKAGE_PIN AH24 [get_ports {S00_AXI_awaddr[21]}]
set_property PACKAGE_PIN AJ24 [get_ports {S00_AXI_awaddr[20]}]
set_property PACKAGE_PIN AK25 [get_ports {S00_AXI_awaddr[19]}]
set_property PACKAGE_PIN AE25 [get_ports {S00_AXI_awaddr[18]}]
set_property PACKAGE_PIN AF25 [get_ports {S00_AXI_awaddr[17]}]
set_property PACKAGE_PIN AK23 [get_ports {S00_AXI_awaddr[16]}]
set_property PACKAGE_PIN AK24 [get_ports {S00_AXI_awaddr[15]}]
set_property PACKAGE_PIN AG25 [get_ports {S00_AXI_awaddr[14]}]
set_property PACKAGE_PIN AH25 [get_ports {S00_AXI_awaddr[13]}]
set_property PACKAGE_PIN AF20 [get_ports {S00_AXI_awaddr[12]}]
set_property PACKAGE_PIN AF21 [get_ports {S00_AXI_awaddr[11]}]
set_property PACKAGE_PIN AG22 [get_ports {S00_AXI_awaddr[10]}]
set_property PACKAGE_PIN AH22 [get_ports {S00_AXI_awaddr[9]}]
set_property PACKAGE_PIN AJ22 [get_ports {S00_AXI_awaddr[8]}]
set_property PACKAGE_PIN AJ23 [get_ports {S00_AXI_awaddr[7]}]
set_property PACKAGE_PIN AG20 [get_ports {S00_AXI_awaddr[6]}]
set_property PACKAGE_PIN AH20 [get_ports {S00_AXI_awaddr[5]}]
set_property PACKAGE_PIN AH21 [get_ports {S00_AXI_awaddr[4]}]
set_property PACKAGE_PIN AJ21 [get_ports {S00_AXI_awaddr[3]}]
set_property PACKAGE_PIN AK20 [get_ports {S00_AXI_awaddr[2]}]
set_property PACKAGE_PIN AK21 [get_ports {S00_AXI_awaddr[1]}]
set_property PACKAGE_PIN AE20 [get_ports {S00_AXI_awaddr[0]}]
set_property PACKAGE_PIN N25 [get_ports {S00_AXI_awburst[1]}]
set_property PACKAGE_PIN N26 [get_ports {S00_AXI_awburst[0]}]
set_property PACKAGE_PIN A17 [get_ports {S00_AXI_awcache[3]}]
set_property PACKAGE_PIN A22 [get_ports {S00_AXI_awcache[2]}]
set_property PACKAGE_PIN A23 [get_ports {S00_AXI_awcache[1]}]
set_property PACKAGE_PIN N24 [get_ports {S00_AXI_awlen[7]}]
set_property PACKAGE_PIN P21 [get_ports {S00_AXI_awlen[6]}]
set_property PACKAGE_PIN P22 [get_ports {S00_AXI_awlen[5]}]
set_property PACKAGE_PIN A25 [get_ports {S00_AXI_awcache[0]}]
set_property PACKAGE_PIN M24 [get_ports {S00_AXI_awlen[4]}]
set_property PACKAGE_PIN M25 [get_ports {S00_AXI_awlen[3]}]
set_property PACKAGE_PIN M22 [get_ports {S00_AXI_awlen[2]}]
set_property PACKAGE_PIN M23 [get_ports {S00_AXI_awlen[1]}]
set_property PACKAGE_PIN P19 [get_ports {S00_AXI_awlen[0]}]
set_property PACKAGE_PIN A26 [get_ports {S00_AXI_awlock[0]}]
set_property PACKAGE_PIN A27 [get_ports {S00_AXI_awprot[2]}]
set_property PACKAGE_PIN A28 [get_ports {S00_AXI_awprot[1]}]
set_property PACKAGE_PIN A30 [get_ports {S00_AXI_awprot[0]}]
set_property PACKAGE_PIN AA3 [get_ports {S00_AXI_awqos[3]}]
set_property PACKAGE_PIN AA4 [get_ports {S00_AXI_awqos[2]}]
set_property PACKAGE_PIN AA10 [get_ports {S00_AXI_awqos[0]}]
set_property PACKAGE_PIN AA8 [get_ports {S00_AXI_awqos[1]}]
set_property PACKAGE_PIN R21 [get_ports {S00_AXI_awready[0]}]
set_property PACKAGE_PIN N21 [get_ports {S00_AXI_awsize[2]}]
set_property PACKAGE_PIN N22 [get_ports {S00_AXI_awsize[1]}]
set_property PACKAGE_PIN P23 [get_ports {S00_AXI_awsize[0]}]
set_property PACKAGE_PIN W28 [get_ports {S00_AXI_awvalid[0]}]
set_property PACKAGE_PIN U20 [get_ports {S00_AXI_bready[0]}]
set_property PACKAGE_PIN J23 [get_ports {S00_AXI_bresp[1]}]
set_property PACKAGE_PIN J24 [get_ports {S00_AXI_bresp[0]}]
set_property PACKAGE_PIN R20 [get_ports {S00_AXI_bvalid[0]}]
set_property PACKAGE_PIN L22 [get_ports {S00_AXI_rdata[31]}]
set_property PACKAGE_PIN L23 [get_ports {S00_AXI_rdata[30]}]
set_property PACKAGE_PIN K23 [get_ports {S00_AXI_rdata[29]}]
set_property PACKAGE_PIN K24 [get_ports {S00_AXI_rdata[28]}]
set_property PACKAGE_PIN L21 [get_ports {S00_AXI_rdata[27]}]
set_property PACKAGE_PIN K21 [get_ports {S00_AXI_rdata[26]}]
set_property PACKAGE_PIN J21 [get_ports {S00_AXI_rdata[25]}]
set_property PACKAGE_PIN J22 [get_ports {S00_AXI_rdata[24]}]
set_property PACKAGE_PIN M20 [get_ports {S00_AXI_rdata[23]}]
set_property PACKAGE_PIN L20 [get_ports {S00_AXI_rdata[22]}]
set_property PACKAGE_PIN J29 [get_ports {S00_AXI_rdata[21]}]
set_property PACKAGE_PIN H29 [get_ports {S00_AXI_rdata[20]}]
set_property PACKAGE_PIN J27 [get_ports {S00_AXI_rdata[19]}]
set_property PACKAGE_PIN J28 [get_ports {S00_AXI_rdata[18]}]
set_property PACKAGE_PIN L30 [get_ports {S00_AXI_rdata[17]}]
set_property PACKAGE_PIN K30 [get_ports {S00_AXI_rdata[16]}]
set_property PACKAGE_PIN K26 [get_ports {S00_AXI_rdata[15]}]
set_property PACKAGE_PIN J26 [get_ports {S00_AXI_rdata[14]}]
set_property PACKAGE_PIN L26 [get_ports {S00_AXI_rdata[13]}]
set_property PACKAGE_PIN L27 [get_ports {S00_AXI_rdata[12]}]
set_property PACKAGE_PIN L25 [get_ports {S00_AXI_rdata[11]}]
set_property PACKAGE_PIN K25 [get_ports {S00_AXI_rdata[10]}]
set_property PACKAGE_PIN K28 [get_ports {S00_AXI_rdata[9]}]
set_property PACKAGE_PIN K29 [get_ports {S00_AXI_rdata[8]}]
set_property PACKAGE_PIN M28 [get_ports {S00_AXI_rdata[7]}]
set_property PACKAGE_PIN L28 [get_ports {S00_AXI_rdata[6]}]
set_property PACKAGE_PIN M29 [get_ports {S00_AXI_rdata[5]}]
set_property PACKAGE_PIN M30 [get_ports {S00_AXI_rdata[4]}]
set_property PACKAGE_PIN N27 [get_ports {S00_AXI_rdata[3]}]
set_property PACKAGE_PIN M27 [get_ports {S00_AXI_rdata[2]}]
set_property PACKAGE_PIN N29 [get_ports {S00_AXI_rdata[1]}]
set_property PACKAGE_PIN N30 [get_ports {S00_AXI_rdata[0]}]
set_property PACKAGE_PIN R25 [get_ports {S00_AXI_rlast[0]}]
set_property PACKAGE_PIN U19 [get_ports {S00_AXI_rready[0]}]
set_property PACKAGE_PIN AD22 [get_ports {S00_AXI_rresp[1]}]
set_property PACKAGE_PIN AC24 [get_ports {S00_AXI_rresp[0]}]
set_property PACKAGE_PIN P24 [get_ports {S00_AXI_rvalid[0]}]
set_property PACKAGE_PIN T30 [get_ports {S00_AXI_wdata[31]}]
set_property PACKAGE_PIN P26 [get_ports {S00_AXI_wdata[30]}]
set_property PACKAGE_PIN R26 [get_ports {S00_AXI_wdata[29]}]
set_property PACKAGE_PIN R28 [get_ports {S00_AXI_wdata[28]}]
set_property PACKAGE_PIN T28 [get_ports {S00_AXI_wdata[27]}]
set_property PACKAGE_PIN T26 [get_ports {S00_AXI_wdata[26]}]
set_property PACKAGE_PIN T27 [get_ports {S00_AXI_wdata[25]}]
set_property PACKAGE_PIN U27 [get_ports {S00_AXI_wdata[24]}]
set_property PACKAGE_PIN U28 [get_ports {S00_AXI_wdata[23]}]
set_property PACKAGE_PIN T25 [get_ports {S00_AXI_wdata[22]}]
set_property PACKAGE_PIN U25 [get_ports {S00_AXI_wdata[21]}]
set_property PACKAGE_PIN U29 [get_ports {S00_AXI_wdata[20]}]
set_property PACKAGE_PIN U30 [get_ports {S00_AXI_wdata[19]}]
set_property PACKAGE_PIN V26 [get_ports {S00_AXI_wdata[18]}]
set_property PACKAGE_PIN V27 [get_ports {S00_AXI_wdata[17]}]
set_property PACKAGE_PIN V29 [get_ports {S00_AXI_wdata[16]}]
set_property PACKAGE_PIN V25 [get_ports {S00_AXI_wdata[14]}]
set_property PACKAGE_PIN V30 [get_ports {S00_AXI_wdata[15]}]
set_property PACKAGE_PIN W26 [get_ports {S00_AXI_wdata[13]}]
set_property PACKAGE_PIN V19 [get_ports {S00_AXI_wdata[12]}]
set_property PACKAGE_PIN V20 [get_ports {S00_AXI_wdata[11]}]
set_property PACKAGE_PIN W23 [get_ports {S00_AXI_wdata[10]}]
set_property PACKAGE_PIN W24 [get_ports {S00_AXI_wdata[9]}]
set_property PACKAGE_PIN U22 [get_ports {S00_AXI_wdata[8]}]
set_property PACKAGE_PIN U23 [get_ports {S00_AXI_wdata[7]}]
set_property PACKAGE_PIN V21 [get_ports {S00_AXI_wdata[6]}]
set_property PACKAGE_PIN V22 [get_ports {S00_AXI_wdata[5]}]
set_property PACKAGE_PIN U24 [get_ports {S00_AXI_wdata[4]}]
set_property PACKAGE_PIN V24 [get_ports {S00_AXI_wdata[3]}]
set_property PACKAGE_PIN W21 [get_ports {S00_AXI_wdata[2]}]
set_property PACKAGE_PIN W22 [get_ports {S00_AXI_wdata[1]}]
set_property PACKAGE_PIN W19 [get_ports {S00_AXI_wdata[0]}]
set_property PACKAGE_PIN T23 [get_ports {S00_AXI_wlast[0]}]
set_property PACKAGE_PIN M19 [get_ports {S00_AXI_wready[0]}]
set_property PACKAGE_PIN R29 [get_ports {S00_AXI_wstrb[3]}]
set_property PACKAGE_PIN P27 [get_ports {S00_AXI_wstrb[2]}]
set_property PACKAGE_PIN P28 [get_ports {S00_AXI_wstrb[1]}]
set_property PACKAGE_PIN R30 [get_ports {S00_AXI_wstrb[0]}]
set_property PACKAGE_PIN T22 [get_ports {S00_AXI_wvalid[0]}]
set_property PACKAGE_PIN AB27 [get_ports ACLK]
set_property PACKAGE_PIN T21 [get_ports ARESETN]
set_property PACKAGE_PIN AD27 [get_ports ext_spi_clk]
set_property PACKAGE_PIN Y26 [get_ports iic_rtl_scl_io]
set_property PACKAGE_PIN Y25 [get_ports iic_rtl_sda_io]
set_property PACKAGE_PIN R24 [get_ports uart_rtl_rxd]
set_property PACKAGE_PIN AC22 [get_ports uart_rtl_txd]
set_property PACKAGE_PIN W27 [get_ports {spi_rtl_ss_io[0]}]
set_property PACKAGE_PIN T20 [get_ports spi_rtl_io0_io]
set_property PACKAGE_PIN R19 [get_ports spi_rtl_io1_io]
set_property PACKAGE_PIN AA26 [get_ports interrupt_interrupt]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_araddr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arburst[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arburst[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlen[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arlock[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arprot[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arprot[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arprot[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arqos[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arqos[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arqos[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arqos[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arready[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arsize[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arsize[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arsize[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arvalid[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awaddr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awburst[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awburst[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awcache[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awcache[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awcache[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awcache[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlen[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awlock[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awprot[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awprot[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awprot[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awqos[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awqos[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awready[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awsize[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awsize[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awsize[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_awvalid[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_bready[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_bresp[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_bresp[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_bvalid[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rlast[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rready[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rresp[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rresp[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_rvalid[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wlast[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wready[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wstrb[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wstrb[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wstrb[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wstrb[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_wvalid[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports ACLK]
set_property IOSTANDARD LVCMOS18 [get_ports ARESETN]
set_property IOSTANDARD LVCMOS18 [get_ports ext_spi_clk]
set_property IOSTANDARD LVCMOS18 [get_ports iic_rtl_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports iic_rtl_sda_io]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rtl_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports uart_rtl_txd]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_rtl_ss_io[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arcache[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arcache[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arcache[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {S00_AXI_arcache[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports interrupt_interrupt]

# Clock Constraints
create_clock -period 5.000 -name axi_clk [get_ports ACLK]
create_clock -period 10.000 -name spi_clk [get_ports ext_spi_clk]

