Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VideoMemory.v" in library work
Compiling verilog file "VGA.v" in library work
Module <VideoMemory> compiled
Compiling verilog file "RegisterFile.v" in library work
Module <VGA> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "Flags.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "DataMemory.v" in library work
Module <Flags> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ALU.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "VideoUnit.v" in library work
Module <ALU> compiled
Compiling verilog file "CPU.v" in library work
Module <GPU> compiled
Compiling verilog file "Main.v" in library work
Module <CPU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <GPU> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work> with parameters.
	ADD = "00001"
	ADDI = "01010"
	AND = "00100"
	CMP = "01100"
	JG = "01111"
	JL = "10000"
	JNZ = "01110"
	JUMP = "10001"
	JZ = "01101"
	LI = "01001"
	LW = "00111"
	MOV = "00110"
	NOP = "00000"
	OR = "00011"
	SUB = "00010"
	SUBI = "01011"
	SW = "01000"
	XOR = "00101"

Analyzing hierarchy for module <RegisterFile> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "001"
	AND = "011"
	OR = "100"
	SUB = "010"
	XOR = "101"

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <Flags> in library <work>.

Analyzing hierarchy for module <VideoMemory> in library <work>.

Analyzing hierarchy for module <VGA> in library <work>.

WARNING:Xst:2591 - "VideoUnit.v" line 15: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "VideoUnit.v" line 15: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
Analyzing module <CPU> in library <work>.
Module <CPU> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
	ADD = 5'b00001
	ADDI = 5'b01010
	AND = 5'b00100
	CMP = 5'b01100
	JG = 5'b01111
	JL = 5'b10000
	JNZ = 5'b01110
	JUMP = 5'b10001
	JZ = 5'b01101
	LI = 5'b01001
	LW = 5'b00111
	MOV = 5'b00110
	NOP = 5'b00000
	OR = 5'b00011
	SUB = 5'b00010
	SUBI = 5'b01011
	SW = 5'b01000
	XOR = 5'b00101
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ADD = 3'b001
	AND = 3'b011
	OR = 3'b100
	SUB = 3'b010
	XOR = 3'b101
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
Module <DataMemory> is correct for synthesis.
 
Analyzing module <Flags> in library <work>.
Module <Flags> is correct for synthesis.
 
Analyzing module <GPU> in library <work>.
Module <GPU> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <GPU>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <GPU>.
Analyzing module <VideoMemory> in library <work>.
Module <VideoMemory> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
Module <VGA> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
    Found 32x16-bit ROM for signal <data$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
WARNING:Xst:646 - Signal <opname> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x5-bit ROM for signal <$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
    Found 4x8-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 4x8-bit dual-port RAM <Mram_registers_ren> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 8-bit addsub for signal <old_result_2$addsub0000>.
    Found 8-bit xor2 for signal <old_result_2$xor0000> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
    Found 16x8-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <return_data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <Flags>.
    Related source file is "Flags.v".
WARNING:Xst:737 - Found 1-bit latch for signal <flags_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flags_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flags_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Flags> synthesized.


Synthesizing Unit <VideoMemory>.
    Related source file is "VideoMemory.v".
    Found 23040x3-bit single-port RAM <Mram_M> for signal <M>.
WARNING:Xst:643 - "VideoMemory.v" line 15: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 3-bit register for signal <pixel>.
    Found 15-bit adder for signal <addr>.
    Found 8x8-bit multiplier for signal <addr$mult0001> created at line 15.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <VideoMemory> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
    Found 8-bit up counter for signal <row>.
    Found 1-bit register for signal <vsync>.
    Found 8-bit register for signal <column>.
    Found 1-bit register for signal <hsync>.
    Found 3-bit register for signal <pixel>.
    Found 8-bit adder for signal <column$addsub0000> created at line 60.
    Found 10-bit comparator greatequal for signal <column$cmp_ge0000> created at line 56.
    Found 10-bit comparator greatequal for signal <column$cmp_ge0001> created at line 56.
    Found 10-bit comparator greatequal for signal <column$cmp_ge0002> created at line 54.
    Found 10-bit comparator greatequal for signal <column$cmp_ge0003> created at line 54.
    Found 8-bit comparator less for signal <column$cmp_lt0000> created at line 65.
    Found 10-bit comparator less for signal <column$cmp_lt0001> created at line 56.
    Found 10-bit comparator less for signal <column$cmp_lt0002> created at line 56.
    Found 10-bit up counter for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 49.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 49.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 56.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 56.
    Found 10-bit comparator less for signal <pixel$cmp_lt0000> created at line 54.
    Found 10-bit comparator less for signal <pixel$cmp_lt0001> created at line 54.
    Found 10-bit comparator less for signal <pixel$cmp_lt0002> created at line 56.
    Found 10-bit comparator less for signal <pixel$cmp_lt0003> created at line 56.
    Found 8-bit comparator greatequal for signal <row$cmp_ge0000> created at line 70.
    Found 10-bit up counter for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 44.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 44.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <VGA> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU.v".
WARNING:Xst:1305 - Output <stopped> is never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <pc_enabled> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <jl_and$xor0000> created at line 73.
    Found 8-bit up counter for signal <PC>.
    Summary:
	inferred   1 Counter(s).
Unit <CPU> synthesized.


Synthesizing Unit <GPU>.
    Related source file is "VideoUnit.v".
WARNING:Xst:647 - Input <din<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <GPU> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:653 - Signal <we> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <din> is used but never assigned. This sourceless signal will be automatically connected to value 010.
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port RAM                              : 1
 23040x3-bit single-port RAM                           : 1
 4x8-bit dual-port RAM                                 : 2
# ROMs                                                 : 2
 16x5-bit ROM                                          : 1
 32x16-bit ROM                                         : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 6
 1-bit register                                        : 2
 3-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 18
 10-bit comparator greatequal                          : 8
 10-bit comparator less                                : 8
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <IM> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <CU> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <RF> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALU> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <DM> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <flags> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <pixel_1> of sequential type is unconnected in block <VM>.
WARNING:Xst:2677 - Node <pixel_2> of sequential type is unconnected in block <VM>.

Synthesizing (advanced) Unit <DataMemory>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <dm_write>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataMemory> synthesized (advanced).

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_write>     | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr1>    |          |
    |     doB            | connected to signal <read_data1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_write>     | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <read_addr2>    |          |
    |     doB            | connected to signal <read_data2>    |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

Synthesizing (advanced) Unit <VideoMemory>.
INFO:Xst:3226 - The RAM <Mram_M> will be implemented as a BLOCK RAM, absorbing the following register(s): <pixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 23040-word x 3-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VideoMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed RAM                  : 1
 23040x3-bit single-port block RAM                     : 1
 4x8-bit dual-port distributed RAM                     : 2
# ROMs                                                 : 2
 16x5-bit ROM                                          : 1
 32x16-bit ROM                                         : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 18
 10-bit comparator greatequal                          : 8
 10-bit comparator less                                : 8
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pixel_1> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <pixel_2> 
WARNING:Xst:2677 - Node <gpu/VM/Mram_M2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <gpu/VM/Mram_M3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <gpu/VM/Mram_M5> of sequential type is unconnected in block <Main>.
WARNING:Xst:1293 - FF/Latch <PC_0> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_1> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_2> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_3> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_5> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_6> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_7> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <flags/flags_0> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <flags/flags_2> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <flags/flags_1> is unconnected in block <CPU>.
INFO:Xst:1901 - Instance gpu/vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <DM> of the block <DataMemory> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers8> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers7> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers6> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers5> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers4> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers3> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers2> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers1> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren8> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren7> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren6> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren5> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren4> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren3> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren2> is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RF/Mram_registers_ren1> is unconnected in block <CPU>.
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <ALU> of the block <ALU> are unconnected in block <CPU>.
   This instance will be removed from the design along with all underlying logic

Optimizing unit <Main> ...

Optimizing unit <ALU> ...

Optimizing unit <DataMemory> ...

Optimizing unit <VGA> ...

Optimizing unit <CPU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 169
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 11
#      LUT3                        : 7
#      LUT4                        : 30
#      MUXCY                       : 39
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 41
#      FD                          : 1
#      FDE                         : 8
#      FDR                         : 12
#      FDRE                        : 18
#      FDRS                        : 2
# RAMS                             : 2
#      RAMB16_S1                   : 1
#      RAMB16_S2                   : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 8
#      IBUFG                       : 1
#      OBUF                        : 7
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                       48  out of   4656     1%  
 Number of Slice Flip Flops:             41  out of   9312     0%  
 Number of 4 input LUTs:                 82  out of   9312     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   8  out of    190     4%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG                  | 3     |
clk                                | gpu/vga_clock_dcm:CLKFX| 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.068ns (Maximum Frequency: 123.941MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.068ns (frequency: 123.941MHz)
  Total number of paths / destination ports: 3495 / 125
-------------------------------------------------------------------------
Delay:               8.068ns (Levels of Logic = 6)
  Source:            gpu/VGA/row_7 (FF)
  Destination:       gpu/VM/Mram_M1 (RAM)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising

  Data Path: gpu/VGA/row_7 to gpu/VM/Mram_M1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.451  gpu/VGA/row_7 (gpu/VGA/row_7)
     MULT18X18SIO:A7->P10    1   4.091   0.509  gpu/VM/Mmult_addr_mult0001 (gpu/VM/addr_mult0001<10>)
     LUT1:I0->O            1   0.612   0.000  gpu/VM/Madd_addr_cy<10>_rt (gpu/VM/Madd_addr_cy<10>_rt)
     MUXCY:S->O            1   0.404   0.000  gpu/VM/Madd_addr_cy<10> (gpu/VM/Madd_addr_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  gpu/VM/Madd_addr_cy<11> (gpu/VM/Madd_addr_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  gpu/VM/Madd_addr_cy<12> (gpu/VM/Madd_addr_cy<12>)
     XORCY:CI->O           1   0.699   0.357  gpu/VM/Madd_addr_xor<13> (gpu/VM/addr<13>)
     RAMB16_S1:ADDR13          0.328          gpu/VM/Mram_M1
    ----------------------------------------
    Total                      8.068ns (6.751ns logic, 1.317ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            gpu/VGA/pixel_1 (FF)
  Destination:       pixel<2> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: gpu/VGA/pixel_1 to pixel<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.514   0.380  gpu/VGA/pixel_1 (gpu/VGA/pixel_1)
     OBUF:I->O                 3.169          pixel_2_OBUF (pixel<2>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.58 secs
 
--> 

Total memory usage is 214272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :    7 (   0 filtered)

