
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 6.86

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.51 source latency state[0]$_SDFF_PN0_/CLK ^
  -0.48 target latency entropy_pool2[13]$_SDFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.03 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: health_counter[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.05    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     4    0.38    0.15    0.18    0.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net2 (net)
                  0.15    0.00    0.39 v _642_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.06    0.20    0.17    0.55 ^ _642_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _239_ (net)
                  0.20    0.00    0.55 ^ _661_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.06    0.09    0.64 v _661_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _073_ (net)
                  0.06    0.00    0.64 v health_counter[6]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.23    0.11    0.20    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.11    0.00    0.51 ^ health_counter[6]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.51   clock reconvergence pessimism
                          0.09    0.60   library hold time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.23    0.11    0.20    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.11    0.00    0.51 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.32    0.51    1.02 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.32    0.00    1.02 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.20    1.22 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.24    0.00    1.22 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.09    0.22    0.30    1.53 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.22    0.00    1.53 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.18    0.26    1.79 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.19    0.00    1.79 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.21    0.26    2.05 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.21    0.00    2.05 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.19    2.24 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    2.24 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    2.94 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.16    0.00    2.94 v random_data[5] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: random_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.97    0.37    0.29    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.23    0.11    0.20    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.11    0.00    0.51 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.08    0.32    0.51    1.02 ^ state[0]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         state[0] (net)
                  0.32    0.00    1.02 ^ _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.20    1.22 v _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _141_ (net)
                  0.24    0.00    1.22 v _441_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.09    0.22    0.30    1.53 v _441_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.22    0.00    1.53 v _442_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.18    0.26    1.79 v _442_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _143_ (net)
                  0.19    0.00    1.79 v _443_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.21    0.26    2.05 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         _144_ (net)
                  0.21    0.00    2.05 v _448_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.19    2.24 v _448_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net32 (net)
                  0.05    0.00    2.24 v output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    2.94 v output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         random_data[5] (net)
                  0.16    0.00    2.94 v random_data[5] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.7873305082321167

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6383

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.27671727538108826

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9477

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool2[13]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.48    0.99 v state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.20    1.19 ^ _486_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.25    1.44 ^ _488_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.22    1.66 ^ _489_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    1.89 ^ _490_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    2.13 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    2.31 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    2.31 v entropy_pool2[13]$_SDFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.31   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.48 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ entropy_pool2[13]$_SDFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.08   10.40   library setup time
          10.40   data required time
---------------------------------------------------------
          10.40   data required time
          -2.31   data arrival time
---------------------------------------------------------
           8.09   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ state[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.48    0.99 ^ state[1]$_SDFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.06    1.05 v _882_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.05 v state[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.51 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ state[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.51   clock reconvergence pessimism
   0.09    0.60   library hold time
           0.60   data required time
---------------------------------------------------------
           0.60   data required time
          -1.05   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.5103

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.5117

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.9365

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
6.8635

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
233.730632

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-02   3.26e-04   8.31e-08   1.25e-02  27.9%
Combinational          2.91e-03   1.54e-03   1.21e-07   4.46e-03   9.9%
Clock                  1.96e-02   8.33e-03   4.01e-07   2.79e-02  62.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.47e-02   1.02e-02   6.05e-07   4.49e-02 100.0%
                          77.3%      22.7%       0.0%
