Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  8 16:36:25 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 173 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 363 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5459 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.836        0.000                      0                 1369        0.041        0.000                      0                 1369        3.000        0.000                       0                   689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 80.000}       160.000         6.250           
  clk_vga_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_interpolation_design_1_clk_wiz_0_0      157.671        0.000                      0                    1        0.696        0.000                      0                    1       53.360        0.000                       0                   196  
  clk_vga_design_1_clk_wiz_0_0                 30.550        0.000                      0                 1141        0.041        0.000                      0                 1141       19.500        0.000                       0                   489  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.836        0.000                      0                  192        0.083        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 34.426        0.000                      0                  164        0.218        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      157.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.671ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.518ns (25.240%)  route 1.534ns (74.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.534     3.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X67Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.504   161.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.079   161.586    
                         clock uncertainty           -0.130   161.456    
    SLICE_X67Y63         FDRE (Setup_fdre_C_D)       -0.103   161.353    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        161.353    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                157.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.725%)  route 0.627ns (79.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.627     1.356    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X67Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833     0.835    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y63         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism             -0.234     0.601    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.059     0.660    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.696    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X56Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[144]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[151]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[181]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X51Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X56Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X48Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X53Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X53Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X53Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X53Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[116]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[0]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_153
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[10]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_143
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[11]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_142
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[12]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_141
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[13]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_140
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[14]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_139
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[15]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_138
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[16]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_137
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[17]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_136
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    

Slack (MET) :             30.550ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.952ns (74.416%)  route 2.046ns (25.584%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 41.689 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.715     1.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.518     2.235 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.980     3.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.339 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.339    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.872 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.872    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.223    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          1.064     5.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.207     9.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[18]
                         net (fo=1, routed)           0.002     9.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_135
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.686    41.689    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.079    41.768    
                         clock uncertainty           -0.102    41.666    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    40.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         40.266    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 30.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.393%)  route 0.226ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111104]/Q
                         net (fo=1, routed)           0.226     0.929    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-_n_0_1111111104]
    SLICE_X51Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.831     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/C
                         clock pessimism             -0.005     0.828    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.060     0.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.591     0.593    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y79         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.205     0.939    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.907     0.909    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.256     0.653    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.836    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.485%)  route 0.307ns (68.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.558     0.560    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X53Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/Q
                         net (fo=3, routed)           0.307     1.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[4]
    SLICE_X43Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X43Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.070     0.901    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.124%)  route 0.327ns (69.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/Q
                         net (fo=3, routed)           0.327     1.030    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[5]
    SLICE_X50Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X50Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.089     0.915    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.314%)  route 0.340ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.558     0.560    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X53Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/Q
                         net (fo=3, routed)           0.340     1.041    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[4]
    SLICE_X42Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.831     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.083     0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111107]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.506%)  route 0.337ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/Q
                         net (fo=3, routed)           0.337     1.038    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[11]
    SLICE_X51Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.060     0.886    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.514%)  route 0.353ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/Q
                         net (fo=3, routed)           0.353     1.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[5]
    SLICE_X47Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833     0.835    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.070     0.900    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.858%)  route 0.263ns (65.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.591     0.593    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y79         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263     0.997    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[4]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.907     0.909    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.256     0.653    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.836    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.514%)  route 0.353ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[17]/Q
                         net (fo=3, routed)           0.353     1.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[5]
    SLICE_X47Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.831     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.066     0.894    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.463%)  route 0.144ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X41Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]__0/Q
                         net (fo=1, routed)           0.144     0.850    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111100]__0_n_0
    SLICE_X42Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.832     0.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                         clock pessimism             -0.234     0.600    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.085     0.685    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y32     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X2Y23      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y80     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.772ns  (logic 3.940ns (40.319%)  route 5.832ns (59.681%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 161.511 - 160.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 121.613 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.611   121.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456   122.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.694   124.764    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   124.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.289 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.403 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.403    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.737 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1/O[1]
                         net (fo=5, routed)           0.840   126.576    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__1_n_6
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.303   126.879 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_i_3/O
                         net (fo=1, routed)           0.000   126.879    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_i_3_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.429 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/CO[3]
                         net (fo=1, routed)           0.000   127.429    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.651 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2/O[0]
                         net (fo=2, routed)           1.179   128.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__2_n_7
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.299   129.129 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_7/O
                         net (fo=1, routed)           0.000   129.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_7_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.505 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.505    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_3/O[0]
                         net (fo=1, routed)           1.119   130.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_3_n_7
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.295   131.139 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[167]_i_2/O
                         net (fo=1, routed)           0.000   131.139    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[167]_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   131.386 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X43Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508   161.511    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism             -0.101   161.410    
                         clock uncertainty           -0.250   161.160    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.062   161.222    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                        161.222    
                         arrival time                        -131.386    
  -------------------------------------------------------------------
                         slack                                 29.836    

Slack (MET) :             30.076ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.531ns  (logic 3.958ns (41.526%)  route 5.573ns (58.474%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 161.510 - 160.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 121.613 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.611   121.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456   122.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.694   124.764    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   124.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.289 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           0.840   126.462    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.303   126.765 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.765    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   127.405 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           1.176   128.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.306   128.887 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000   128.887    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.239 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/O[3]
                         net (fo=1, routed)           0.864   130.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_4
    SLICE_X43Y85         LUT4 (Prop_lut4_I2_O)        0.307   130.410 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2/O
                         net (fo=1, routed)           0.000   130.410    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.811 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.811    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.145 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[1]
                         net (fo=1, routed)           0.000   131.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_6
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   161.510    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/C
                         clock pessimism             -0.101   161.409    
                         clock uncertainty           -0.250   161.159    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.062   161.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]
  -------------------------------------------------------------------
                         required time                        161.221    
                         arrival time                        -131.145    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.090ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.513ns  (logic 4.396ns (46.213%)  route 5.117ns (53.787%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 161.515 - 160.000 ) 
    Source Clock Delay      (SCD):    1.623ns = ( 121.623 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.621   121.623    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.518   122.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/Q
                         net (fo=13, routed)          2.310   124.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[3]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124   124.575 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1/O
                         net (fo=1, routed)           0.000   124.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.976 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   124.976    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.310 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[1]
                         net (fo=5, routed)           1.029   126.340    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303   126.643 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.643    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.193 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.415 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[0]
                         net (fo=2, routed)           1.130   128.545    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_7
    SLICE_X38Y86         LUT1 (Prop_lut1_I0_O)        0.299   128.844 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7/O
                         net (fo=1, routed)           0.000   128.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.220    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[0]
                         net (fo=1, routed)           0.647   130.086    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_7
    SLICE_X39Y87         LUT4 (Prop_lut4_I2_O)        0.295   130.381 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5/O
                         net (fo=1, routed)           0.000   130.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   130.913 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.136 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.136    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X39Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.512   161.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism             -0.101   161.414    
                         clock uncertainty           -0.250   161.164    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.062   161.226    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        161.226    
                         arrival time                        -131.136    
  -------------------------------------------------------------------
                         slack                                 30.090    

Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.510ns  (logic 3.937ns (41.397%)  route 5.573ns (58.603%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 161.510 - 160.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 121.613 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.611   121.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456   122.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.694   124.764    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   124.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.289 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           0.840   126.462    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.303   126.765 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.765    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   127.405 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           1.176   128.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.306   128.887 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000   128.887    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.239 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/O[3]
                         net (fo=1, routed)           0.864   130.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_4
    SLICE_X43Y85         LUT4 (Prop_lut4_I2_O)        0.307   130.410 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2/O
                         net (fo=1, routed)           0.000   130.410    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.811 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.811    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   131.124 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.124    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_4
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   161.510    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/C
                         clock pessimism             -0.101   161.409    
                         clock uncertainty           -0.250   161.159    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.062   161.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]
  -------------------------------------------------------------------
                         required time                        161.221    
                         arrival time                        -131.124    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             30.171ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.436ns  (logic 3.863ns (40.938%)  route 5.573ns (59.062%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 161.510 - 160.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 121.613 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.611   121.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456   122.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.694   124.764    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   124.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.289 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           0.840   126.462    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.303   126.765 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.765    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   127.405 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           1.176   128.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.306   128.887 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000   128.887    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.239 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/O[3]
                         net (fo=1, routed)           0.864   130.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_4
    SLICE_X43Y85         LUT4 (Prop_lut4_I2_O)        0.307   130.410 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2/O
                         net (fo=1, routed)           0.000   130.410    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.811 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.811    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   131.050 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[2]
                         net (fo=1, routed)           0.000   131.050    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_5
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   161.510    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/C
                         clock pessimism             -0.101   161.409    
                         clock uncertainty           -0.250   161.159    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.062   161.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]
  -------------------------------------------------------------------
                         required time                        161.221    
                         arrival time                        -131.050    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.187ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.420ns  (logic 3.847ns (40.837%)  route 5.573ns (59.163%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 161.510 - 160.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 121.613 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.611   121.613    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456   122.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.694   124.764    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   124.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.888    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.289 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.289    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.623 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[1]
                         net (fo=5, routed)           0.840   126.462    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_6
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.303   126.765 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.765    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_3_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   127.405 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           1.176   128.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.306   128.887 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000   128.887    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   129.239 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/O[3]
                         net (fo=1, routed)           0.864   130.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_4
    SLICE_X43Y85         LUT4 (Prop_lut4_I2_O)        0.307   130.410 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2/O
                         net (fo=1, routed)           0.000   130.410    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_2_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.811 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.811    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.034 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.034    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_7
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.507   161.510    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X43Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]/C
                         clock pessimism             -0.101   161.409    
                         clock uncertainty           -0.250   161.159    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.062   161.221    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[163]
  -------------------------------------------------------------------
                         required time                        161.221    
                         arrival time                        -131.034    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.238ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.364ns  (logic 4.247ns (45.357%)  route 5.117ns (54.643%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 161.514 - 160.000 ) 
    Source Clock Delay      (SCD):    1.623ns = ( 121.623 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.621   121.623    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.518   122.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/Q
                         net (fo=13, routed)          2.310   124.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[3]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124   124.575 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1/O
                         net (fo=1, routed)           0.000   124.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.976 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   124.976    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.310 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[1]
                         net (fo=5, routed)           1.029   126.340    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303   126.643 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.643    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.193 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.415 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[0]
                         net (fo=2, routed)           1.130   128.545    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_7
    SLICE_X38Y86         LUT1 (Prop_lut1_I0_O)        0.299   128.844 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7/O
                         net (fo=1, routed)           0.000   128.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.220    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[0]
                         net (fo=1, routed)           0.647   130.086    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_7
    SLICE_X39Y87         LUT4 (Prop_lut4_I2_O)        0.295   130.381 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5/O
                         net (fo=1, routed)           0.000   130.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   130.987 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.987    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_4
    SLICE_X39Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.511   161.514    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/C
                         clock pessimism             -0.101   161.413    
                         clock uncertainty           -0.250   161.163    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.062   161.225    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]
  -------------------------------------------------------------------
                         required time                        161.225    
                         arrival time                        -130.987    
  -------------------------------------------------------------------
                         slack                                 30.238    

Slack (MET) :             30.297ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.305ns  (logic 4.188ns (45.010%)  route 5.117ns (54.990%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 161.514 - 160.000 ) 
    Source Clock Delay      (SCD):    1.623ns = ( 121.623 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.621   121.623    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.518   122.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/Q
                         net (fo=13, routed)          2.310   124.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[3]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124   124.575 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1/O
                         net (fo=1, routed)           0.000   124.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.976 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   124.976    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.310 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[1]
                         net (fo=5, routed)           1.029   126.340    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_6
    SLICE_X44Y86         LUT2 (Prop_lut2_I1_O)        0.303   126.643 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   126.643    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.193 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.415 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[0]
                         net (fo=2, routed)           1.130   128.545    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_7
    SLICE_X38Y86         LUT1 (Prop_lut1_I0_O)        0.299   128.844 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7/O
                         net (fo=1, routed)           0.000   128.844    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_7_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.220    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.439 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[0]
                         net (fo=1, routed)           0.647   130.086    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_7
    SLICE_X39Y87         LUT4 (Prop_lut4_I2_O)        0.295   130.381 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5/O
                         net (fo=1, routed)           0.000   130.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   130.928 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[2]
                         net (fo=1, routed)           0.000   130.928    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_5
    SLICE_X39Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.511   161.514    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X39Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/C
                         clock pessimism             -0.101   161.413    
                         clock uncertainty           -0.250   161.163    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.062   161.225    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]
  -------------------------------------------------------------------
                         required time                        161.225    
                         arrival time                        -130.928    
  -------------------------------------------------------------------
                         slack                                 30.297    

Slack (MET) :             30.311ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.325ns  (logic 3.619ns (38.808%)  route 5.706ns (61.192%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 121.621 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.619   121.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X54Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.518   122.139 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[6]/Q
                         net (fo=13, routed)          2.578   124.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[6]
    SLICE_X53Y82         LUT2 (Prop_lut2_I0_O)        0.124   124.841 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_2/O
                         net (fo=1, routed)           0.000   124.841    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_i_2_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   125.239 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/CO[3]
                         net (fo=1, routed)           0.000   125.239    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.461 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1/O[0]
                         net (fo=5, routed)           1.043   126.504    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__1_n_7
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.299   126.803 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4/O
                         net (fo=1, routed)           0.000   126.803    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_i_4_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   127.409 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1/O[3]
                         net (fo=2, routed)           1.271   128.680    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__1_n_4
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.306   128.986 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_8/O
                         net (fo=1, routed)           0.000   128.986    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_8_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.366 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.366    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.585 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.815   130.400    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_3_n_7
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.295   130.695 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[23]_i_2/O
                         net (fo=1, routed)           0.000   130.695    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[23]_i_2_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   130.947 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.947    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1_n_7
    SLICE_X56Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -130.947    
  -------------------------------------------------------------------
                         slack                                 30.311    

Slack (MET) :             30.351ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.236ns  (logic 3.327ns (36.022%)  route 5.909ns (63.978%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.630ns = ( 121.630 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628   121.630    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X51Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456   122.086 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/Q
                         net (fo=12, routed)          3.006   125.092    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[10]
    SLICE_X49Y81         LUT2 (Prop_lut2_I0_O)        0.124   125.216 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_i_2/O
                         net (fo=1, routed)           0.000   125.216    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_i_2_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   125.614 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/CO[3]
                         net (fo=1, routed)           0.000   125.614    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   125.885 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_2/CO[0]
                         net (fo=18, routed)          0.744   126.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_2_n_3
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.373   127.002 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_4/O
                         net (fo=1, routed)           0.000   127.002    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_i_4_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.552 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2/CO[3]
                         net (fo=13, routed)          1.821   129.373    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__2_n_0
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124   129.497 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2/O
                         net (fo=1, routed)           0.338   129.835    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[86]_i_2_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   130.415 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.415    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[86]_i_1_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.529 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.529    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.643 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.643    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   130.866 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.866    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X45Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.504   161.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X45Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism             -0.101   161.406    
                         clock uncertainty           -0.250   161.156    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)        0.062   161.218    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        161.218    
                         arrival time                        -130.866    
  -------------------------------------------------------------------
                         slack                                 30.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.503ns (66.080%)  route 0.258ns (33.920%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561     0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           0.134     0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3/O[1]
                         net (fo=4, routed)           0.124     1.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3_n_6
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.229     1.324 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/O[3]
                         net (fo=1, routed)           0.000     1.324    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_4
    SLICE_X49Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.136    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.537ns (67.531%)  route 0.258ns (32.469%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561     0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           0.134     0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3/O[1]
                         net (fo=4, routed)           0.124     1.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3_n_6
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.209     1.304 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/CO[3]
                         net (fo=1, routed)           0.000     1.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.358 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.358    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_7
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[73]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.250     1.137    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.548ns (67.974%)  route 0.258ns (32.026%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561     0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           0.134     0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3/O[1]
                         net (fo=4, routed)           0.124     1.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3_n_6
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.209     1.304 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/CO[3]
                         net (fo=1, routed)           0.000     1.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.369 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.369    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_5
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.250     1.137    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.358ns (42.689%)  route 0.481ns (57.311%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.557     0.559    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X53Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0/Q
                         net (fo=4, routed)           0.481     1.180    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[0]__0_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.225 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_5/O
                         net (fo=1, routed)           0.000     1.225    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_5_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.397 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[3]
    SLICE_X54Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.825     0.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X54Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/C
                         clock pessimism              0.056     0.882    
                         clock uncertainty            0.250     1.133    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.134     1.267    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.296ns (36.303%)  route 0.519ns (63.697%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/Q
                         net (fo=13, routed)          0.519     1.209    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[8]
    SLICE_X53Y87         LUT4 (Prop_lut4_I1_O)        0.098     1.307 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_8_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.377 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_n_7
    SLICE_X53Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X53Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.136    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.275ns (33.450%)  route 0.547ns (66.550%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X38Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]/Q
                         net (fo=9, routed)           0.547     1.276    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[10]
    SLICE_X45Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.321 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry__1_i_2_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.387 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.387    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry__1_n_5
    SLICE_X45Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X45Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.142    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105     1.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.464ns (56.447%)  route 0.358ns (43.553%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X50Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/Q
                         net (fo=2, routed)           0.162     0.886    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.013 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9/O[3]
                         net (fo=4, routed)           0.196     1.210    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9_n_4
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.110     1.320 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_5_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.383 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_4
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[76]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.250     1.137    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.275ns (33.534%)  route 0.545ns (66.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/Q
                         net (fo=15, routed)          0.545     1.273    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[10]
    SLICE_X53Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.318 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_6/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_6_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.384 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_n_5
    SLICE_X53Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X53Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.136    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.250ns (29.423%)  route 0.600ns (70.577%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561     0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/Q
                         net (fo=6, routed)           0.600     1.303    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.348 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_5_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.412 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.412    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[11]
    SLICE_X54Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X54Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/C
                         clock pessimism              0.056     0.884    
                         clock uncertainty            0.250     1.135    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.134     1.269    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.573ns (68.937%)  route 0.258ns (31.063%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561     0.563    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X42Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           0.134     0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.971 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3/O[1]
                         net (fo=4, routed)           0.124     1.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_3_n_6
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.209     1.304 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/CO[3]
                         net (fo=1, routed)           0.000     1.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.394 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.394    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_6
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X49Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[74]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.250     1.137    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     1.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.642ns (13.468%)  route 4.125ns (86.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.233     6.396    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    40.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.642ns (13.468%)  route 4.125ns (86.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.233     6.396    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    40.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.642ns (13.468%)  route 4.125ns (86.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.233     6.396    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    40.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.642ns (13.468%)  route 4.125ns (86.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.233     6.396    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y56         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X81Y56         FDRE (Setup_fdre_C_R)       -0.429    40.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0
  -------------------------------------------------------------------
                         required time                         40.823    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.670ns (14.177%)  route 4.056ns (85.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.924     5.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X79Y61         LUT3 (Prop_lut3_I0_O)        0.152     5.224 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.131     6.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.371    40.881    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0
  -------------------------------------------------------------------
                         required time                         40.881    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.670ns (14.177%)  route 4.056ns (85.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.924     5.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X79Y61         LUT3 (Prop_lut3_I0_O)        0.152     5.224 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.131     6.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.371    40.881    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0
  -------------------------------------------------------------------
                         required time                         40.881    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.670ns (14.177%)  route 4.056ns (85.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.924     5.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X79Y61         LUT3 (Prop_lut3_I0_O)        0.152     5.224 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.131     6.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.371    40.881    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0
  -------------------------------------------------------------------
                         required time                         40.881    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.670ns (14.177%)  route 4.056ns (85.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.924     5.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X79Y61         LUT3 (Prop_lut3_I0_O)        0.152     5.224 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.131     6.355    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.600    41.603    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X80Y55         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/C
                         clock pessimism             -0.101    41.502    
                         clock uncertainty           -0.250    41.252    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.371    40.881    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0
  -------------------------------------------------------------------
                         required time                         40.881    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.641ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[12]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.642ns (14.109%)  route 3.908ns (85.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.016     6.180    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[12]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.598    41.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[12]__0/C
                         clock pessimism             -0.101    41.500    
                         clock uncertainty           -0.250    41.250    
    SLICE_X81Y59         FDRE (Setup_fdre_C_R)       -0.429    40.821    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[12]__0
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 34.641    

Slack (MET) :             34.641ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[13]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.642ns (14.109%)  route 3.908ns (85.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.627     1.629    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.518     2.147 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.892     5.039    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.163 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1/O
                         net (fo=32, routed)          1.016     6.180    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[13]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.598    41.601    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X81Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[13]__0/C
                         clock pessimism             -0.101    41.500    
                         clock uncertainty           -0.250    41.250    
    SLICE_X81Y59         FDRE (Setup_fdre_C_R)       -0.429    40.821    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[13]__0
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 34.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.594     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[24]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.594     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[25]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.594     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[26]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[27]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.594     1.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[27]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[27]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y61         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[27]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.181%)  route 0.649ns (79.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.649     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.142    
    SLICE_X69Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[28]__0
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.181%)  route 0.649ns (79.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.649     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.142    
    SLICE_X69Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[29]__0
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.181%)  route 0.649ns (79.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.649     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.142    
    SLICE_X69Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[30]__0
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.181%)  route 0.649ns (79.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.649     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.142    
    SLICE_X69Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[31]__0
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.748%)  route 0.666ns (80.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.666     1.395    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[20]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.748%)  route 0.666ns (80.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.666     1.395    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X69Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[21]__0/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.144    
    SLICE_X69Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.105    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[21]__0
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.290    





