# Boon Complete Redesign: From Reactive Runtime to RISC Softcore

## Ultimate Vision

**Design and implement a RISC softcore processor entirely in Boon.**

This document set extends the arena-based engine redesign (§2-3) with FPGA synthesis capabilities (§5.1) and culminates in a full RISC-V softcore implementation (§5.2).

```
┌─────────────────────────────────────────────────────────────────────────────┐
│                          BOON LANGUAGE                                       │
│                    Reactive Dataflow Programming                             │
└─────────────────────────────────────────────────────────────────────────────┘
                                    │
              ┌─────────────────────┴─────────────────────┐
              ▼                                           ▼
┌─────────────────────────────┐           ┌─────────────────────────────┐
│   BROWSER / SERVER / CLI    │           │      FPGA / ASIC            │
│   (Arena-Based Engine)      │           │   (HDL Transpiler)          │
│                             │           │                             │
│   §2-3:                     │           │   §5.1: Transpiler          │
│   - Arena memory model      │           │   - Boon → SystemVerilog    │
│   - Message-passing         │           │   - Type inference          │
│   - Event loop              │           │   - Elaboration             │
│   - Persistence             │           │                             │
│   - Multi-threading         │           │   §5.2: RISC Softcore       │
│   - Live updates            │           │   - RV32I implementation    │
│   - Testing infrastructure  │           │   - Pipeline stages         │
│                             │           │   - Memory interface        │
└─────────────────────────────┘           └─────────────────────────────┘
```

---

## Reading Order

1. **Overview**: This file (1.0)
2. **Getting Started**: 1.1 - Executive summary
3. **Core Engine** (Chapter 2): §2.1-2.8
4. **Runtime Features** (Chapter 3): §3.1-3.4
5. **Migration** (Chapter 4): §4.1-4.2
6. **Hardware Targets** (Chapter 5): §5.1-5.3
7. **Reference** (Chapter 6): §6.1-6.6

---

## File Index

### Chapter 1: Overview

| File | Description |
|------|-------------|
| `1.0_OVERVIEW.md` | This file |
| `1.1_GETTING_STARTED.md` | Executive summary, constraints, architecture |

### Chapter 2: Core Engine

| File | Section | Description |
|------|---------|-------------|
| `2.1_NODE_IDENTIFICATION.md` | §2.1 | SourceId, ScopeId, NodeAddress |
| `2.2_ARENA_MEMORY.md` | §2.2 | Arena, SlotId, ReactiveNode |
| `2.3_MESSAGE_PASSING.md` | §2.3 | Message, Payload, routing |
| `2.4_EVENT_LOOP.md` | §2.4 | EventLoop, timer queue |
| `2.5_GRAPH_SNAPSHOT.md` | §2.5 | Serialization, persistence |
| `2.6_ERROR_HANDLING.md` | §2.6 | FLUSH error handling |
| `2.7_MULTI_THREADING.md` | §2.7 | WebWorkers, SharedArrayBuffer |
| `2.8_BRIDGE_API.md` | §2.8 | Bridge & API architecture |

### Chapter 3: Runtime Features

| File | Section | Description |
|------|---------|-------------|
| `3.1_MODULES.md` | §3.1 | Modules, virtual filesystem, multi-renderer |
| `3.2_HOT_RELOAD.md` | §3.2 | Hot reload, state migration |
| `3.3_CROSS_PLATFORM.md` | §3.3 | Browser, server, CLI platforms |
| `3.4_TESTING.md` | §3.4 | Native testing infrastructure |

### Chapter 4: Migration

| File | Section | Description |
|------|---------|-------------|
| `4.1_MILESTONE.md` | §4.1 | First major milestone: playground on new engine |
| `4.2_PHASES.md` | §4.2 | Implementation phases, migration approach |

### Chapter 5: Hardware Targets

| File | Section | Description |
|------|---------|-------------|
| `5.1_FPGA_TRANSPILER.md` | §5.1 | Boon → SystemVerilog transpiler |
| `5.2_RISC_SOFTCORE.md` | §5.2 | RISC-V softcore in Boon |
| `5.3_FIXED_SIZE.md` | §5.3 | Fixed-size philosophy (future consideration) |

### Chapter 6: Reference

| File | Section | Description |
|------|---------|-------------|
| `6.1_ISSUES.md` | §6.1 | Known issues, corrections, design decisions |
| `6.2_EXAMPLES.md` | §6.2 | Playground examples compatibility matrix |
| `6.3_FILES.md` | §6.3 | Critical files, risks, success criteria |
| `6.4_NOTES.md` | §6.4 | Architecture comparison notes |
| `6.5_SYNC.md` | §6.5 | Documentation sync needed |
| `6.6_ROADMAP.md` | §6.6 | Complete roadmap |

---

## Quick Reference

| Old Name | New Name | Section |
|----------|----------|---------|
| Part 1 | Chapter 2.1 | Node Identification |
| Part 2 | Chapter 2.2 | Arena Memory |
| Part 3 | Chapter 2.3 | Message Passing |
| Part 4 | Chapter 2.4 | Event Loop |
| Part 5 | Chapter 2.5 | Graph Snapshot |
| Part 6 | Chapter 2.6 | Error Handling |
| Part 7 | Chapter 2.7 | Multi-Threading |
| Part 8 | Chapter 2.8 | Bridge & API |
| Part 9 | Chapter 3.1 | Modules |
| Part 10 | Chapter 3.2 | Hot Reload |
| Part 11 | Chapter 3.3 | Cross-Platform |
| Part 12 | Chapter 3.4 | Testing |
| Part 13 | Chapter 5.1 | FPGA Transpiler |
| Part 14 | Chapter 5.2 | RISC Softcore |
| Part 15 | Chapter 5.3 | Fixed Size |

---

## Issue Reference

Issues are documented in `6.1_ISSUES.md`. Reference format: `Issue N` (e.g., Issue 1, Issue 26).

---
