#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a794b19230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a794a0c130 .scope module, "tb" "tb" 3 94;
 .timescale -12 -12;
L_000001a794b1b160 .functor NOT 1, L_000001a794b99f80, C4<0>, C4<0>, C4<0>;
L_000001a794b1b940 .functor XOR 4, L_000001a794b9ae80, L_000001a794b99620, C4<0000>, C4<0000>;
L_000001a794b1b860 .functor XOR 4, L_000001a794b1b940, L_000001a794b99ee0, C4<0000>, C4<0000>;
v000001a794b999e0_0 .net *"_ivl_10", 3 0, L_000001a794b99ee0;  1 drivers
v000001a794b99a80_0 .net *"_ivl_12", 3 0, L_000001a794b1b860;  1 drivers
v000001a794b9a5c0_0 .net *"_ivl_2", 3 0, L_000001a794b9a340;  1 drivers
v000001a794b99440_0 .net *"_ivl_4", 3 0, L_000001a794b9ae80;  1 drivers
v000001a794b99e40_0 .net *"_ivl_6", 3 0, L_000001a794b99620;  1 drivers
v000001a794b99760_0 .net *"_ivl_8", 3 0, L_000001a794b1b940;  1 drivers
v000001a794b99260_0 .var "clk", 0 0;
v000001a794b998a0_0 .net "q_dut", 3 0, v000001a794b1e0a0_0;  1 drivers
v000001a794b99300_0 .net "q_ref", 3 0, v000001a794b1d920_0;  1 drivers
v000001a794b9a520_0 .net "reset", 0 0, v000001a794b1e500_0;  1 drivers
v000001a794b9ac00_0 .net "slowena", 0 0, v000001a794b1e5a0_0;  1 drivers
v000001a794b9a160_0 .var/2u "stats1", 159 0;
v000001a794b99b20_0 .var/2u "strobe", 0 0;
v000001a794b99bc0_0 .net "tb_match", 0 0, L_000001a794b99f80;  1 drivers
v000001a794b9a980_0 .net "tb_mismatch", 0 0, L_000001a794b1b160;  1 drivers
v000001a794b9af20_0 .net "wavedrom_enable", 0 0, v000001a794b1dd80_0;  1 drivers
v000001a794b993a0_0 .net "wavedrom_title", 511 0, v000001a794b1df60_0;  1 drivers
L_000001a794b9a340 .concat [ 4 0 0 0], v000001a794b1d920_0;
L_000001a794b9ae80 .concat [ 4 0 0 0], v000001a794b1d920_0;
L_000001a794b99620 .concat [ 4 0 0 0], v000001a794b1e0a0_0;
L_000001a794b99ee0 .concat [ 4 0 0 0], v000001a794b1d920_0;
L_000001a794b99f80 .cmp/eeq 4, L_000001a794b9a340, L_000001a794b1b860;
S_000001a794b18670 .scope module, "good1" "RefModule" 3 135, 4 2 0, S_000001a794a0c130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v000001a794b1e780_0 .net "clk", 0 0, v000001a794b99260_0;  1 drivers
v000001a794b1d920_0 .var "q", 3 0;
v000001a794b1e320_0 .net "reset", 0 0, v000001a794b1e500_0;  alias, 1 drivers
v000001a794b1d9c0_0 .net "slowena", 0 0, v000001a794b1e5a0_0;  alias, 1 drivers
E_000001a794b431b0 .event posedge, v000001a794b1e780_0;
S_000001a794b2fa90 .scope module, "stim1" "stimulus_gen" 3 130, 3 6 0, S_000001a794a0c130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "slowena";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v000001a794b1dce0_0 .net "clk", 0 0, v000001a794b99260_0;  alias, 1 drivers
v000001a794b1e640_0 .var "hint1", 0 0;
v000001a794b1e500_0 .var "reset", 0 0;
v000001a794b1e5a0_0 .var "slowena", 0 0;
v000001a794b1e6e0_0 .net "tb_match", 0 0, L_000001a794b99f80;  alias, 1 drivers
v000001a794b1dd80_0 .var "wavedrom_enable", 0 0;
v000001a794b1df60_0 .var "wavedrom_title", 511 0;
E_000001a794b432b0/0 .event negedge, v000001a794b1e780_0;
E_000001a794b432b0/1 .event posedge, v000001a794b1e780_0;
E_000001a794b432b0 .event/or E_000001a794b432b0/0, E_000001a794b432b0/1;
S_000001a794b2fc20 .scope task, "reset_test" "reset_test" 3 15, 3 15 0, S_000001a794b2fa90;
 .timescale -12 -12;
v000001a794b1da60_0 .var/2u "arfail", 0 0;
v000001a794b1db00_0 .var "async", 0 0;
v000001a794b1de20_0 .var/2u "datafail", 0 0;
v000001a794b1dc40_0 .var/2u "srfail", 0 0;
E_000001a794b43370 .event negedge, v000001a794b1e780_0;
TD_tb.stim1.reset_test ;
    %wait E_000001a794b431b0;
    %wait E_000001a794b431b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b431b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001a794b43370;
    %load/vec4 v000001a794b1e6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a794b1de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %wait E_000001a794b431b0;
    %load/vec4 v000001a794b1e6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a794b1da60_0, 0, 1;
    %wait E_000001a794b431b0;
    %load/vec4 v000001a794b1e6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001a794b1dc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %load/vec4 v000001a794b1dc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 29 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a794b1da60_0;
    %load/vec4 v000001a794b1db00_0;
    %load/vec4 v000001a794b1de20_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001a794b1db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 31 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001a794b2fdb0 .scope task, "wavedrom_start" "wavedrom_start" 3 42, 3 42 0, S_000001a794b2fa90;
 .timescale -12 -12;
v000001a794b1dec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001a794b26770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 45, 3 45 0, S_000001a794b2fa90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001a794b26900 .scope module, "top_module1" "TopModule" 3 141, 5 3 0, S_000001a794a0c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v000001a794b1e000_0 .net "clk", 0 0, v000001a794b99260_0;  alias, 1 drivers
v000001a794b1e0a0_0 .var "q", 3 0;
v000001a794b1e140_0 .net "reset", 0 0, v000001a794b1e500_0;  alias, 1 drivers
v000001a794b1e1e0_0 .net "slowena", 0 0, v000001a794b1e5a0_0;  alias, 1 drivers
S_000001a794b26a90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_000001a794a0c130;
 .timescale -12 -12;
E_000001a794b433f0 .event edge, v000001a794b99b20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a794b99b20_0;
    %nor/r;
    %assign/vec4 v000001a794b99b20_0, 0;
    %wait E_000001a794b433f0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a794b2fa90;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001a794b1db00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001a794b2fc20;
    %join;
    %pushi/vec4 12, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b431b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a794b26770;
    %join;
    %wait E_000001a794b431b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %wait E_000001a794b431b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %pushi/vec4 9, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b431b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794b1e5a0_0, 0;
    %wait E_000001a794b43370;
    %load/vec4 v000001a794b1e6e0_0;
    %store/vec4 v000001a794b1e640_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b431b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v000001a794b1e640_0;
    %load/vec4 v000001a794b1e6e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call/w 3 71 "$display", "Hint: What is supposed to happen when the counter is 9 and not enabled?" {0 0 0};
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %wait E_000001a794b431b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794b1e500_0, 0;
    %pushi/vec4 15, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b431b0;
    %vpi_func 3 81 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a794b1e5a0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a794b26770;
    %join;
    %wait E_000001a794b431b0;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a794b432b0;
    %vpi_func 3 86 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a794b1e5a0_0, 0;
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001a794b1e500_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001a794b18670;
T_5 ;
    %wait E_000001a794b431b0;
    %load/vec4 v000001a794b1e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794b1d920_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a794b1d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a794b1d920_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794b1d920_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001a794b1d920_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a794b1d920_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a794b26900;
T_6 ;
    %wait E_000001a794b431b0;
    %load/vec4 v000001a794b1e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794b1e0a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a794b1e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a794b1e0a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794b1e0a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001a794b1e0a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a794b1e0a0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a794a0c130;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794b99260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794b99b20_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001a794a0c130;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001a794b99260_0;
    %inv;
    %store/vec4 v000001a794b99260_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001a794a0c130;
T_9 ;
    %vpi_call/w 3 122 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 123 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a794b1dce0_0, v000001a794b9a980_0, v000001a794b99260_0, v000001a794b9ac00_0, v000001a794b9a520_0, v000001a794b99300_0, v000001a794b998a0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001a794a0c130;
T_10 ;
    %load/vec4 v000001a794b9a160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001a794b9a160_0, 64, 32>, &PV<v000001a794b9a160_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a794b9a160_0, 128, 32>, &PV<v000001a794b9a160_0, 0, 32> {0 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a794b9a160_0, 128, 32>, &PV<v000001a794b9a160_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_000001a794a0c130;
T_11 ;
    %wait E_000001a794b432b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a794b9a160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a794b9a160_0, 4, 32;
    %load/vec4 v000001a794b99bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001a794b9a160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a794b9a160_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a794b9a160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a794b9a160_0, 4, 32;
T_11.0 ;
    %load/vec4 v000001a794b99300_0;
    %load/vec4 v000001a794b99300_0;
    %load/vec4 v000001a794b998a0_0;
    %xor;
    %load/vec4 v000001a794b99300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000001a794b9a160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a794b9a160_0, 4, 32;
T_11.6 ;
    %load/vec4 v000001a794b9a160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a794b9a160_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a794a0c130;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 187 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob067_countslow_test.sv";
    "dataset_code-complete-iccad2023/Prob067_countslow_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob067_countslow/Prob067_countslow_sample01.sv";
