#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 13 07:43:15 2020
# Process ID: 23960
# Current directory: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26544 C:\Users\flap9\MyData\Workspaces\hw-syn-lab\lab_6\lab_6.xpr
# Log file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/vivado.log
# Journal file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 823.820 ; gain = 198.438
update_compile_order -fileset sources_1
create_fileset -simset uart
file mkdir C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/clk9600_test.v w ]
add_files -fileset sim_1 C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/clk9600_test.v
delete_fileset [ get_filesets uart ]
file delete -force C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/uart
update_compile_order -fileset sim_1
set_property top vga_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v" into library lab6
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3a506379051645f5b1d6af83030d67f9 --incr --debug typical --relax --mt 2 -L lab6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_test_behav xil_defaultlib.vga_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module lab6.vga_sync_default
Compiling module xil_defaultlib.vga_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/vga_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 07:49:12 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_behav -key {Behavioral:sim_1:Functional:vga_test} -tclbatch {vga_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source vga_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 908.734 ; gain = 46.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3a506379051645f5b1d6af83030d67f9 --incr --debug typical --relax --mt 2 -L lab6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_test_behav xil_defaultlib.vga_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_behav -key {Behavioral:sim_1:Functional:vga_test} -tclbatch {vga_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source vga_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top clk9600_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk9600_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk9600_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk9600
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/clk9600_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk9600_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3a506379051645f5b1d6af83030d67f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk9600_test_behav xil_defaultlib.clk9600_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk9600
Compiling module xil_defaultlib.clk9600_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk9600_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/clk9600_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 07:53:11 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk9600_test_behav -key {Behavioral:sim_1:Functional:clk9600_test} -tclbatch {clk9600_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clk9600_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk9600_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 910.977 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 8454273 (See C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/vivado_pid23960.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 07:54:08 2020...
