("lab9_Sim:/\tlab9_Sim Design schematic" (("open" (nil hierarchy "/{Design lab9_Sim schematic }:a"))) (((-2.10625 -3.9625) (10.99375 2.50625)) "a" "analogArtist-Schematic" 5))("lab9:/\tlab9 Design schematic" (("open" (nil hierarchy "/{Design lab9 schematic }:a"))) (((-9.2625 -21.7625) (6.8625 -13.65)) "a" "Schematics" 7))("inverter:/\tinverter Design schematic" (("open" (nil hierarchy "/{Design inverter schematic }:a"))) nil)("lab9_NAND:/\tlab9_NAND Design schematic" (("open" (nil hierarchy "/{Design lab9_NAND schematic }:a"))) (((-2.525 -4.25) (9.76875 2.00625)) "a" "Schematics" 12))("XOR:/\tXOR Design schematic" (("open" (nil hierarchy "/{Design XOR schematic }:a"))) (((-3.2375 -5.875) (12.3875 2.08125)) "a" "Schematics" 11))("NAND:/\tNAND Design schematic" (("open" (nil hierarchy "/{Design NAND schematic }:a"))) (((-2.6 -1.76875) (4.2875 1.7375)) "a" "Schematics" 7))("DFFSimulatedAC:/\tDFFSimulatedAC Design schematic" (("open" (nil hierarchy "/{Design DFFSimulatedAC schematic }:a"))) (((-2.225 -1.90625) (4.55 1.5375)) "a" "Schematics" 21))("DFFSimulated:/\tDFFSimulated Design schematic" (("open" (nil hierarchy "/{Design DFFSimulated schematic }:a"))) (((-2.225 -1.7875) (4.55 1.5375)) "a" "analogArtist-Schematic" 18))("DFF:/\tDFF Design layout" (("open" (nil hierarchy "/{Design DFF layout }:a"))) (((-19.711 -5.183) (16.304 12.483)) "a" "Layout" 8))("DFF:/\tDFF Design schematic" (("open" (nil hierarchy "/{Design DFF schematic }:a"))) (((-3.59375 -6.0125) (18.26875 5.1125)) "a" "Schematics" 41))