$date
	Fri Jun  8 13:30:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 16 ! result [15:0] $end
$var reg 16 " line_a [15:0] $end
$var reg 16 # line_b [15:0] $end
$scope module u1 $end
$var wire 16 $ line_a [15:0] $end
$var wire 16 % line_b [15:0] $end
$var reg 16 & result [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#100
b10 !
b10 &
b1 #
b1 %
b1 "
b1 $
#200
b10000 !
b10000 &
b1111 "
b1111 $
#300
b101 !
b101 &
b1111111111110110 #
b1111111111110110 %
#400
b1111111111111011 !
b1111111111111011 &
b101 "
b101 $
#600
