<profile>

<section name = "Vivado HLS Report for 'axi_stream_gpio'" level="0">
<item name = "Date">Mon Jan 21 18:40:08 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">axi_stream_gpio</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.008, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 116</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 120</column>
<column name="Register">-, -, 201, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_1_fu_87_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_2_fu_98_p2">+, 0, 0, 39, 1, 32</column>
<column name="OutputData_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OutputData_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="OutputData_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_3_fu_104_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_79_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="InputData_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="InputData_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="InputData_V_blk_n">9, 2, 1, 2</column>
<column name="InputData_V_in_sig">9, 2, 1, 2</column>
<column name="OutputData_1_data_out">9, 2, 32, 64</column>
<column name="OutputData_1_state">15, 3, 2, 6</column>
<column name="OutputData_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_phi_mux_bitCounter_new_phi_fu_62_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmpOutput_new_phi_fu_52_p4">9, 2, 32, 64</column>
<column name="bitCounter_new_reg_59">9, 2, 32, 64</column>
<column name="tmpOutput_new_reg_49">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="InputData_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="InputData_V_preg">1, 0, 1, 0</column>
<column name="OutputData_1_payload_A">32, 0, 32, 0</column>
<column name="OutputData_1_payload_B">32, 0, 32, 0</column>
<column name="OutputData_1_sel_rd">1, 0, 1, 0</column>
<column name="OutputData_1_sel_wr">1, 0, 1, 0</column>
<column name="OutputData_1_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="bitCounter">32, 0, 32, 0</column>
<column name="bitCounter_new_reg_59">32, 0, 32, 0</column>
<column name="tmpOutput">32, 0, 32, 0</column>
<column name="tmpOutput_new_reg_49">32, 0, 32, 0</column>
<column name="tmp_3_reg_133">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, axi_stream_gpio, return value</column>
<column name="InputData_V">in, 1, ap_vld, InputData_V, scalar</column>
<column name="InputData_V_ap_vld">in, 1, ap_vld, InputData_V, scalar</column>
<column name="OutputData_TDATA">out, 32, axis, OutputData, pointer</column>
<column name="OutputData_TVALID">out, 1, axis, OutputData, pointer</column>
<column name="OutputData_TREADY">in, 1, axis, OutputData, pointer</column>
</table>
</item>
</section>
</profile>
