Fitter report for DE1_SoC_Computer
Wed May 01 22:35:43 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed May 01 22:35:43 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 11,494 / 32,070 ( 36 % )                    ;
; Total registers                 ; 10093                                       ;
; Total pins                      ; 368 / 457 ( 81 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,347,584 / 4,065,280 ( 33 % )              ;
; Total RAM Blocks                ; 169 / 397 ( 43 % )                          ;
; Total DSP Blocks                ; 1 / 87 ( 1 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.7%      ;
;     Processor 7            ;   1.7%      ;
;     Processor 8            ;   1.6%      ;
;     Processor 9            ;   1.6%      ;
;     Processor 10           ;   1.5%      ;
;     Processor 11           ;   1.5%      ;
;     Processor 12           ;   1.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                            ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|saved_grant[1]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|packet_in_progress                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[1]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][9]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][9]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][39]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|mem[0][56]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|mem[0][174]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|mem[0][174]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][19]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][54]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][55]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][56]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][62]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|mem[0][115]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][54]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][115]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem[0][115]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][48]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][54]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][55]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][48]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][55]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem[0][55]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][48]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][54]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][56]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][93]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][94]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][101]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][102]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][72]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_sram_s2_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_sram_s2_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_2_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_2_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_4_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_4_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_5_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_5_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_7_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_7_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_8_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_8_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_9_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_9_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_10_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_10_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_13_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_13_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_14_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_14_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_15_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_15_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_16_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_16_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_17_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_17_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_19_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_19_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[10]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg[10]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[10]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter|data_reg[74]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter|data_reg[74]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg[12]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg[10]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|count[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|altera_reset_controller:rst_controller|r_early_rst~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sel_address_mux_I[0][1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[3][0]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[4][0]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[4][1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[6][1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[8][1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[8][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sel_address_mux_I[11][0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[11][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[11][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[12][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[12][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[13][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[14][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[14][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[15][0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[15][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[15][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[19][0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_address_mux_I[19][1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_address_mux_I[19][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[4][3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[6][3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[7][3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[7][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[8][3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[8][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[9][3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sel_write_en_mux_I[12][3]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sel_write_en_mux_I[18][3]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sel_write_en_mux_I[18][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; FAN_CTRL                  ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_CLK                ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[0]            ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[1]            ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[2]            ; PIN_AJ2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[3]            ; PIN_AJ1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[4]            ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[5]            ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[6]            ; PIN_AG2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_B2_DATA[7]            ; PIN_AG1       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_EMPTY                 ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_FULL                  ; PIN_AG5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_OE_N                  ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RD_N                  ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_RESET_N               ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SCL                   ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_SDA                   ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; USB_WR_N                  ; PIN_AH5       ; QSF Assignment             ;
; Fast Input Register         ; DE1_SoC_Computer                            ;              ; *                         ; ON            ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; FAN_CTRL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_CLK                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[0]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[1]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[2]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[3]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[4]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[5]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[6]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_B2_DATA[7]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_EMPTY                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_FULL                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_OE_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_RD_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_RESET_N               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_SCL                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_SDA                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; DE1_SoC_Computer                            ;              ; USB_WR_N                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 30495 ) ; 0.00 % ( 0 / 30495 )       ; 0.00 % ( 0 / 30495 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 30495 ) ; 0.00 % ( 0 / 30495 )       ; 0.00 % ( 0 / 30495 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                  ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                           ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                      ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                             ; 0.00 % ( 0 / 29627 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 845 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 23 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11,494 / 32,070       ; 36 %  ;
; ALMs needed [=A-B+C]                                        ; 11,494                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 12,219 / 32,070       ; 38 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,095                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,543                 ;       ;
;         [c] ALMs used for registers                         ; 581                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,099 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 374 / 32,070          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 369                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,563 / 3,207         ; 49 %  ;
;     -- Logic LABs                                           ; 1,563                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 19,166                ;       ;
;     -- 7 input functions                                    ; 447                   ;       ;
;     -- 6 input functions                                    ; 2,874                 ;       ;
;     -- 5 input functions                                    ; 5,161                 ;       ;
;     -- 4 input functions                                    ; 3,524                 ;       ;
;     -- <=3 input functions                                  ; 7,160                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 390                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,867                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,351 / 64,140        ; 15 %  ;
;         -- Secondary logic registers                        ; 516 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,353                 ;       ;
;         -- Routing optimization registers                   ; 514                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 368 / 457             ; 81 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 169 / 397             ; 43 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,347,584 / 4,065,280 ; 33 %  ;
; Total block memory implementation bits                      ; 1,730,560 / 4,065,280 ; 43 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 87                ; 1 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 21.1% / 20.3% / 23.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 74.1% / 72.0% / 84.0% ;       ;
; Maximum fan-out                                             ; 9211                  ;       ;
; Highest non-global fan-out                                  ; 725                   ;       ;
; Total fan-out                                               ; 127041                ;       ;
; Average fan-out                                             ; 4.08                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                             ;
+-------------------------------------------------------------+------------------------+-------------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-------------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11494 / 32070 ( 36 % ) ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 11494                  ; 0                                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 12219 / 32070 ( 38 % ) ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4095                   ; 0                                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7543                   ; 0                                               ; 0                              ;
;         [c] ALMs used for registers                         ; 581                    ; 0                                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                                               ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1099 / 32070 ( 3 % )   ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 374 / 32070 ( 1 % )    ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                                               ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 5                      ; 0                                               ; 0                              ;
;         [c] Due to LAB input limits                         ; 369                    ; 0                                               ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                                             ; Low                            ;
;                                                             ;                        ;                                                 ;                                ;
; Total LABs:  partially or completely used                   ; 1563 / 3207 ( 49 % )   ; 0 / 3207 ( 0 % )                                ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1563                   ; 0                                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Combinational ALUT usage for logic                          ; 19166                  ; 0                                               ; 0                              ;
;     -- 7 input functions                                    ; 447                    ; 0                                               ; 0                              ;
;     -- 6 input functions                                    ; 2874                   ; 0                                               ; 0                              ;
;     -- 5 input functions                                    ; 5161                   ; 0                                               ; 0                              ;
;     -- 4 input functions                                    ; 3524                   ; 0                                               ; 0                              ;
;     -- <=3 input functions                                  ; 7160                   ; 0                                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 390                    ; 0                                               ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                                               ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                                               ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                                               ; 0                              ;
;     -- By type:                                             ;                        ;                                                 ;                                ;
;         -- Primary logic registers                          ; 9351 / 64140 ( 15 % )  ; 0 / 64140 ( 0 % )                               ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 516 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                               ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                                 ;                                ;
;         -- Design implementation registers                  ; 9353                   ; 0                                               ; 0                              ;
;         -- Routing optimization registers                   ; 514                    ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
;                                                             ;                        ;                                                 ;                                ;
; Virtual pins                                                ; 0                      ; 0                                               ; 0                              ;
; I/O pins                                                    ; 290                    ; 77                                              ; 1                              ;
; I/O registers                                               ; 50                     ; 176                                             ; 0                              ;
; Total block memory bits                                     ; 1347584                ; 0                                               ; 0                              ;
; Total block memory implementation bits                      ; 1730560                ; 0                                               ; 0                              ;
; M10K block                                                  ; 169 / 397 ( 42 % )     ; 0 / 397 ( 0 % )                                 ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 1 / 87 ( 1 % )         ; 0 / 87 ( 0 % )                                  ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )                                 ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )                             ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 66 / 400 ( 16 % )                               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 40 / 425 ( 9 % )                                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )                               ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                                   ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )                                  ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                                   ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                                   ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                                 ;                                ;
; Connections                                                 ;                        ;                                                 ;                                ;
;     -- Input Connections                                    ; 15489                  ; 82                                              ; 158                            ;
;     -- Registered Input Connections                         ; 9926                   ; 0                                               ; 0                              ;
;     -- Output Connections                                   ; 268                    ; 109                                             ; 15352                          ;
;     -- Registered Output Connections                        ; 0                      ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Internal Connections                                        ;                        ;                                                 ;                                ;
;     -- Total Connections                                    ; 133084                 ; 5235                                            ; 15578                          ;
;     -- Registered Connections                               ; 47079                  ; 100                                             ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; External Connections                                        ;                        ;                                                 ;                                ;
;     -- Top                                                  ; 196                    ; 51                                              ; 15510                          ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border      ; 51                     ; 140                                             ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 15510                  ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Partition Interface                                         ;                        ;                                                 ;                                ;
;     -- Input Ports                                          ; 44                     ; 12                                              ; 159                            ;
;     -- Output Ports                                         ; 156                    ; 46                                              ; 233                            ;
;     -- Bidir Ports                                          ; 168                    ; 70                                              ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Registered Ports                                            ;                        ;                                                 ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                                               ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                                               ; 0                              ;
;                                                             ;                        ;                                                 ;                                ;
; Port Connectivity                                           ;                        ;                                                 ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                                               ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                                               ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                                               ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                                               ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                                               ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                                               ; 0                              ;
+-------------------------------------------------------------+------------------------+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 817                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 725                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 72                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 72                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 72                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 72                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CS_N          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 14 / 32 ( 44 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing slew rate                    ;
; VGA_B[2]            ; Missing slew rate                    ;
; VGA_B[3]            ; Missing slew rate                    ;
; VGA_B[4]            ; Missing slew rate                    ;
; VGA_B[5]            ; Missing slew rate                    ;
; VGA_B[6]            ; Missing slew rate                    ;
; VGA_B[7]            ; Missing slew rate                    ;
; VGA_BLANK_N         ; Missing slew rate                    ;
; VGA_CLK             ; Missing slew rate                    ;
; VGA_G[0]            ; Missing slew rate                    ;
; VGA_G[1]            ; Missing slew rate                    ;
; VGA_G[2]            ; Missing slew rate                    ;
; VGA_G[3]            ; Missing slew rate                    ;
; VGA_G[4]            ; Missing slew rate                    ;
; VGA_G[5]            ; Missing slew rate                    ;
; VGA_G[6]            ; Missing slew rate                    ;
; VGA_G[7]            ; Missing slew rate                    ;
; VGA_HS              ; Missing slew rate                    ;
; VGA_R[0]            ; Missing slew rate                    ;
; VGA_R[1]            ; Missing slew rate                    ;
; VGA_R[2]            ; Missing slew rate                    ;
; VGA_R[3]            ; Missing slew rate                    ;
; VGA_R[4]            ; Missing slew rate                    ;
; VGA_R[5]            ; Missing slew rate                    ;
; VGA_R[6]            ; Missing slew rate                    ;
; VGA_R[7]            ; Missing slew rate                    ;
; VGA_SYNC_N          ; Missing slew rate                    ;
; VGA_VS              ; Missing slew rate                    ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing slew rate                    ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ADC_CS_N            ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                               ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                    ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                          ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                          ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                          ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                                                  ; 12                         ;
;     -- N Counter                                                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                         ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                         ;                            ;
;         -- Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                          ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                                                     ; 1                          ;
;                                                                                                                                                                                   ;                            ;
; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                     ;                            ;
;     -- PLL Type                                                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                    ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                          ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                          ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                          ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                                                  ; 20                         ;
;     -- N Counter                                                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                         ;                            ;
;         -- Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                      ;                            ;
;             -- Output Clock Frequency                                                                                                                                             ; 250.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                             ; Off                        ;
;             -- Duty Cycle                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                          ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                                                     ; 1                          ;
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name    ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                             ; 11493.5 (851.3)      ; 12218.5 (966.4)                  ; 1098.5 (138.6)                                    ; 373.5 (23.5)                     ; 0.0 (0.0)            ; 19166 (1054)        ; 9867 (666)                ; 226 (226)     ; 1347584           ; 169   ; 1          ; 368  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_Computer                                  ; work            ;
;    |Computer_System:The_System|                                                               ; 9710.8 (0.0)         ; 10143.3 (0.0)                    ; 689.0 (0.0)                                       ; 256.5 (0.0)                      ; 0.0 (0.0)            ; 16573 (0)           ; 9052 (0)                  ; 0 (0)         ; 1347584           ; 169   ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                   ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                 ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border          ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; Computer_System ;
;       |Computer_System_System_PLL:system_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                        ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                        ; work            ;
;       |Computer_System_done_sram:done_sram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_done_sram:done_sram                                                                                                                                                                                                                                                                                                                                     ; Computer_System_done_sram                         ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_done_sram:done_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work            ;
;             |altsyncram_9742:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_done_sram:done_sram|altsyncram:the_altsyncram|altsyncram_9742:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_9742                                   ; work            ;
;       |Computer_System_inst_sram:inst_sram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_inst_sram:inst_sram                                                                                                                                                                                                                                                                                                                                     ; Computer_System_inst_sram                         ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work            ;
;             |altsyncram_sp92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_sp92                                   ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                   ; 9702.0 (0.0)         ; 10127.0 (0.0)                    ; 681.1 (0.0)                                       ; 256.1 (0.0)                      ; 0.0 (0.0)            ; 16560 (0)           ; 9020 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                 ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                              ; 51.0 (51.0)          ; 60.2 (60.2)                      ; 9.7 (9.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 90 (90)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001|                          ; 46.7 (46.7)          ; 49.2 (49.2)                      ; 3.8 (3.8)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                  ; 16.0 (13.6)          ; 16.0 (13.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (45)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                              ; 26.6 (23.9)          ; 27.3 (25.0)                      ; 0.8 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 63 (58)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|                              ; 25.3 (23.0)          ; 27.0 (24.7)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 63 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|                              ; 25.6 (23.4)          ; 28.1 (25.8)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (58)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|                              ; 25.9 (23.6)          ; 27.3 (25.0)                      ; 2.3 (2.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 62 (58)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|                              ; 26.8 (24.0)          ; 28.0 (25.3)                      ; 1.2 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|                              ; 27.7 (25.4)          ; 28.0 (25.9)                      ; 0.3 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|                              ; 27.0 (24.7)          ; 27.5 (24.8)                      ; 0.7 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 64 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|                              ; 26.5 (24.2)          ; 26.4 (24.1)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|                              ; 26.4 (24.1)          ; 29.8 (27.4)                      ; 3.7 (3.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 64 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|                              ; 26.8 (24.5)          ; 28.5 (26.3)                      ; 2.5 (2.6)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 63 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|                              ; 26.5 (24.2)          ; 28.1 (26.3)                      ; 1.8 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|                              ; 28.2 (25.7)          ; 29.5 (26.8)                      ; 1.7 (1.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 64 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|                              ; 27.1 (24.8)          ; 28.8 (26.5)                      ; 1.7 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|                              ; 26.5 (24.5)          ; 28.2 (25.5)                      ; 1.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|                              ; 26.9 (24.1)          ; 27.5 (24.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|                              ; 27.1 (24.8)          ; 28.9 (26.8)                      ; 2.0 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 64 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|                              ; 27.1 (24.8)          ; 28.2 (25.9)                      ; 1.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|                              ; 26.8 (24.8)          ; 27.9 (26.0)                      ; 1.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|                              ; 26.3 (24.3)          ; 28.1 (26.1)                      ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|                              ; 27.1 (24.5)          ; 29.0 (26.3)                      ; 1.9 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|                              ; 27.9 (25.7)          ; 30.9 (28.3)                      ; 3.3 (2.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 66 (61)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router|                                    ; 17.0 (17.0)          ; 19.5 (19.5)                      ; 3.1 (3.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0_router          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router_001|                                ; 13.4 (13.4)          ; 18.3 (18.3)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                              ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001|                          ; 1.1 (1.1)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002|                          ; 2.0 (2.0)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003|                          ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004|                          ; 1.9 (1.9)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005|                          ; 1.1 (1.1)            ; 2.2 (2.2)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006|                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_007|                          ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_008|                          ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_009|                          ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_010|                          ; 1.9 (1.9)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_011|                          ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_012|                          ; 2.0 (2.0)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_013|                          ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_014|                          ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_015|                          ; 2.0 (2.0)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_016|                          ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_017|                          ; 1.7 (1.7)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_018|                          ; 2.1 (2.1)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_019|                          ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_020|                          ; 1.3 (1.3)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_020                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_021|                          ; 1.6 (1.6)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_021                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                  ; 84.7 (84.7)          ; 90.8 (90.8)                      ; 17.8 (17.8)                                       ; 11.7 (11.7)                      ; 0.0 (0.0)            ; 169 (169)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|                              ; 2262.2 (2262.2)      ; 2423.6 (2423.6)                  ; 310.7 (310.7)                                     ; 149.3 (149.3)                    ; 0.0 (0.0)            ; 3500 (3500)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;          |altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo|                                ; 11.0 (11.0)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|                                  ; 31.2 (31.2)          ; 33.9 (33.9)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|                                ; 98.8 (98.8)          ; 100.9 (100.9)                    ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 260 (260)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|                                  ; 20.4 (20.4)          ; 19.3 (19.3)                      ; 0.3 (0.3)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|                                   ; 20.1 (20.1)          ; 18.8 (18.8)                      ; 0.9 (0.9)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|                                     ; 32.2 (32.2)          ; 33.7 (33.7)                      ; 2.5 (2.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|                                  ; 19.6 (19.6)          ; 19.3 (19.3)                      ; 1.4 (1.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_10_s2_agent_rsp_fifo|                                    ; 32.0 (32.0)          ; 34.7 (34.7)                      ; 4.9 (4.9)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|                                  ; 18.1 (18.1)          ; 17.9 (17.9)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|                                    ; 31.6 (31.6)          ; 33.3 (33.3)                      ; 3.8 (3.8)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_12_s2_agent_rdata_fifo|                                  ; 22.1 (22.1)          ; 18.3 (18.3)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|                                    ; 31.8 (31.8)          ; 34.3 (34.3)                      ; 4.0 (4.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_13_s2_agent_rdata_fifo|                                  ; 22.1 (22.1)          ; 22.1 (22.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|                                    ; 30.2 (30.2)          ; 31.5 (31.5)                      ; 2.3 (2.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|                                  ; 21.8 (21.8)          ; 19.8 (19.8)                      ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|                                    ; 30.6 (30.6)          ; 35.0 (35.0)                      ; 5.3 (5.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 41 (41)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_15_s2_agent_rdata_fifo|                                  ; 21.5 (21.5)          ; 18.7 (18.7)                      ; 0.2 (0.2)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|                                    ; 31.5 (31.5)          ; 33.4 (33.4)                      ; 3.4 (3.4)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_16_s2_agent_rdata_fifo|                                  ; 17.8 (17.8)          ; 17.8 (17.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|                                    ; 30.6 (30.6)          ; 34.4 (34.4)                      ; 5.4 (5.4)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 41 (41)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_17_s2_agent_rdata_fifo|                                  ; 24.9 (24.9)          ; 20.2 (20.2)                      ; 0.0 (0.0)                                         ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|                                    ; 31.5 (31.5)          ; 35.3 (35.3)                      ; 5.1 (5.1)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_18_s2_agent_rdata_fifo|                                  ; 21.4 (21.4)          ; 20.1 (20.1)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|                                    ; 28.2 (28.2)          ; 36.1 (36.1)                      ; 8.1 (8.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|                                  ; 20.5 (20.5)          ; 19.3 (19.3)                      ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|                                    ; 32.2 (32.2)          ; 35.7 (35.7)                      ; 3.7 (3.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|                                   ; 19.9 (19.9)          ; 19.3 (19.3)                      ; 2.0 (2.0)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|                                     ; 31.7 (31.7)          ; 35.2 (35.2)                      ; 4.4 (4.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 41 (41)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_2_s2_agent_rdata_fifo|                                   ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.7 (0.7)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|                                     ; 31.3 (31.3)          ; 35.0 (35.0)                      ; 5.1 (5.1)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_3_s2_agent_rdata_fifo|                                   ; 20.4 (20.4)          ; 20.0 (20.0)                      ; 1.8 (1.8)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|                                     ; 32.1 (32.1)          ; 33.2 (33.2)                      ; 2.9 (2.9)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 41 (41)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_4_s2_agent_rdata_fifo|                                   ; 18.8 (18.8)          ; 18.6 (18.6)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|                                     ; 32.6 (32.6)          ; 33.6 (33.6)                      ; 2.6 (2.6)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 41 (41)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|                                   ; 19.6 (19.6)          ; 19.2 (19.2)                      ; 0.5 (0.5)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|                                     ; 33.1 (33.1)          ; 34.7 (34.7)                      ; 3.5 (3.5)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 41 (41)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_6_s2_agent_rdata_fifo|                                   ; 20.0 (20.0)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|                                     ; 30.8 (30.8)          ; 34.8 (34.8)                      ; 4.5 (4.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 41 (41)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_7_s2_agent_rdata_fifo|                                   ; 19.5 (19.5)          ; 19.5 (19.5)                      ; 2.3 (2.3)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|                                     ; 32.1 (32.1)          ; 34.3 (34.3)                      ; 3.2 (3.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|                                   ; 19.4 (19.4)          ; 16.9 (16.9)                      ; 0.3 (0.3)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|                                     ; 31.8 (31.8)          ; 32.0 (32.0)                      ; 1.2 (1.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 41 (41)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|                                   ; 20.5 (20.5)          ; 17.8 (17.8)                      ; 0.8 (0.8)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|                                     ; 31.4 (31.4)          ; 32.7 (32.7)                      ; 1.8 (1.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 41 (41)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                        ; 82.3 (49.8)          ; 80.7 (49.8)                      ; 0.0 (0.1)                                         ; 1.6 (0.1)                        ; 0.0 (0.0)            ; 143 (87)            ; 34 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                       ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 32.4 (32.4)          ; 30.9 (30.9)                      ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 56 (56)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:done_sram_s2_burst_adapter|                             ; 64.2 (0.0)           ; 67.9 (0.0)                       ; 4.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 64.2 (64.2)          ; 67.9 (67.9)                      ; 4.2 (4.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 96 (96)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;          |altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|                             ; 103.0 (0.0)          ; 167.3 (0.0)                      ; 64.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 228 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 103.0 (102.4)        ; 167.3 (166.7)                    ; 64.3 (64.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (156)           ; 228 (228)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                        ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_0_s2_burst_adapter|                                ; 83.2 (0.0)           ; 87.8 (0.0)                       ; 4.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.2 (82.8)          ; 87.8 (87.3)                      ; 4.8 (4.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 118 (117)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_10_s2_burst_adapter|                               ; 82.5 (0.0)           ; 88.6 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 82.5 (82.5)          ; 88.6 (88.1)                      ; 6.1 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_11_s2_burst_adapter|                               ; 82.0 (0.0)           ; 86.1 (0.0)                       ; 4.8 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 82.0 (81.6)          ; 86.1 (85.7)                      ; 4.8 (4.8)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_12_s2_burst_adapter|                               ; 82.9 (0.0)           ; 87.4 (0.0)                       ; 4.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 82.9 (82.5)          ; 87.4 (87.1)                      ; 4.7 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 119 (118)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_13_s2_burst_adapter|                               ; 81.9 (0.0)           ; 86.8 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 81.9 (81.6)          ; 86.8 (86.4)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_14_s2_burst_adapter|                               ; 83.3 (0.0)           ; 89.2 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.3 (82.9)          ; 89.2 (88.8)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (117)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_15_s2_burst_adapter|                               ; 83.6 (0.0)           ; 85.4 (0.0)                       ; 2.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.6 (83.3)          ; 85.4 (85.1)                      ; 2.2 (2.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 119 (118)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_16_s2_burst_adapter|                               ; 83.3 (0.0)           ; 88.1 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.3 (82.9)          ; 88.1 (88.1)                      ; 4.8 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_17_s2_burst_adapter|                               ; 83.3 (0.0)           ; 88.3 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.3 (83.0)          ; 88.3 (87.8)                      ; 4.9 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_18_s2_burst_adapter|                               ; 85.2 (0.0)           ; 88.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 85.2 (84.8)          ; 88.8 (88.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (120)           ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_19_s2_burst_adapter|                               ; 84.3 (0.0)           ; 90.2 (0.0)                       ; 6.1 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 84.3 (84.0)          ; 90.2 (89.8)                      ; 6.1 (6.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 121 (120)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                          ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_1_s2_burst_adapter|                                ; 82.7 (0.0)           ; 87.3 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 82.7 (82.4)          ; 87.3 (86.9)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_2_s2_burst_adapter|                                ; 83.5 (0.0)           ; 85.9 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.5 (83.0)          ; 85.9 (85.6)                      ; 2.4 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (117)           ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_3_s2_burst_adapter|                                ; 83.4 (0.0)           ; 86.5 (0.0)                       ; 3.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.4 (82.9)          ; 86.5 (86.2)                      ; 3.4 (3.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 118 (117)           ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_4_s2_burst_adapter|                                ; 81.7 (0.0)           ; 87.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 81.7 (81.4)          ; 87.8 (87.5)                      ; 6.2 (6.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_5_s2_burst_adapter|                                ; 81.5 (0.0)           ; 89.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 81.5 (81.0)          ; 89.3 (88.8)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_6_s2_burst_adapter|                                ; 83.1 (0.0)           ; 86.5 (0.0)                       ; 3.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.1 (82.8)          ; 86.5 (86.2)                      ; 3.5 (3.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_7_s2_burst_adapter|                                ; 83.3 (0.0)           ; 88.9 (0.0)                       ; 5.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.3 (83.0)          ; 88.9 (88.6)                      ; 5.8 (5.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 119 (118)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_8_s2_burst_adapter|                                ; 84.5 (0.0)           ; 88.1 (0.0)                       ; 3.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 84.5 (84.2)          ; 88.1 (87.8)                      ; 3.8 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 119 (118)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:sram_9_s2_burst_adapter|                                ; 83.3 (0.0)           ; 86.4 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 83.3 (83.0)          ; 86.4 (86.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (118)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                           ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_slave_agent:done_sram_s2_agent|                                       ; 27.9 (0.9)           ; 29.3 (1.3)                       ; 2.0 (0.4)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 62 (3)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 27.0 (27.0)          ; 28.0 (28.0)                      ; 1.6 (1.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 59 (59)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:inst_sram_s2_agent|                                       ; 16.3 (5.8)           ; 17.7 (6.9)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.8 (10.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_0_s2_agent|                                          ; 26.7 (2.0)           ; 29.1 (2.5)                       ; 2.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.7 (24.7)          ; 26.6 (26.6)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_10_s2_agent|                                         ; 27.3 (1.9)           ; 28.0 (2.6)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.4 (25.4)          ; 25.4 (25.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_11_s2_agent|                                         ; 28.1 (2.2)           ; 29.6 (2.8)                       ; 1.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.9 (25.9)          ; 26.8 (26.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_12_s2_agent|                                         ; 27.2 (2.0)           ; 29.9 (2.2)                       ; 3.1 (0.2)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.2 (25.2)          ; 27.8 (27.8)                      ; 2.9 (2.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 55 (55)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_13_s2_agent|                                         ; 27.4 (2.1)           ; 28.6 (2.1)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.8 (24.8)          ; 26.5 (26.5)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_14_s2_agent|                                         ; 26.9 (2.0)           ; 28.4 (2.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.9 (24.9)          ; 26.4 (26.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_15_s2_agent|                                         ; 27.0 (2.7)           ; 27.3 (2.8)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (6)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.3 (24.3)          ; 24.5 (24.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_16_s2_agent|                                         ; 26.8 (2.0)           ; 27.3 (2.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.8 (24.8)          ; 25.3 (25.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_17_s2_agent|                                         ; 27.5 (2.7)           ; 29.0 (2.8)                       ; 1.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (6)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.8 (24.8)          ; 26.3 (26.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_18_s2_agent|                                         ; 26.8 (1.9)           ; 28.3 (1.9)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.9 (24.9)          ; 26.4 (26.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_19_s2_agent|                                         ; 26.5 (1.9)           ; 29.7 (2.1)                       ; 3.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.6 (24.6)          ; 27.6 (27.6)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_1_s2_agent|                                          ; 26.3 (1.8)           ; 29.9 (2.2)                       ; 3.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (5)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.4 (24.4)          ; 27.7 (27.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_2_s2_agent|                                          ; 25.6 (1.8)           ; 29.8 (2.4)                       ; 4.3 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (5)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 23.8 (23.8)          ; 27.4 (27.4)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_3_s2_agent|                                          ; 26.3 (1.9)           ; 27.8 (2.7)                       ; 1.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (5)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.4 (24.4)          ; 25.1 (25.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_4_s2_agent|                                          ; 26.8 (1.9)           ; 28.2 (2.3)                       ; 1.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.8 (24.8)          ; 26.0 (26.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_5_s2_agent|                                          ; 26.7 (1.8)           ; 28.9 (2.8)                       ; 2.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (5)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 24.8 (24.8)          ; 26.1 (26.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_6_s2_agent|                                          ; 27.8 (1.9)           ; 30.1 (2.7)                       ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.9 (25.9)          ; 27.4 (27.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_7_s2_agent|                                          ; 27.9 (2.0)           ; 28.7 (2.0)                       ; 1.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.9 (25.9)          ; 26.7 (26.7)                      ; 1.2 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 55 (55)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_8_s2_agent|                                          ; 27.3 (1.6)           ; 30.0 (2.5)                       ; 2.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.8 (25.8)          ; 27.5 (27.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:sram_9_s2_agent|                                          ; 27.9 (2.2)           ; 32.0 (2.3)                       ; 4.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (5)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 25.8 (25.8)          ; 29.6 (29.6)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_translator:done_sram_s2_translator|                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_sram_s2_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:inst_sram_s2_translator|                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inst_sram_s2_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_0_s2_translator|                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_0_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_10_s2_translator|                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_10_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_11_s2_translator|                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_11_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_12_s2_translator|                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_12_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_13_s2_translator|                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_13_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_14_s2_translator|                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_14_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_15_s2_translator|                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_15_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_16_s2_translator|                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_16_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_17_s2_translator|                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_17_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_18_s2_translator|                               ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_18_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_19_s2_translator|                               ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_19_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_1_s2_translator|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_1_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_2_s2_translator|                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_2_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_3_s2_translator|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_3_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_4_s2_translator|                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_4_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_5_s2_translator|                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_5_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_6_s2_translator|                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_6_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_7_s2_translator|                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_7_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_8_s2_translator|                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_8_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:sram_9_s2_translator|                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_9_s2_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                 ; 14.5 (14.5)          ; 15.3 (15.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                 ; 15.8 (15.8)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|                         ; 79.7 (79.7)          ; 79.2 (79.2)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 112 (112)           ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter|                         ; 63.5 (63.5)          ; 64.5 (64.5)                      ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 152 (152)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|                            ; 78.3 (78.3)          ; 80.1 (80.1)                      ; 2.2 (2.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 131 (131)           ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter|                            ; 58.7 (58.7)          ; 58.7 (58.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|                           ; 80.4 (80.4)          ; 80.5 (80.5)                      ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 125 (125)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_10_s2_rsp_width_adapter|                           ; 58.7 (58.7)          ; 58.5 (58.5)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|                           ; 82.1 (82.1)          ; 80.6 (80.6)                      ; 1.2 (1.2)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 125 (125)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_11_s2_rsp_width_adapter|                           ; 52.1 (52.1)          ; 52.1 (52.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|                           ; 74.7 (74.7)          ; 77.5 (77.5)                      ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 125 (125)           ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_12_s2_rsp_width_adapter|                           ; 55.8 (55.8)          ; 55.8 (55.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|                           ; 76.7 (76.7)          ; 77.5 (77.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_13_s2_rsp_width_adapter|                           ; 67.8 (67.8)          ; 72.8 (72.8)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|                           ; 75.0 (75.0)          ; 78.3 (78.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter|                           ; 55.5 (55.5)          ; 56.7 (56.7)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 129 (129)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|                           ; 76.2 (76.2)          ; 78.0 (78.0)                      ; 2.2 (2.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 125 (125)           ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_15_s2_rsp_width_adapter|                           ; 54.9 (54.9)          ; 54.3 (54.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|                           ; 74.4 (74.4)          ; 80.4 (80.4)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_16_s2_rsp_width_adapter|                           ; 52.3 (52.3)          ; 50.8 (50.8)                      ; 2.1 (2.1)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|                           ; 74.3 (74.3)          ; 77.7 (77.7)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_17_s2_rsp_width_adapter|                           ; 59.8 (59.8)          ; 59.5 (59.5)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|                           ; 75.3 (75.3)          ; 75.3 (75.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_18_s2_rsp_width_adapter|                           ; 61.9 (61.9)          ; 61.8 (61.8)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|                           ; 74.7 (74.7)          ; 75.7 (75.7)                      ; 1.7 (1.7)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 126 (126)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_19_s2_rsp_width_adapter|                           ; 63.5 (63.5)          ; 63.3 (63.3)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_rsp_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|                            ; 76.2 (76.2)          ; 77.6 (77.6)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_1_s2_rsp_width_adapter|                            ; 59.6 (59.6)          ; 59.6 (59.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|                            ; 76.9 (76.9)          ; 81.7 (81.7)                      ; 4.8 (4.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 130 (130)           ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_2_s2_rsp_width_adapter|                            ; 49.7 (49.7)          ; 47.4 (47.4)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|                            ; 78.3 (78.3)          ; 77.8 (77.8)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 130 (130)           ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_3_s2_rsp_width_adapter|                            ; 59.9 (59.9)          ; 59.8 (59.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|                            ; 74.3 (74.3)          ; 76.3 (76.3)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_4_s2_rsp_width_adapter|                            ; 51.1 (51.1)          ; 51.1 (51.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|                            ; 74.4 (74.4)          ; 77.3 (77.3)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_5_s2_rsp_width_adapter|                            ; 53.1 (53.1)          ; 52.7 (52.7)                      ; 0.4 (0.4)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 129 (129)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|                            ; 75.1 (75.1)          ; 80.2 (80.2)                      ; 5.2 (5.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 125 (125)           ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_6_s2_rsp_width_adapter|                            ; 55.1 (55.1)          ; 54.2 (54.2)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|                            ; 75.5 (75.5)          ; 78.3 (78.3)                      ; 3.5 (3.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 125 (125)           ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_7_s2_rsp_width_adapter|                            ; 54.7 (54.7)          ; 54.0 (54.0)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|                            ; 77.5 (77.5)          ; 78.7 (78.7)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 125 (125)           ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_8_s2_rsp_width_adapter|                            ; 57.3 (57.3)          ; 57.3 (57.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|                            ; 77.3 (77.3)          ; 79.2 (79.2)                      ; 2.7 (2.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 125 (125)           ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:sram_9_s2_rsp_width_adapter|                            ; 52.9 (52.9)          ; 52.9 (52.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; Computer_System ;
;       |Computer_System_pll_0:pll_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                             ; Computer_System_pll_0                             ; Computer_System ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                     ; altera_pll                                        ; work            ;
;       |Computer_System_sram_0:sram_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_0:sram_0                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_0                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_ki92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_ki92                                   ; work            ;
;       |Computer_System_sram_10:sram_10|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_10:sram_10                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_10                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_10:sram_10|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_5k92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_10:sram_10|altsyncram:the_altsyncram|altsyncram_5k92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_5k92                                   ; work            ;
;       |Computer_System_sram_11:sram_11|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_11:sram_11                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_11                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_6k92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_6k92                                   ; work            ;
;       |Computer_System_sram_12:sram_12|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_12:sram_12                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_12                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_12:sram_12|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_7k92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_12:sram_12|altsyncram:the_altsyncram|altsyncram_7k92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_7k92                                   ; work            ;
;       |Computer_System_sram_13:sram_13|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_13:sram_13                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_13                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_8k92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_8k92                                   ; work            ;
;       |Computer_System_sram_14:sram_14|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_14:sram_14                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_14                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_9k92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_9k92                                   ; work            ;
;       |Computer_System_sram_15:sram_15|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_15:sram_15                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_15                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_ak92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram|altsyncram_ak92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_ak92                                   ; work            ;
;       |Computer_System_sram_16:sram_16|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_16:sram_16                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_16                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_bk92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_bk92                                   ; work            ;
;       |Computer_System_sram_17:sram_17|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_17:sram_17                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_17                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_ck92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram|altsyncram_ck92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_ck92                                   ; work            ;
;       |Computer_System_sram_18:sram_18|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_18:sram_18                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_18                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_dk92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram|altsyncram_dk92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_dk92                                   ; work            ;
;       |Computer_System_sram_19:sram_19|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_19:sram_19                                                                                                                                                                                                                                                                                                                                         ; Computer_System_sram_19                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_19:sram_19|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_ek92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_19:sram_19|altsyncram:the_altsyncram|altsyncram_ek92:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_ek92                                   ; work            ;
;       |Computer_System_sram_1:sram_1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_1:sram_1                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_1                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_li92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram|altsyncram_li92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_li92                                   ; work            ;
;       |Computer_System_sram_2:sram_2|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_2:sram_2                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_2                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_mi92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_mi92                                   ; work            ;
;       |Computer_System_sram_3:sram_3|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_3:sram_3                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_3                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_ni92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram|altsyncram_ni92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_ni92                                   ; work            ;
;       |Computer_System_sram_4:sram_4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_4:sram_4                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_4                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_4:sram_4|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_oi92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_4:sram_4|altsyncram:the_altsyncram|altsyncram_oi92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_oi92                                   ; work            ;
;       |Computer_System_sram_5:sram_5|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_5:sram_5                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_5                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_pi92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_pi92                                   ; work            ;
;       |Computer_System_sram_6:sram_6|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_6:sram_6                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_6                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_qi92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram|altsyncram_qi92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_qi92                                   ; work            ;
;       |Computer_System_sram_7:sram_7|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_7:sram_7                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_7                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_ri92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_ri92                                   ; work            ;
;       |Computer_System_sram_8:sram_8|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_8:sram_8                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_8                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_si92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_si92                                   ; work            ;
;       |Computer_System_sram_9:sram_9|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_9:sram_9                                                                                                                                                                                                                                                                                                                                           ; Computer_System_sram_9                            ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;             |altsyncram_ti92:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_ti92                                   ; work            ;
;       |altera_reset_controller:rst_controller|                                                ; 5.2 (3.0)            ; 6.8 (3.5)                        ; 2.0 (0.8)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 5 (3)               ; 13 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                            ; 3.0 (2.7)            ; 8.0 (5.0)                        ; 5.0 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;    |HexDigit:Digit0|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit0                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |HexDigit:Digit1|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit1                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |HexDigit:Digit2|                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit2                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |matrix_addition:matrix_add_instance|                                                      ; 46.4 (46.4)          ; 49.7 (49.7)                      ; 4.3 (4.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 89 (89)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_addition:matrix_add_instance                                                                                                                                                                                                                                                                                                                                                                ; matrix_addition                                   ; work            ;
;    |matrix_maxpool:matrix_pooling_instance|                                                   ; 99.7 (78.0)          ; 105.2 (82.5)                     ; 5.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 167 (119)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance                                                                                                                                                                                                                                                                                                                                                             ; matrix_maxpool                                    ; work            ;
;       |lpm_divide:Div0|                                                                       ; 21.7 (0.0)           ; 22.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                        ; work            ;
;          |lpm_divide_5am:auto_generated|                                                      ; 21.7 (0.0)           ; 22.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_5am                                    ; work            ;
;             |sign_div_unsign_bkh:divider|                                                     ; 21.7 (0.0)           ; 22.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_bkh                               ; work            ;
;                |alt_u_div_sse:divider|                                                        ; 21.7 (21.7)          ; 22.7 (22.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                                                                                                                             ; alt_u_div_sse                                     ; work            ;
;    |mux24to1:add_src1_mux|                                                                    ; 78.3 (78.3)          ; 89.2 (89.2)                      ; 13.3 (13.3)                                       ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 114 (114)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:add_src1_mux                                                                                                                                                                                                                                                                                                                                                                              ; mux24to1                                          ; work            ;
;    |mux24to1:add_src2_mux|                                                                    ; 74.1 (74.1)          ; 94.7 (94.7)                      ; 25.5 (25.5)                                       ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 114 (114)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:add_src2_mux                                                                                                                                                                                                                                                                                                                                                                              ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[0].address_mux|                                                          ; 17.7 (17.7)          ; 18.2 (18.2)                      ; 4.0 (4.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[0].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[0].write_en_mux|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[0].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[0].writedata_mux|                                                        ; 9.4 (9.4)            ; 15.8 (15.8)                      ; 6.9 (6.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[0].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[10].address_mux|                                                         ; 18.4 (18.4)          ; 22.0 (22.0)                      ; 7.3 (7.3)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[10].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[10].write_en_mux|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[10].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[10].writedata_mux|                                                       ; 5.2 (5.2)            ; 14.0 (14.0)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[10].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[11].address_mux|                                                         ; 17.9 (17.9)          ; 20.3 (20.3)                      ; 5.7 (5.7)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[11].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[11].write_en_mux|                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[11].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[11].writedata_mux|                                                       ; 9.7 (9.7)            ; 16.0 (16.0)                      ; 7.1 (7.1)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[11].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[12].address_mux|                                                         ; 18.0 (18.0)          ; 20.0 (20.0)                      ; 5.3 (5.3)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[12].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[12].write_en_mux|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[12].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[12].writedata_mux|                                                       ; 8.6 (8.6)            ; 13.7 (13.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[12].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[13].address_mux|                                                         ; 19.8 (19.8)          ; 18.3 (18.3)                      ; 3.7 (3.7)                                         ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[13].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[13].write_en_mux|                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[13].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[13].writedata_mux|                                                       ; 8.9 (8.9)            ; 10.0 (10.0)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[13].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[14].address_mux|                                                         ; 18.3 (18.3)          ; 19.2 (19.2)                      ; 4.4 (4.4)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[14].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[14].write_en_mux|                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[14].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[14].writedata_mux|                                                       ; 9.1 (9.1)            ; 11.0 (11.0)                      ; 2.3 (2.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[14].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[15].address_mux|                                                         ; 20.0 (20.0)          ; 16.5 (16.5)                      ; 0.6 (0.6)                                         ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[15].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[15].write_en_mux|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[15].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[15].writedata_mux|                                                       ; 8.4 (8.4)            ; 12.8 (12.8)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[15].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[16].address_mux|                                                         ; 16.7 (16.7)          ; 18.8 (18.8)                      ; 5.0 (5.0)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[16].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[16].write_en_mux|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[16].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[16].writedata_mux|                                                       ; 10.0 (10.0)          ; 9.7 (9.7)                        ; 0.9 (0.9)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[16].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[17].address_mux|                                                         ; 16.1 (16.1)          ; 17.8 (17.8)                      ; 5.0 (5.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[17].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[17].write_en_mux|                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[17].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[17].writedata_mux|                                                       ; 8.4 (8.4)            ; 15.8 (15.8)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[17].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[18].address_mux|                                                         ; 16.4 (16.4)          ; 19.7 (19.7)                      ; 6.2 (6.2)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[18].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[18].write_en_mux|                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[18].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[18].writedata_mux|                                                       ; 8.4 (8.4)            ; 15.2 (15.2)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[18].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[19].address_mux|                                                         ; 15.4 (15.4)          ; 17.8 (17.8)                      ; 5.0 (5.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[19].address_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[19].write_en_mux|                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[19].write_en_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[19].writedata_mux|                                                       ; 9.1 (9.1)            ; 13.0 (13.0)                      ; 4.3 (4.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[19].writedata_mux                                                                                                                                                                                                                                                                                                                                                                 ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[1].address_mux|                                                          ; 18.4 (18.4)          ; 18.0 (18.0)                      ; 3.3 (3.3)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[1].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[1].write_en_mux|                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[1].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[1].writedata_mux|                                                        ; 9.4 (9.4)            ; 10.0 (10.0)                      ; 1.1 (1.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[1].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[2].address_mux|                                                          ; 18.4 (18.4)          ; 23.3 (23.3)                      ; 8.7 (8.7)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[2].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[2].write_en_mux|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[2].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[2].writedata_mux|                                                        ; 9.8 (9.8)            ; 14.3 (14.3)                      ; 5.6 (5.6)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[2].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[3].address_mux|                                                          ; 17.5 (17.5)          ; 19.5 (19.5)                      ; 5.3 (5.3)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[3].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[3].write_en_mux|                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[3].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[3].writedata_mux|                                                        ; 9.4 (9.4)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[3].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[4].address_mux|                                                          ; 17.6 (17.6)          ; 18.2 (18.2)                      ; 4.6 (4.6)                                         ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[4].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[4].write_en_mux|                                                         ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[4].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[4].writedata_mux|                                                        ; 11.0 (11.0)          ; 13.2 (13.2)                      ; 4.2 (4.2)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[4].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[5].address_mux|                                                          ; 17.9 (17.9)          ; 22.7 (22.7)                      ; 9.0 (9.0)                                         ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[5].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[5].write_en_mux|                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[5].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[5].writedata_mux|                                                        ; 9.4 (9.4)            ; 11.3 (11.3)                      ; 2.4 (2.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[5].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[6].address_mux|                                                          ; 17.7 (17.7)          ; 19.8 (19.8)                      ; 5.5 (5.5)                                         ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[6].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[6].write_en_mux|                                                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[6].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[6].writedata_mux|                                                        ; 9.8 (9.8)            ; 14.8 (14.8)                      ; 5.9 (5.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[6].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[7].address_mux|                                                          ; 18.4 (18.4)          ; 20.7 (20.7)                      ; 6.0 (6.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[7].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[7].write_en_mux|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[7].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[7].writedata_mux|                                                        ; 9.4 (9.4)            ; 11.0 (11.0)                      ; 2.1 (2.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[7].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[8].address_mux|                                                          ; 17.7 (17.7)          ; 18.2 (18.2)                      ; 3.8 (3.8)                                         ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[8].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[8].write_en_mux|                                                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[8].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[8].writedata_mux|                                                        ; 9.7 (9.7)            ; 10.8 (10.8)                      ; 2.2 (2.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[8].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[9].address_mux|                                                          ; 18.6 (18.6)          ; 22.0 (22.0)                      ; 8.3 (8.3)                                         ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[9].address_mux                                                                                                                                                                                                                                                                                                                                                                    ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[9].write_en_mux|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[9].write_en_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux24to1                                          ; work            ;
;    |mux24to1:mux_gen[9].writedata_mux|                                                        ; 9.2 (9.2)            ; 12.6 (12.6)                      ; 3.9 (3.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:mux_gen[9].writedata_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux24to1                                          ; work            ;
;    |mux24to1:pool_src1_mux|                                                                   ; 71.8 (71.8)          ; 97.5 (97.5)                      ; 26.0 (26.0)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 134 (134)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|mux24to1:pool_src1_mux                                                                                                                                                                                                                                                                                                                                                                             ; mux24to1                                          ; work            ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - inst_done_sram_address[1]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - inst_done_sram_write                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|done                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|done                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - inst_sram_address[0]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[1]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[2]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[3]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[4]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[5]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[6]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_sram_address[7]                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][2]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][3]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][4]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[0][1]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[0][2]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[0][3]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][1]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[0][4]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_readdata_mux_D[0][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[0][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[1][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[4][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[2][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[3][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[5][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[6][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[7][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[8][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[9][0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sel_write_en_mux_D[10][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[11][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[12][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[13][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[14][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[15][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[16][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[17][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[18][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[19][0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sel_write_en_mux_D[14][1]~160                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[14][3]~164                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[10][1]~168                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[10][3]~172                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[6][2]~176                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[6][3]~180                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[2][1]~184                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[2][3]~188                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[12][2]~192                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[12][3]~196                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sel_write_en_mux_D[4][1]~200                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[4][3]~204                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].address_mux|out[8]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].address_mux|out[8]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].address_mux|out[2]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].address_mux|out[2]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].address_mux|out[7]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].address_mux|out[7]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].address_mux|out[8]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].address_mux|out[8]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].address_mux|out[8]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].address_mux|out[8]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].address_mux|out[6]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].address_mux|out[6]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].address_mux|out[7]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].address_mux|out[7]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].address_mux|out[11]~0                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].address_mux|out[11]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].address_mux|out[10]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].address_mux|out[10]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].address_mux|out[11]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].address_mux|out[11]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].address_mux|out[5]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].address_mux|out[5]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].address_mux|out[2]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].address_mux|out[2]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].address_mux|out[5]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].address_mux|out[5]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].address_mux|out[9]~0                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].address_mux|out[9]~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].address_mux|out[8]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].address_mux|out[8]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].address_mux|out[0]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].address_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].address_mux|out[11]~0                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].address_mux|out[11]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].address_mux|out[3]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].address_mux|out[3]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].address_mux|out[8]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].address_mux|out[8]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].address_mux|out[0]~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].address_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|dest_write_en                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[1]~2                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[2]~3                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[3]~4                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[4]~5                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[5]~6                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[6]~7                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[7]~8                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[8]~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[9]~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[10]~11                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[11]~12                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[12]~13                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[13]~14                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[14]~15                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[16].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[17].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[12].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[13].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[14].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[15].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[18].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[19].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[4].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[5].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[11].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - mux24to1:mux_gen[0].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[1].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[2].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[3].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[6].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[7].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[8].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[9].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - mux24to1:mux_gen[10].writedata_mux|out[15]~16                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|dest_address[10]~0                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|dest_address[10]~1                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|src1_address[6]~0                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|src1_address[6]~1                                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|dest_writedata[3]~0                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|src2_address[4]~0                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|dest_address[11]~0                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|state~9                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|dest_write_en~0                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[0]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|dest_writedata[11]~0                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - inst_sram_address[0]~0                                                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[1]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[2]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[3]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[4]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[5]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[6]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[7]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[8]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[9]                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[10]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[11]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[12]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[13]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[14]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|max_pool[15]                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - pool_src1_col_size[5]~0                                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|state~14                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|state~15                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - pool_start_E~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sel_address_mux_D~1                                                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sel_address_mux_D[19][1]~2                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D[0][2]~12                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_readdata_mux_D[4][0]~0                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~18                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[0][3]~20                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D[0][3]~21                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~23                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D~24                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|state~16                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|row_count[3]~2                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|col_count[5]~1                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - add_src1_row_size[5]~0                                                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|state~10                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|col_count[5]~0                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|row_count[0]~0                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|row_count[0]~2                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - add_start_E~0                                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - matrix_addition:matrix_add_instance|state~11                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[4][2]~31                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~36                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[4][0]~39                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D[4][0]~40                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~41                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D~42                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[8][1]~49                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~54                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[8][3]~56                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D[8][3]~57                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~59                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D~60                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[12][2]~67                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~72                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[12][4]~75                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[12][4]~76                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~77                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D~78                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[1][2]~85                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~90                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[1][0]~93                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D[1][0]~94                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~95                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D~96                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_address_mux_D[5][2]~103                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~108                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[5][0]~111                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[5][0]~112                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~113                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~114                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[9][2]~121                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~126                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[9][3]~129                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[9][3]~130                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~131                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~132                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[13][2]~139                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~144                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[13][0]~147                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[13][0]~148                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~149                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~150                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[2][2]~152                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~158                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~159                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[2][2]~163                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[2][2]~164                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~168                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~176                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[3][4]~177                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[2][4]~180                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[2][4]~182                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~183                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~186                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~187                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~189                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~192                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[6][2]~200                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~204                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[6][3]~206                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[6][3]~208                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~210                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~211                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[10][2]~218                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~222                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[10][3]~224                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[10][3]~226                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~228                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~229                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[14][2]~236                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~240                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[14][0]~242                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[14][0]~244                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~246                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~247                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[3][2]~248                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~254                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~255                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[3][2]~259                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[3][2]~260                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~264                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~270                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[0][3]~271                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[3][4]~275                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~276                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~280                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~281                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~283                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~286                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[7][2]~294                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~299                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[7][0]~302                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D[7][0]~303                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_address_mux_D~304                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~305                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[11][1]~312                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~317                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[11][4]~320                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[11][4]~321                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~322                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~323                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[15][2]~330                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~335                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[15][4]~338                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[15][4]~339                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~340                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~341                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[16][1]~348                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~353                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[16][0]~355                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[16][0]~356                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~358                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~359                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[17][1]~366                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~371                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[17][4]~374                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[17][4]~375                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~376                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~377                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[18][1]~384                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~389                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[18][0]~391                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[18][0]~392                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~394                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~395                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[19][1]~402                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~407                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D[19][3]~410                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D[19][3]~411                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_address_mux_D~412                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~413                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_write_en_mux_D[16][0]~15                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[16][3]~16                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D~17                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_write_en_mux_D[16][2]~19                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[16][0]~22                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - matrix_maxpool:matrix_pooling_instance|state~17                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~2                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~4                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~7                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[12]~9                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[12]~10                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~18                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[7]~25                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[6]~33                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[5]~41                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[4]~49                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[3]~54                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[3]~57                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[2]~61                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[2]~64                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[1]~71                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~73                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[0]~74                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[14]~79                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[13]~86                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[12]~97                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[11]~104                                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[9]~117                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[8]~124                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[14]~125                                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - mux24to1:pool_src1_mux|out[13]~126                                                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - mux24to1:add_src2_mux|out[14]~0                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:add_src2_mux|out[14]~1                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - mux24to1:add_src1_mux|out[9]~0                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - mux24to1:add_src1_mux|out[9]~1                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sel_write_en_mux_D[17][0]~24                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[17][3]~25                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[17][2]~27                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[17][0]~30                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[12][0]~34                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[13][0]~36                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[13][3]~37                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[13][1]~39                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[13][0]~42                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[14][0]~48                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[15][0]~50                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[15][3]~51                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[15][1]~53                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[15][0]~56                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[18][0]~58                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[18][3]~59                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[18][1]~61                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[18][0]~64                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[19][3]~66                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[19][3]~67                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[19][2]~69                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[19][3]~72                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - add_done_prev~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - pool_done_prev~0                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - sel_write_en_mux_D[4][0]~76                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[5][0]~78                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[5][3]~79                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[5][2]~81                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[5][0]~84                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[11][3]~86                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[11][3]~87                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[11][1]~89                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[11][3]~92                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[0][3]~94                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[0][3]~95                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[0][2]~97                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - sel_write_en_mux_D[0][3]~100                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[1][0]~102                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[1][3]~103                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[1][2]~105                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[1][0]~108                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[2][0]~114                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[3][3]~117                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[3][3]~118                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[3][1]~120                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[3][3]~123                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[6][0]~129                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[7][3]~131                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[7][3]~132                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[7][2]~134                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[7][3]~137                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[8][0]~139                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[8][3]~140                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[8][1]~142                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[8][0]~145                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[9][3]~147                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[9][3]~148                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[9][2]~150                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[9][3]~153                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sel_write_en_mux_D[10][3]~159                                                                                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - dest_address_D[2]~0                                                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sel_D~7                                                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - src1_sram_num_D[4]~0                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - inst_D[75]~0                                                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - src2_row_D[3]~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sel_D~8                                                                                                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sel_readdata_mux_D~1                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D~2                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D~3                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D~4                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D~5                                                                                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sel_readdata_mux_D[1][2]~6                                                                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - sel_address_mux_D~428                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sel_address_mux_D~429                                                                                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - hex3_hex0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~1                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~2                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~3                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~6                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~7                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~8                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[0]~9                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - hex3_hex0[1]~13                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~14                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~15                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~16                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~19                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~20                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~21                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~22                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~26                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~27                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~28                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~29                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~32                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~33                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~34                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~35                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~39                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~40                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~41                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~42                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~45                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~46                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~47                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~48                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~56                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~58                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~59                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~60                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~61                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~69                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~71                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~72                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~73                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~74                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~82                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~84                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~85                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~86                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~87                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~95                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~97                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~98                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~99                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~100                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~108                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~110                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~111                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~112                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~113                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~121                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~123                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~124                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~125                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~126                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[10]~134                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[10]~136                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[10]~137                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[10]~138                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[10]~139                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~147                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~149                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~150                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~151                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~152                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - hex3_hex0[0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~1                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~2                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~3                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~6                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~7                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~8                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~9                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[1]~13                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~14                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~15                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~16                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~19                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~20                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~21                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~22                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~26                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~27                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~28                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~29                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~32                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~33                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~34                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~35                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~39                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~40                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~41                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~42                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~45                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~46                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~47                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~48                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~56                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~58                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~59                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~60                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~61                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~69                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~71                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~72                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~73                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~74                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~82                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~84                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~85                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~86                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~87                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~95                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~97                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~98                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~99                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~100                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~108                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~110                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~111                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~112                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~113                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~121                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~123                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~124                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~125                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~126                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[10]~134                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~136                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~137                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~138                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~139                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~147                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~149                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~150                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~151                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~152                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - hex3_hex0[0]~4                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~5                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~10                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[0]~11                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~17                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~18                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~23                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~24                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~30                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~31                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~36                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~37                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~43                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~44                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~49                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~50                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~52                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~53                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~54                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~55                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~57                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~62                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~63                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~65                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~66                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~67                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~68                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~70                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~75                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~76                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~78                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~79                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~80                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~81                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~83                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~88                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~89                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~91                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~92                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~93                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~94                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~96                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~101                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[7]~102                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~104                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~105                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~106                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~107                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~109                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~114                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~115                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~117                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~118                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~119                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~120                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~122                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~127                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~128                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[10]~130                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~131                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~132                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~133                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~135                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~140                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~141                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~143                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~144                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~145                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~146                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~148                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~153                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~154                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - hex3_hex0[0]~4                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~5                                                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - hex3_hex0[0]~10                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[0]~11                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~17                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~18                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~23                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[1]~24                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~30                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~31                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~36                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[2]~37                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~43                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~44                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~49                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[3]~50                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~52                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~53                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~54                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~55                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~57                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~62                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[4]~63                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~65                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~66                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~67                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~68                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~70                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~75                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[5]~76                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~78                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~79                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~80                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~81                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~83                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~88                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[6]~89                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~91                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~92                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~93                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~94                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~96                                                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - hex3_hex0[7]~101                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[7]~102                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~104                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~105                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~106                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~107                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~109                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~114                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[8]~115                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~117                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~118                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~119                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~120                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~122                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~127                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[9]~128                                                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - hex3_hex0[10]~130                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~131                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~132                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~133                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~135                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~140                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[10]~141                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~143                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~144                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~145                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~146                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~148                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~153                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - hex3_hex0[11]~154                                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - hex3_hex0[0]~12                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~25                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~38                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~51                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~64                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~77                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~90                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~103                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~116                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~129                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[10]~142                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~155                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - hex3_hex0[0]~12                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[1]~25                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[2]~38                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[3]~51                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[4]~64                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[5]~77                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[6]~90                                                                                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - hex3_hex0[7]~103                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[8]~116                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[9]~129                                                                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - hex3_hex0[10]~142                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - hex3_hex0[11]~155                                                                                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                              ; 815     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                  ; HPSINTERFACEHPS2FPGA_X52_Y47_N111     ; 95      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 9211    ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X31_Y38_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y38_N12                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X29_Y34_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y34_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X36_Y34_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y34_N6                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; MLABCELL_X34_Y36_N12                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y36_N48                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X42_Y24_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y24_N6                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y19_N12                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y19_N48                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X50_Y28_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y28_N36                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X51_Y28_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y28_N36                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X48_Y33_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y33_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X53_Y23_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y23_N42                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X50_Y33_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y33_N21                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X30_Y27_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y27_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; MLABCELL_X47_Y22_N42                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y22_N6                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X30_Y28_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y28_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; MLABCELL_X47_Y27_N30                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y27_N48                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X45_Y34_N3                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y34_N24                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y32_N36                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y32_N18                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X45_Y36_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y36_N39                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X27_Y35_N39                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y35_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X30_Y38_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y38_N3                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X30_Y34_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_021|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y34_N3                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X17_Y35_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                             ; FF_X17_Y35_N53                        ; 195     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y35_N51                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y58_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y57_N21                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y44_N9                    ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y43_N33                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y46_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y46_N12                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y30_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_10_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y28_N33                   ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y44_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_11_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y43_N3                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y46_N18                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_12_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y45_N54                  ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y41_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_13_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y41_N21                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y40_N9                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_14_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y38_N57                   ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y44_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_15_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y44_N18                  ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y36_N0                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_16_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y36_N24                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y42_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_17_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y37_N42                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y56_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_18_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y56_N42                  ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y55_N15                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_19_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y55_N6                   ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y52_N54                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_1_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y53_N57                   ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y47_N30                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_2_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y53_N57                   ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y48_N30                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_3_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y49_N48                  ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y39_N18                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_4_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y39_N15                   ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y38_N12                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_5_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y38_N9                   ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y32_N0                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_6_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y28_N39                   ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y28_N21                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_7_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N12                   ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y30_N30                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_8_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y29_N3                    ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y29_N45                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_9_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X65_Y31_N30                  ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X24_Y34_N9                    ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                            ; MLABCELL_X28_Y38_N18                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; MLABCELL_X28_Y38_N0                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                         ; FF_X25_Y30_N14                        ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                 ; FF_X29_Y38_N2                         ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X16_Y41_N33                   ; 175     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; MLABCELL_X15_Y39_N3                   ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; MLABCELL_X21_Y38_N6                   ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X24_Y38_N33                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X22_Y42_N3                    ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X23_Y38_N2                         ; 61      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X23_Y40_N38                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X50_Y25_N39                   ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X62_Y22_N57                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X64_Y25_N15                   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X64_Y21_N26                        ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_10_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X63_Y22_N11                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X31_Y25_N27                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X30_Y24_N18                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X28_Y23_N27                  ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X25_Y22_N20                        ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_11_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X30_Y24_N11                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; MLABCELL_X47_Y22_N9                   ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X33_Y21_N48                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X34_Y20_N27                  ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X34_Y18_N32                        ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_12_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X33_Y19_N8                         ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X30_Y28_N57                   ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; MLABCELL_X28_Y29_N42                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X28_Y29_N33                  ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X27_Y27_N14                        ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_13_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X27_Y29_N44                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; MLABCELL_X47_Y27_N21                  ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X43_Y30_N12                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X43_Y32_N27                   ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X48_Y25_N44                        ; 67      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_14_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X43_Y31_N56                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X45_Y24_N21                   ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X24_Y24_N48                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X19_Y24_N33                   ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X25_Y24_N44                        ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_15_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X24_Y23_N8                         ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; MLABCELL_X47_Y32_N21                  ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X45_Y29_N0                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X48_Y31_N27                   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X48_Y28_N29                        ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_16_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X45_Y31_N32                        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X45_Y22_N12                   ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; MLABCELL_X39_Y23_N9                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X35_Y23_N57                   ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X39_Y21_N26                        ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_17_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X39_Y23_N26                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X27_Y35_N33                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; MLABCELL_X28_Y34_N33                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X28_Y37_N45                  ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X21_Y33_N56                        ; 61      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_18_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X28_Y34_N20                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X30_Y38_N42                   ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X31_Y37_N6                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; MLABCELL_X28_Y39_N51                  ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X29_Y32_N14                        ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_19_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X30_Y39_N20                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X29_Y34_N57                   ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X19_Y34_N48                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X23_Y34_N15                   ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X17_Y32_N2                         ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_1_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X19_Y34_N32                        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X36_Y34_N9                    ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X16_Y33_N24                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X17_Y33_N12                   ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X17_Y30_N14                        ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_2_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X16_Y33_N47                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; MLABCELL_X25_Y36_N15                  ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X24_Y41_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; MLABCELL_X28_Y40_N3                   ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X27_Y36_N44                        ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_3_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X24_Y40_N8                         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X42_Y24_N45                   ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X43_Y21_N3                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X43_Y21_N36                   ; 62      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X46_Y21_N14                        ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_4_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X43_Y25_N47                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; MLABCELL_X47_Y19_N9                   ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X48_Y20_N18                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; MLABCELL_X47_Y20_N48                  ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X51_Y20_N14                        ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_5_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X47_Y20_N26                        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X53_Y26_N24                   ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X56_Y24_N3                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X64_Y26_N27                   ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X56_Y21_N14                        ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_6_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X61_Y22_N26                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X51_Y28_N0                    ; 50      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X55_Y28_N57                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X56_Y27_N57                   ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X53_Y25_N56                        ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_7_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X55_Y28_N32                        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X48_Y33_N36                   ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; LABCELL_X62_Y20_N51                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X63_Y24_N27                   ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X62_Y18_N14                        ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_8_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X62_Y24_N50                        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X56_Y20_N42                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                               ; MLABCELL_X59_Y24_N0                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; MLABCELL_X59_Y24_N21                  ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                            ; FF_X61_Y23_N32                        ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_9_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                    ; FF_X60_Y24_N56                        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X35_Y57_N3                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                         ; LABCELL_X35_Y57_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                ; LABCELL_X35_Y57_N15                   ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                      ; LABCELL_X31_Y57_N45                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_sram_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y38_N42                  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                         ; LABCELL_X16_Y43_N6                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inst_sram_s2_agent|m0_write~1                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y42_N33                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X23_Y47_N36                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X23_Y45_N15                   ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X23_Y46_N18                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y42_N3                    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X66_Y30_N21                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X64_Y28_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X64_Y30_N3                    ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; LABCELL_X64_Y28_N42                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_10_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y23_N33                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X25_Y43_N54                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; MLABCELL_X25_Y43_N27                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X27_Y43_N27                   ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; MLABCELL_X25_Y43_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_11_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y25_N6                    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y45_N42                  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y41_N48                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X33_Y45_N21                   ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; LABCELL_X33_Y43_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_12_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y37_N6                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y40_N36                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y41_N51                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X31_Y41_N42                   ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; LABCELL_X33_Y41_N42                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_13_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y33_N27                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y39_N36                  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y40_N15                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X36_Y39_N54                   ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; LABCELL_X33_Y40_N42                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_14_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y30_N30                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X24_Y44_N9                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; MLABCELL_X25_Y44_N15                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X23_Y44_N21                   ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; MLABCELL_X25_Y44_N51                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_15_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y28_N30                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y36_N27                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y36_N36                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X42_Y35_N21                   ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; LABCELL_X42_Y36_N51                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_16_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y33_N54                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y40_N6                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X40_Y40_N48                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X37_Y37_N15                   ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y40_N54                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_17_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y37_N57                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y56_N36                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y54_N18                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X33_Y56_N33                   ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y56_N15                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_18_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y44_N21                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y55_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y55_N57                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; MLABCELL_X34_Y55_N27                  ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y55_N33                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_19_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y37_N12                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; MLABCELL_X21_Y55_N39                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X22_Y54_N9                    ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; MLABCELL_X21_Y55_N18                  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_1_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y34_N12                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X18_Y45_N12                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X19_Y47_N3                    ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X18_Y53_N12                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_2_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y34_N21                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X19_Y45_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X22_Y45_N18                   ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X22_Y49_N48                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_3_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y41_N24                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X42_Y39_N42                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X42_Y39_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X43_Y37_N9                    ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X42_Y39_N48                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_4_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y21_N0                    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X46_Y36_N27                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; MLABCELL_X47_Y39_N12                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; MLABCELL_X47_Y36_N45                  ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; MLABCELL_X47_Y38_N42                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_5_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y20_N21                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X63_Y29_N51                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X62_Y28_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X61_Y31_N9                    ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X62_Y29_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_6_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y24_N57                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X61_Y28_N3                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; MLABCELL_X59_Y28_N6                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; MLABCELL_X59_Y27_N39                  ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X61_Y28_N30                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_7_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y28_N24                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X61_Y28_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; LABCELL_X62_Y29_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; MLABCELL_X59_Y29_N15                  ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; LABCELL_X61_Y30_N0                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_8_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y22_N57                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                            ; LABCELL_X64_Y29_N12                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                            ; MLABCELL_X65_Y31_N24                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LABCELL_X64_Y29_N36                   ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                         ; MLABCELL_X65_Y31_N36                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_9_s2_agent|m0_write~0                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y24_N48                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                          ; LABCELL_X48_Y48_N39                   ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                               ; LABCELL_X48_Y38_N0                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                          ; LABCELL_X46_Y32_N30                   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                  ; LABCELL_X46_Y34_N54                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                               ; LABCELL_X46_Y38_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y31_N6                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y31_N42                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                           ; FF_X24_Y31_N2                         ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y57_N3                    ; 120     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y58_N51                   ; 120     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y38_N54                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y38_N18                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X25_Y38_N2                         ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y47_N9                    ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y46_N27                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y21_N42                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y20_N51                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X63_Y20_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y30_N48                  ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_10_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y30_N0                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y22_N3                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y25_N39                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X31_Y25_N50                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y43_N15                  ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_11_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y44_N9                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y18_N27                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y19_N3                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X36_Y19_N50                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y43_N12                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_12_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y46_N24                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y24_N54                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y24_N6                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X27_Y24_N50                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y41_N33                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_13_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y41_N15                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y27_N18                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y27_N27                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X48_Y27_N2                         ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y42_N18                   ; 113     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_14_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y40_N33                   ; 113     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y24_N57                  ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y22_N36                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X24_Y22_N44                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y44_N54                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_15_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y44_N6                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y29_N0                    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y29_N6                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X51_Y29_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y40_N27                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_16_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y42_N12                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y20_N45                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y22_N51                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X45_Y22_N26                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y41_N30                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_17_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y44_N21                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y33_N0                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y34_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X24_Y34_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y56_N15                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_18_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y56_N30                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y33_N42                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|count~0                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y37_N27                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X29_Y37_N32                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y55_N42                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_19_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y55_N30                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y33_N51                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y32_N45                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X22_Y32_N38                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y55_N27                  ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_1_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y55_N15                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y30_N54                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y30_N24                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X21_Y30_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y53_N18                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_2_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y53_N39                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y36_N42                  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y36_N6                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X24_Y36_N26                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y48_N12                  ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_3_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y49_N54                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y21_N42                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y18_N33                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X45_Y18_N26                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y39_N39                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_4_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y39_N12                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y19_N21                  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y24_N51                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X47_Y24_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y39_N42                  ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_5_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y38_N27                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y21_N45                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X53_Y24_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X53_Y24_N2                         ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y29_N18                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_6_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y32_N48                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y25_N27                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y25_N36                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X56_Y25_N50                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y31_N3                    ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_7_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y28_N3                    ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y19_N6                    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y19_N36                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X55_Y19_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y30_N54                   ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_8_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y29_N12                   ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y20_N45                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y19_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                              ; FF_X62_Y19_N14                        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y29_N6                    ; 112     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_9_s2_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y31_N12                  ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 182     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                           ; FF_X1_Y38_N1                          ; 169     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y39_N25                         ; 8926    ; Async. clear                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X50_Y47_N56                        ; 94      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y38_N33                    ; 6       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                               ; FF_X31_Y30_N5                         ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_early_rst~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ; FF_X31_Y30_N4                         ; 116     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AA14                              ; 725     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; add_src1_row_size[5]~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y34_N57                   ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; dest_address_D[2]~0                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y35_N15                   ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; inst_D[75]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y44_N36                   ; 81      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; inst_done_sram_write                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X12_Y29_N14                        ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; inst_sram_address[0]~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X12_Y44_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|col_count[5]~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y32_N54                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|dest_address[11]~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X12_Y32_N39                   ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|dest_writedata[3]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y34_N0                    ; 40      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|row_count[0]~2                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y32_N36                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|src2_address[4]~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y32_N6                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_addition:matrix_add_instance|state~9                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y32_N45                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|col_count[5]~1                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y29_N33                   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|dest_address[10]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y28_N3                    ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|dest_address[10]~1                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y28_N0                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|dest_writedata[11]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y28_N6                    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|row_count[3]~2                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y29_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|src1_address[6]~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y28_N54                  ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; matrix_maxpool:matrix_pooling_instance|src1_address[6]~1                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y28_N51                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[0].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y37_N36                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[10].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y26_N33                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[11].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y20_N54                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[12].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y39_N12                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[13].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y33_N48                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[14].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y31_N18                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[15].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y26_N39                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[16].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y35_N54                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[17].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y33_N9                    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[18].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y33_N24                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[19].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y33_N27                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[1].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y31_N45                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[2].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y25_N15                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[3].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y39_N51                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[4].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y20_N15                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[5].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y17_N30                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[6].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y26_N45                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[7].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y31_N57                  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[8].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y20_N6                    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mux24to1:mux_gen[9].write_en_mux|Mux0~1                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y22_N12                   ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; pool_src1_col_size[5]~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y29_N27                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[0][2]~12                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y37_N54                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[0][3]~22                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y41_N48                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[10][2]~218                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y38_N48                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[10][3]~227                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y38_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[11][1]~312                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y34_N39                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[11][4]~321                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y34_N27                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[12][2]~67                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y39_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[12][4]~76                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y39_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[13][0]~148                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y38_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[13][2]~139                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y38_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[14][0]~245                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y39_N33                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[14][2]~236                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y37_N30                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[15][2]~330                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y38_N24                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[15][4]~339                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y38_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[16][0]~357                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y37_N24                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[16][1]~348                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y37_N0                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[17][1]~366                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y34_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[17][4]~375                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y34_N12                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[18][0]~393                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y36_N45                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[18][1]~384                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y36_N0                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[19][1]~402                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y37_N45                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[19][3]~411                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y37_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[1][0]~94                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y34_N12                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[1][2]~85                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y34_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[2][2]~163                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y38_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[2][4]~181                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y38_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[3][2]~259                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X7_Y40_N3                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[3][4]~274                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y40_N24                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[4][0]~40                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y41_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[4][2]~31                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y41_N24                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[5][0]~112                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y35_N30                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[5][2]~103                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y39_N0                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[6][2]~200                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y40_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[6][3]~209                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y40_N48                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[7][0]~303                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y38_N42                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[7][2]~294                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y38_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[8][1]~49                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y39_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[8][3]~58                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y39_N6                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[9][2]~121                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y34_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_address_mux_D[9][3]~130                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y34_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_readdata_mux_D[1][2]~6                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y35_N21                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_readdata_mux_D[4][0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y38_N39                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[0][2]~97                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y41_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[0][3]~100                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y41_N42                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[10][1]~168                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y38_N54                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[10][3]~159                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y38_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[11][1]~89                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y34_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[11][3]~92                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y34_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[12][0]~34                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y39_N42                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[12][2]~192                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y39_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[13][0]~42                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y34_N30                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[13][1]~39                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y34_N12                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[14][0]~48                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y39_N42                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[14][1]~160                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y39_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[15][0]~56                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y38_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[15][1]~53                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y38_N12                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[16][0]~22                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y37_N54                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[16][2]~19                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y37_N36                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[17][0]~30                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y37_N36                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[17][2]~27                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y37_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[18][0]~64                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y37_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[18][1]~61                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y38_N15                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[19][2]~69                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y37_N21                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[19][3]~72                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y37_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[1][0]~108                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y34_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[1][2]~105                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y34_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[2][0]~114                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y38_N12                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[2][1]~184                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y38_N6                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[3][1]~120                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y40_N12                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[3][3]~123                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y40_N42                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[4][0]~76                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y41_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[4][1]~200                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y41_N27                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[5][0]~84                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y37_N30                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[5][2]~81                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y37_N0                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[6][0]~129                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y40_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[6][2]~176                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y40_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[7][2]~134                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y38_N24                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[7][3]~137                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y38_N54                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[8][0]~145                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y39_N12                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[8][1]~142                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y39_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[9][2]~150                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y34_N12                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sel_write_en_mux_D[9][3]~153                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y34_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; src1_sram_num_D[4]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y36_N30                   ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; src2_row_D[3]~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y34_N48                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                           ; PIN_AF14                              ; 815     ; Global Clock         ; GCLK4            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK11           ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 9211    ; Global Clock         ; GCLK0            ; --                        ;
; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                      ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 182     ; Global Clock         ; GCLK2            ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst                                                                   ; FF_X3_Y39_N25                         ; 8926    ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+--------------+------------------+
; Name         ; Fan-Out          ;
+--------------+------------------+
; KEY[0]~input ; 725              ;
+--------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                               ; Type       ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                           ; Location                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Computer_System:The_System|Computer_System_done_sram:done_sram|altsyncram:the_altsyncram|altsyncram_9742:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; Computer_System_done_sram.hex ; M10K_X38_Y57_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 8           ; 0     ; Computer_System_inst_sram.hex ; M10K_X14_Y44_N0, M10K_X5_Y44_N0, M10K_X14_Y46_N0, M10K_X5_Y43_N0, M10K_X14_Y45_N0, M10K_X14_Y41_N0, M10K_X14_Y42_N0, M10K_X14_Y43_N0   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_0.hex    ; M10K_X26_Y38_N0, M10K_X14_Y40_N0, M10K_X14_Y36_N0, M10K_X14_Y39_N0, M10K_X14_Y37_N0, M10K_X14_Y38_N0, M10K_X26_Y36_N0, M10K_X26_Y37_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_10:sram_10|altsyncram:the_altsyncram|altsyncram_5k92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_10.hex   ; M10K_X49_Y26_N0, M10K_X49_Y27_N0, M10K_X58_Y25_N0, M10K_X49_Y28_N0, M10K_X58_Y27_N0, M10K_X49_Y25_N0, M10K_X58_Y28_N0, M10K_X58_Y26_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_11.hex   ; M10K_X26_Y21_N0, M10K_X26_Y24_N0, M10K_X26_Y19_N0, M10K_X26_Y23_N0, M10K_X26_Y17_N0, M10K_X26_Y18_N0, M10K_X26_Y20_N0, M10K_X26_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_12:sram_12|altsyncram:the_altsyncram|altsyncram_7k92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_12.hex   ; M10K_X49_Y41_N0, M10K_X38_Y46_N0, M10K_X41_Y45_N0, M10K_X49_Y42_N0, M10K_X41_Y47_N0, M10K_X38_Y45_N0, M10K_X41_Y46_N0, M10K_X38_Y47_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_13.hex   ; M10K_X26_Y29_N0, M10K_X26_Y33_N0, M10K_X26_Y35_N0, M10K_X26_Y30_N0, M10K_X26_Y27_N0, M10K_X26_Y34_N0, M10K_X26_Y28_N0, M10K_X26_Y32_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_14.hex   ; M10K_X38_Y29_N0, M10K_X41_Y29_N0, M10K_X41_Y31_N0, M10K_X41_Y30_N0, M10K_X38_Y30_N0, M10K_X41_Y32_N0, M10K_X38_Y32_N0, M10K_X38_Y31_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram|altsyncram_ak92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_15.hex   ; M10K_X26_Y26_N0, M10K_X26_Y25_N0, M10K_X41_Y28_N0, M10K_X38_Y27_N0, M10K_X41_Y26_N0, M10K_X38_Y26_N0, M10K_X38_Y28_N0, M10K_X41_Y27_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_16.hex   ; M10K_X49_Y33_N0, M10K_X49_Y35_N0, M10K_X49_Y32_N0, M10K_X49_Y38_N0, M10K_X49_Y34_N0, M10K_X49_Y36_N0, M10K_X49_Y39_N0, M10K_X49_Y40_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram|altsyncram_ck92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_17.hex   ; M10K_X41_Y36_N0, M10K_X41_Y33_N0, M10K_X41_Y34_N0, M10K_X41_Y35_N0, M10K_X38_Y35_N0, M10K_X38_Y36_N0, M10K_X38_Y34_N0, M10K_X38_Y33_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram|altsyncram_dk92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_18.hex   ; M10K_X38_Y43_N0, M10K_X38_Y44_N0, M10K_X38_Y37_N0, M10K_X38_Y40_N0, M10K_X41_Y43_N0, M10K_X41_Y37_N0, M10K_X41_Y44_N0, M10K_X38_Y42_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_19:sram_19|altsyncram:the_altsyncram|altsyncram_ek92:auto_generated|ALTSYNCRAM     ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_19.hex   ; M10K_X41_Y40_N0, M10K_X38_Y41_N0, M10K_X41_Y39_N0, M10K_X41_Y41_N0, M10K_X41_Y38_N0, M10K_X41_Y42_N0, M10K_X38_Y38_N0, M10K_X38_Y39_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram|altsyncram_li92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_1.hex    ; M10K_X14_Y30_N0, M10K_X14_Y35_N0, M10K_X14_Y34_N0, M10K_X26_Y31_N0, M10K_X14_Y31_N0, M10K_X14_Y29_N0, M10K_X14_Y32_N0, M10K_X14_Y33_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_2.hex    ; M10K_X14_Y24_N0, M10K_X14_Y22_N0, M10K_X14_Y21_N0, M10K_X14_Y28_N0, M10K_X14_Y27_N0, M10K_X14_Y26_N0, M10K_X14_Y25_N0, M10K_X14_Y23_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram|altsyncram_ni92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_3.hex    ; M10K_X26_Y43_N0, M10K_X26_Y45_N0, M10K_X26_Y46_N0, M10K_X26_Y40_N0, M10K_X26_Y41_N0, M10K_X26_Y39_N0, M10K_X26_Y42_N0, M10K_X26_Y44_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_4:sram_4|altsyncram:the_altsyncram|altsyncram_oi92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_4.hex    ; M10K_X38_Y17_N0, M10K_X26_Y16_N0, M10K_X38_Y16_N0, M10K_X38_Y24_N0, M10K_X38_Y19_N0, M10K_X38_Y21_N0, M10K_X38_Y25_N0, M10K_X38_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_5.hex    ; M10K_X38_Y14_N0, M10K_X41_Y15_N0, M10K_X38_Y15_N0, M10K_X41_Y13_N0, M10K_X41_Y14_N0, M10K_X38_Y13_N0, M10K_X41_Y17_N0, M10K_X41_Y16_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram|altsyncram_qi92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_6.hex    ; M10K_X49_Y23_N0, M10K_X49_Y19_N0, M10K_X49_Y18_N0, M10K_X49_Y17_N0, M10K_X49_Y24_N0, M10K_X49_Y22_N0, M10K_X49_Y21_N0, M10K_X49_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_7.hex    ; M10K_X49_Y31_N0, M10K_X58_Y33_N0, M10K_X58_Y30_N0, M10K_X58_Y29_N0, M10K_X49_Y29_N0, M10K_X49_Y30_N0, M10K_X58_Y31_N0, M10K_X58_Y32_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_8.hex    ; M10K_X41_Y20_N0, M10K_X58_Y21_N0, M10K_X41_Y18_N0, M10K_X58_Y22_N0, M10K_X41_Y19_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X58_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ALTSYNCRAM       ; AUTO       ; True Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8           ; 0     ; Computer_System_sram_9.hex    ; M10K_X41_Y25_N0, M10K_X41_Y22_N0, M10K_X58_Y24_N0, M10K_X58_Y23_N0, M10K_X41_Y23_N0, M10K_X38_Y23_N0, M10K_X41_Y21_N0, M10K_X41_Y24_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                           ; Mode            ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------+-----------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; matrix_maxpool:matrix_pooling_instance|Mult0~8 ; Independent 9x9 ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------+-----------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 46,247 / 289,320 ( 16 % ) ;
; C12 interconnects                           ; 3,129 / 13,420 ( 23 % )   ;
; C2 interconnects                            ; 23,742 / 119,108 ( 20 % ) ;
; C4 interconnects                            ; 13,045 / 56,300 ( 23 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 3,019 / 289,320 ( 1 % )   ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 1 / 67 ( 1 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 228 / 282 ( 81 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 8,606 / 84,580 ( 10 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 3,401 / 12,676 ( 27 % )   ;
; R14/C12 interconnect drivers                ; 6,103 / 20,720 ( 29 % )   ;
; R3 interconnects                            ; 27,002 / 130,992 ( 21 % ) ;
; R6 interconnects                            ; 46,606 / 266,960 ( 17 % ) ;
; Spine clocks                                ; 35 / 360 ( 10 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 296          ; 0            ; 296          ; 0            ; 32           ; 368       ; 296          ; 0            ; 368       ; 368       ; 54           ; 46           ; 0            ; 0            ; 0            ; 54           ; 46           ; 0            ; 0            ; 0            ; 101          ; 46           ; 100          ; 0            ; 0            ; 0            ; 0            ; 263          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 72           ; 368          ; 72           ; 368          ; 336          ; 0         ; 72           ; 368          ; 0         ; 0         ; 314          ; 322          ; 368          ; 368          ; 368          ; 314          ; 322          ; 368          ; 368          ; 368          ; 267          ; 322          ; 268          ; 368          ; 368          ; 368          ; 368          ; 105          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                      ; Destination Clock(s)                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; CLOCK_50,I/O                                                                         ; The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk              ; 8046.5            ;
; CLOCK_50                                                                             ; The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk              ; 4688.4            ;
; CLOCK_50                                                                             ; The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,I/O          ; 3593.9            ;
; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 947.7             ;
; CLOCK_50,I/O                                                                         ; The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,I/O          ; 775.7             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                       ;
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                      ; Destination Register                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sel_write_en_mux_I[9][1]                             ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a13~porta_datain_reg0        ; 6.732             ;
; sel_write_en_mux_I[9][3]                             ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a13~porta_datain_reg0        ; 6.726             ;
; sel_write_en_mux_I[16][3]                            ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a1~porta_datain_reg0       ; 6.510             ;
; sel_write_en_mux_I[16][1]                            ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a1~porta_datain_reg0       ; 6.507             ;
; sel_write_en_mux_I[18][3]                            ; Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram|altsyncram_dk92:auto_generated|ram_block1a1~porta_datain_reg0       ; 6.270             ;
; sel_write_en_mux_I[18][1]                            ; Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram|altsyncram_dk92:auto_generated|ram_block1a1~porta_datain_reg0       ; 6.188             ;
; sel_write_en_mux_I[13][3]                            ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a9~porta_datain_reg0       ; 6.091             ;
; sel_write_en_mux_I[13][1]                            ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a9~porta_datain_reg0       ; 6.062             ;
; sel_write_en_mux_I[5][2]                             ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.875             ;
; sel_write_en_mux_I[5][0]                             ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.875             ;
; matrix_addition:matrix_add_instance|dest_write_en    ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.875             ;
; matrix_maxpool:matrix_pooling_instance|dest_write_en ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.875             ;
; sel_write_en_mux_I[11][2]                            ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a12~porta_we_reg           ; 5.768             ;
; sel_write_en_mux_I[11][0]                            ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a12~porta_we_reg           ; 5.768             ;
; sel_address_mux_I[13][0]                             ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a6~porta_address_reg0      ; 5.767             ;
; sel_address_mux_I[14][1]                             ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.759             ;
; sel_write_en_mux_I[1][2]                             ; Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram|altsyncram_li92:auto_generated|ram_block1a8~porta_we_reg              ; 5.741             ;
; sel_write_en_mux_I[1][0]                             ; Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram|altsyncram_li92:auto_generated|ram_block1a8~porta_we_reg              ; 5.741             ;
; sel_write_en_mux_I[2][2]                             ; Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.737             ;
; sel_write_en_mux_I[2][0]                             ; Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.737             ;
; sel_address_mux_I[7][1]                              ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.727             ;
; sel_write_en_mux_I[7][2]                             ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a0~porta_datain_reg0         ; 5.693             ;
; sel_write_en_mux_I[16][0]                            ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a2~porta_datain_reg0       ; 5.688             ;
; sel_write_en_mux_I[15][0]                            ; Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram|altsyncram_ak92:auto_generated|ram_block1a8~porta_datain_reg0       ; 5.688             ;
; sel_address_mux_I[9][1]                              ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a14~porta_address_reg0       ; 5.687             ;
; inst_sram_address[5]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.685             ;
; inst_sram_address[6]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.683             ;
; inst_sram_address[7]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.683             ;
; sel_write_en_mux_I[3][2]                             ; Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram|altsyncram_ni92:auto_generated|ram_block1a10~porta_we_reg             ; 5.676             ;
; sel_write_en_mux_I[7][0]                             ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a1~porta_datain_reg0         ; 5.676             ;
; sel_address_mux_I[14][2]                             ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.670             ;
; sel_address_mux_I[7][2]                              ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.666             ;
; sel_write_en_mux_I[8][0]                             ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a1~porta_datain_reg0         ; 5.664             ;
; sel_address_mux_I[9][2]                              ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a14~porta_address_reg0       ; 5.659             ;
; inst_sram_address[4]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.659             ;
; inst_sram_address[3]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.659             ;
; sel_address_mux_I[16][2]                             ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a5~porta_address_reg0      ; 5.656             ;
; sel_address_mux_I[13][2]                             ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a6~porta_address_reg0      ; 5.654             ;
; sel_write_en_mux_I[3][0]                             ; Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram|altsyncram_ni92:auto_generated|ram_block1a10~porta_we_reg             ; 5.645             ;
; sel_write_en_mux_I[14][0]                            ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a7~porta_datain_reg0       ; 5.645             ;
; inst_sram_address[2]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.644             ;
; inst_sram_address[1]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.644             ;
; sel_address_mux_I[7][0]                              ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.637             ;
; sel_address_mux_I[17][2]                             ; Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram|altsyncram_ck92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.637             ;
; sel_address_mux_I[7][4]                              ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.626             ;
; sel_write_en_mux_I[0][0]                             ; Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated|ram_block1a9~porta_datain_reg0         ; 5.624             ;
; sel_address_mux_I[14][4]                             ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.623             ;
; inst_sram_address[0]                                 ; Computer_System:The_System|Computer_System_inst_sram:inst_sram|altsyncram:the_altsyncram|altsyncram_sp92:auto_generated|ram_block1a15~porta_address_reg0 ; 5.623             ;
; sel_address_mux_I[9][4]                              ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a14~porta_address_reg0       ; 5.621             ;
; sel_address_mux_I[16][4]                             ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a5~porta_address_reg0      ; 5.620             ;
; sel_address_mux_I[13][4]                             ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a6~porta_address_reg0      ; 5.619             ;
; sel_write_en_mux_I[16][2]                            ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a2~porta_datain_reg0       ; 5.614             ;
; sel_address_mux_I[17][4]                             ; Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram|altsyncram_ck92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.602             ;
; sel_write_en_mux_I[8][3]                             ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a0~porta_we_reg              ; 5.602             ;
; sel_write_en_mux_I[8][1]                             ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a0~porta_we_reg              ; 5.600             ;
; sel_address_mux_I[8][0]                              ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.596             ;
; sel_address_mux_I[8][1]                              ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.588             ;
; sel_write_en_mux_I[14][2]                            ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a7~porta_datain_reg0       ; 5.584             ;
; sel_address_mux_I[6][1]                              ; Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram|altsyncram_qi92:auto_generated|ram_block1a8~porta_address_reg0        ; 5.578             ;
; sel_write_en_mux_I[15][3]                            ; Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram|altsyncram_ak92:auto_generated|ram_block1a8~porta_we_reg            ; 5.575             ;
; sel_write_en_mux_I[8][2]                             ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a12~porta_datain_reg0        ; 5.572             ;
; sel_write_en_mux_I[9][2]                             ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a2~porta_we_reg              ; 5.558             ;
; sel_write_en_mux_I[0][2]                             ; Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated|ram_block1a9~porta_datain_reg0         ; 5.555             ;
; sel_write_en_mux_I[15][1]                            ; Computer_System:The_System|Computer_System_sram_15:sram_15|altsyncram:the_altsyncram|altsyncram_ak92:auto_generated|ram_block1a8~porta_we_reg            ; 5.538             ;
; sel_write_en_mux_I[9][0]                             ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a2~porta_we_reg              ; 5.531             ;
; sel_write_en_mux_I[13][0]                            ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a3~porta_datain_reg0       ; 5.530             ;
; sel_address_mux_I[11][0]                             ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a14~porta_address_reg0     ; 5.528             ;
; sel_address_mux_I[11][1]                             ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a14~porta_address_reg0     ; 5.526             ;
; sel_address_mux_I[14][3]                             ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.523             ;
; sel_address_mux_I[16][3]                             ; Computer_System:The_System|Computer_System_sram_16:sram_16|altsyncram:the_altsyncram|altsyncram_bk92:auto_generated|ram_block1a5~porta_address_reg0      ; 5.522             ;
; sel_address_mux_I[9][3]                              ; Computer_System:The_System|Computer_System_sram_9:sram_9|altsyncram:the_altsyncram|altsyncram_ti92:auto_generated|ram_block1a14~porta_address_reg0       ; 5.519             ;
; sel_address_mux_I[6][2]                              ; Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram|altsyncram_qi92:auto_generated|ram_block1a8~porta_address_reg0        ; 5.513             ;
; sel_address_mux_I[13][3]                             ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a6~porta_address_reg0      ; 5.511             ;
; sel_write_en_mux_I[11][3]                            ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a12~porta_we_reg           ; 5.501             ;
; sel_address_mux_I[7][3]                              ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.495             ;
; sel_address_mux_I[5][0]                              ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a5~porta_address_reg0        ; 5.492             ;
; sel_address_mux_I[5][1]                              ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a5~porta_address_reg0        ; 5.491             ;
; sel_write_en_mux_I[7][3]                             ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a1~porta_datain_reg0         ; 5.489             ;
; sel_write_en_mux_I[3][3]                             ; Computer_System:The_System|Computer_System_sram_3:sram_3|altsyncram:the_altsyncram|altsyncram_ni92:auto_generated|ram_block1a10~porta_we_reg             ; 5.489             ;
; sel_address_mux_I[17][3]                             ; Computer_System:The_System|Computer_System_sram_17:sram_17|altsyncram:the_altsyncram|altsyncram_ck92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.485             ;
; sel_address_mux_I[8][2]                              ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.484             ;
; sel_write_en_mux_I[5][3]                             ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.482             ;
; sel_write_en_mux_I[0][3]                             ; Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated|ram_block1a9~porta_datain_reg0         ; 5.481             ;
; sel_write_en_mux_I[7][1]                             ; Computer_System:The_System|Computer_System_sram_7:sram_7|altsyncram:the_altsyncram|altsyncram_ri92:auto_generated|ram_block1a1~porta_datain_reg0         ; 5.479             ;
; sel_write_en_mux_I[18][2]                            ; Computer_System:The_System|Computer_System_sram_18:sram_18|altsyncram:the_altsyncram|altsyncram_dk92:auto_generated|ram_block1a6~porta_datain_reg0       ; 5.473             ;
; sel_address_mux_I[6][4]                              ; Computer_System:The_System|Computer_System_sram_6:sram_6|altsyncram:the_altsyncram|altsyncram_qi92:auto_generated|ram_block1a8~porta_address_reg0        ; 5.473             ;
; sel_write_en_mux_I[1][3]                             ; Computer_System:The_System|Computer_System_sram_1:sram_1|altsyncram:the_altsyncram|altsyncram_li92:auto_generated|ram_block1a8~porta_we_reg              ; 5.469             ;
; sel_address_mux_I[11][2]                             ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a14~porta_address_reg0     ; 5.461             ;
; sel_write_en_mux_I[13][2]                            ; Computer_System:The_System|Computer_System_sram_13:sram_13|altsyncram:the_altsyncram|altsyncram_8k92:auto_generated|ram_block1a3~porta_datain_reg0       ; 5.460             ;
; sel_write_en_mux_I[2][3]                             ; Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated|ram_block1a12~porta_we_reg             ; 5.456             ;
; sel_write_en_mux_I[4][0]                             ; Computer_System:The_System|Computer_System_sram_4:sram_4|altsyncram:the_altsyncram|altsyncram_oi92:auto_generated|ram_block1a10~porta_datain_reg0        ; 5.453             ;
; sel_write_en_mux_I[14][3]                            ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a7~porta_datain_reg0       ; 5.452             ;
; sel_write_en_mux_I[14][1]                            ; Computer_System:The_System|Computer_System_sram_14:sram_14|altsyncram:the_altsyncram|altsyncram_9k92:auto_generated|ram_block1a7~porta_datain_reg0       ; 5.448             ;
; sel_address_mux_I[8][4]                              ; Computer_System:The_System|Computer_System_sram_8:sram_8|altsyncram:the_altsyncram|altsyncram_si92:auto_generated|ram_block1a10~porta_address_reg0       ; 5.446             ;
; sel_write_en_mux_I[0][1]                             ; Computer_System:The_System|Computer_System_sram_0:sram_0|altsyncram:the_altsyncram|altsyncram_ki92:auto_generated|ram_block1a9~porta_datain_reg0         ; 5.445             ;
; sel_address_mux_I[11][4]                             ; Computer_System:The_System|Computer_System_sram_11:sram_11|altsyncram:the_altsyncram|altsyncram_6k92:auto_generated|ram_block1a14~porta_address_reg0     ; 5.428             ;
; sel_address_mux_I[5][2]                              ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a5~porta_address_reg0        ; 5.425             ;
; sel_address_mux_I[19][2]                             ; Computer_System:The_System|Computer_System_sram_19:sram_19|altsyncram:the_altsyncram|altsyncram_ek92:auto_generated|ram_block1a12~porta_address_reg0     ; 5.418             ;
; sel_write_en_mux_I[5][1]                             ; Computer_System:The_System|Computer_System_sram_5:sram_5|altsyncram:the_altsyncram|altsyncram_pi92:auto_generated|ram_block1a12~porta_datain_reg0        ; 5.414             ;
; sel_write_en_mux_I[2][1]                             ; Computer_System:The_System|Computer_System_sram_2:sram_2|altsyncram:the_altsyncram|altsyncram_mi92:auto_generated|ram_block1a12~porta_datain_reg0        ; 5.411             ;
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SoC_Computer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 295
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G11
    Info (11162): Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 9007 fanout uses global clock CLKCTRL_G0
    Info (11162): Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 468 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0 with 8445 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK_50~inputCLKENA0 with 793 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 86
Info (332104): Reading SDC File: 'DE1_SoC_Computer.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {The_System|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {The_System|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc Line: 93
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK_N] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc Line: 94
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK_N] File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc Line: 94
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: The_System|arm_a9_hps|fpga_interfaces|hps2fpga|clk  to: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: The_System|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 28 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.000 The_System|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    4.000 The_System|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   37.037       tv_27m
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:21
Info (170193): Fitter routing operations beginning
Info (170089): 2e+04 ns of routing delay (approximately 8.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:11:42
Info (11888): Total time spent on timing analysis during the Fitter is 29.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:35
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 342
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 195
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 202
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 203
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 205
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 215
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 223
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 226
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 227
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 248
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 249
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 251
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 252
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 289
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 290
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 290
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 290
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 290
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 291
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 291
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 291
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v Line: 291
Info (144001): Generated suppressed messages file C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 182 warnings
    Info: Peak virtual memory: 8802 megabytes
    Info: Processing ended: Wed May 01 22:35:47 2024
    Info: Elapsed time: 00:16:12
    Info: Total CPU time (on all processors): 00:43:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.fit.smsg.


