capacitance:0.0314961299886
vdd:0.0312333778469
cdfg:0.0248483885143
switched:0.0210087578377
scalp:0.0135908166658
clock:0.0135723637522
csteps:0.0106784988088
voltage:0.00961278406508
period:0.00959729384657
consumption:0.00862437035822
module:0.00736995011073
behavioral:0.00699464471264
adder:0.00699027414946
laxity:0.00687778511578
synthesis:0.00676553884432
power:0.00652770808219
dct:0.00622382951773
functional:0.00603812458121
resource:0.00601098264931
moves:0.00597895678874
supply:0.00585443341008
sharing:0.00541552333929
fu:0.00540707946458
multiplier:0.00519489998016
ripple:0.00511584469412
scheduling:0.00498532136451
template:0.00496986258249
sample:0.00437266363481
clk2:0.00429537366476
slack:0.00417295952327
slacks:0.00403574123853
5v:0.00382099173099
controller:0.00377111301952
circuits:0.00376410423676
dp:0.00373473009316
voltages:0.00373297021853
55ns:0.00364174106361
synthesized:0.00357362409354
schedule:0.0034627479975
selection:0.00345141625339
chained:0.00340209797275
clk:0.00333735656427
clk1:0.00322153024857
rrdelay:0.00322153024857
200ns:0.00322153024857
vmin:0.00322153024857
30ns:0.00322153024857
cur:0.00321326331611
pruned:0.00312971964245
delay:0.00307615514979
ratios:0.00292673643325
library:0.00278375542444
area:0.00277672118354
units:0.00272343052321
jha:0.00257061065289
automation:0.00252735937776
cap:0.00250713470302
lakshminarayana:0.0025030174232
gate:0.00246155138146
niraj:0.00242144474312
move:0.0023121637141
iterative:0.00230887768468
chaining:0.00230370513751
optimized:0.00229216733572
carry:0.0022773762914
templates:0.00220987615487
pipelined:0.00219805215399
tasks:0.00219687183949
todaes:0.00218569933784
allocation:0.00216565402714
iirfilter:0.00214768683238
tclk1:0.00214768683238
irsim:0.00214768683238
pruning:0.00208068971037
periods:0.00207156760536
prune:0.00204217674475
candidate:0.00200812636705
scaling:0.00197150116289
wdf:0.00194154523797
constraint:0.00190851162566
upto:0.00190353655236
netlist:0.00188035102726
sarrafzadeh:0.00182087053181
40ns:0.00182087053181
multicycling:0.00182087053181
gain:0.00179358846546
explore:0.0017686120419
resistances:0.00173518765816
register:0.00169654546902
op:0.00168737827251
datapath:0.00165290891932
kbit:0.00161429649541
layout:0.00161415626207
cmos:0.00161314018834
dissipation:0.00161314018834
paulin:0.00156828379581
architectural:0.00154626375766
tradeoffs:0.00153431098402
wallace:0.0015283966924
netlists:0.0015283966924
vlsi:0.00151405323224
assignment:0.00149168538948
cl:0.00149065941108
synthesize:0.00148094288779
ts:0.00146208164696
capacitances:0.0014616699126
transformations:0.00143677964817
affects:0.00143304283423
improvement:0.00140776439438
microarchitectural:0.00140707024611
path:0.00140051396964
raghunathan:0.00138307322616
additions:0.001377469899
multiplication:0.00134914899414
multiplications:0.00131898407501
switching:0.00128664610555
dot:0.00128566411429
ganesh:0.00126902436824
elliptic:0.00126052547026
multiplexers:0.00125356735151
unit:0.00124210234368
samples:0.0012413913178
curves:0.00123080075893
pipelining:0.00122503055995
replication:0.00122503055995
hwang:0.00122481457361
electronic:0.00122401869033
digital:0.00122016524571
plate:0.00118617971136
folding:0.00118617971136
rtl:0.00117430835278
activity:0.00116611836099
anand:0.0011628766376
architectures:0.00115040067253
sw:0.0011209541449
lookahead:0.00111130166033
allen:0.00111130166033
reducepower:0.00107384341619
pacitance:0.00107384341619
pmyampersandtimes:0.00107384341619
165ns:0.00107384341619
out13530ns:0.00107384341619
theterm:0.00107384341619
6pf:0.00107384341619
tclk:0.00107384341619
seda:0.00107384341619
sequencethat:0.00107384341619
discussionsin:0.00107384341619
helms:0.00107384341619
becomes200ns:0.00107384341619
sequencesthat:0.00107384341619
9pf:0.00107384341619
1286ns:0.00107384341619
decreasingvdd:0.00107384341619
capacitancetradeoff:0.00107384341619
23303pj:0.00107384341619
minimizingswitched:0.00107384341619
shalash:0.00107384341619
octtools:0.00107384341619
beneficialeven:0.00107384341619
crenshaw:0.00107384341619
technologyand:0.00107384341619
px64:0.00107384341619
25ns:0.00107384341619
escapefrom:0.00107384341619
2912:0.00107384341619
kursun:0.00107384341619
consumptionwas:0.00107384341619
movewe:0.00107384341619
beadded:0.00107384341619
tsample:0.00107384341619
ogrenci:0.00107384341619
daehong:0.00107384341619
benchmarksfrom:0.00107384341619
optimizingpowerusing:0.00107384341619
interdependenceamong:0.00107384341619
gaink:0.00107384341619
capacitancematrices:0.00107384341619
180ns:0.00107384341619
suchsequencecanbe:0.00107384341619
dcts:0.00107384341619
25920:0.00107384341619
meet:0.0010686507167
dotted:0.00106437004617
switch:0.0010616138843
enable:0.00105683934514
refers:0.00104656503749
descriptions:0.00103744114524
layouts:0.00102830113559
cosine:0.00102830113559
chemical:0.00102108837237
dist:0.00101403616167
enabling:0.00100862940278
1997:0.000983401702498
dominated:0.000982754975794
faster:0.000978322330601
vth:0.000970772618986
dependenciesbetween:0.000970772618986
sincewe:0.000970772618986
cif:0.000970772618986
switched capacitance:0.0427203410971
data path:0.0259442028425
sample period:0.0223016334411
the cdfg:0.0216930681079
module selection:0.0200325515705
clock period:0.0168148613676
resource sharing:0.0158602699576
the switched:0.0155346694899
period constraint:0.0150360413444
functional unit:0.0143296778975
power consumption:0.0132445483503
clock selection:0.0128880354381
low power:0.0119246844492
iterative improvement:0.0116824833409
control steps:0.0110522117645
re scheduling:0.0105933163227
area ratios:0.00966602657854
vdd scaling:0.00941628117572
area optimized:0.00941628117572
ratios s:0.00941628117572
the clock:0.00913101650982
of class:0.0089300504454
s area:0.00873825158804
supply voltage:0.00867722724316
moves of:0.00851349690704
behavioral synthesis:0.00830776045397
s power:0.0081951347334
power s:0.0075180206722
functional units:0.00741895091423
current vdd:0.00706221088179
unit template:0.00706221088179
laxity factor:0.00706221088179
and area:0.00703639644688
the sample:0.00700773858924
carry adder:0.00656397915081
clock periods:0.00644401771903
fu 1:0.00644401771903
ripple carry:0.00637399368154
fu 2:0.00608226366575
class b:0.00590894561538
power and:0.00589257656249
cur dp:0.00588517573482
selection module:0.00588517573482
of vdd:0.00588517573482
library template:0.00588517573482
vdd and:0.00588517573482
by scalp:0.00588517573482
supply voltages:0.00537001476585
performed by:0.00533314857261
controller data:0.00506855305479
the delay:0.00496802061044
class a:0.00487283879673
t clk2:0.00470814058786
selection clock:0.00470814058786
unit templates:0.00470814058786
capacitance matrices:0.00470814058786
physical capacitance:0.00470814058786
minimizing power:0.00468855653629
template t:0.00468855653629
and assignment:0.00464372558566
capacitance in:0.00455285262967
a power:0.00450240119891
for low:0.00445799168103
allocation and:0.00439009772506
path synthesis:0.00433861362158
control step:0.00433861362158
cdfg shown:0.00429601181268
synthesis tasks:0.00429601181268
procedure iterative:0.00429601181268
the supply:0.00425085067864
switch level:0.00405484244383
capacitance matrix:0.00405484244383
unit fu:0.00405484244383
input sample:0.00405484244383
cdfg of:0.00405484244383
op i:0.00405484244383
array multiplier:0.00405484244383
and switched:0.00405484244383
delay of:0.00401556932746
and clock:0.00392129197498
input samples:0.00388366737246
on design:0.00387503363659
move of:0.00386977132138
design automation:0.003804413162
perform resource:0.00375084522903
area a:0.00373352481223
the schedule:0.00366535150801
the slack:0.00361820363359
selection and:0.00356192841812
by fu:0.00355045987585
k jha:0.00355045987585
and resource:0.0035410868008
t clk1:0.00353110544089
path replication:0.00353110544089
rrdelay t:0.00353110544089
optimized architectures:0.00353110544089
selection scheduling:0.00353110544089
faster functional:0.00353110544089
scheduling moves:0.00353110544089
optimized circuits:0.00353110544089
power a:0.00347089089727
voltage and:0.00347089089727
a move:0.00340260340998
explore the:0.00336967750411
these tasks:0.00323493956738
reduce power:0.00322907265105
capacitance per:0.00322200885951
example cdfg:0.00322200885951
cdfg and:0.00322200885951
cdfg to:0.00322200885951
data dominated:0.00322200885951
candidate supply:0.00322200885951
and csteps:0.00322200885951
design space:0.00321374069887
each functional:0.00313703357998
the controller:0.00311576836869
power vlsi:0.00304113183287
voltages and:0.00304113183287
candidate clock:0.00304113183287
other moves:0.00304113183287
operations that:0.00299162980035
that perform:0.00296588984434
each operation:0.00293620703866
average switching:0.00291275052935
power power:0.00291275052935
the library:0.0029076235048
the power:0.00287844125844
scheduling module:0.00281313392177
period was:0.00281313392177
the laxity:0.00281313392177
architectural power:0.00281313392177
pipelined multiplier:0.00281313392177
of control:0.00281306464327
the functional:0.00277100596697
the behavioral:0.00274391223885
behavioral descriptions:0.0027317115778
or resource:0.0027317115778
niraj k:0.0027317115778
improvement algorithm:0.0027317115778
vector pair:0.0027317115778
moves that:0.0027317115778
two functional:0.00266284490689
level synthesis:0.00264185893101
todaes v:0.00260539598136
systems todaes:0.00260539598136
8 point:0.00260316817295
selection or:0.00260316817295
electronic systems:0.0025879516539
power analysis:0.00255051040719
level simulator:0.00255051040719
a clock:0.00250750717883
chosen based:0.00250338928733
power than:0.00246074753322
the module:0.00244999307964
synthesis of:0.00243716477179
automation of:0.00242313917332
period is:0.00239740938235
architectural transformations:0.00235407029393
dominated behavioral:0.00235407029393
best dp:0.00235407029393
laxity factors:0.00235407029393
dimensional 8:0.00235407029393
gain list:0.00235407029393
slacks can:0.00235407029393
using switched:0.00235407029393
is 55ns:0.00235407029393
h wu:0.00235407029393
vdd can:0.00235407029393
estimate min:0.00235407029393
schedule assignment:0.00235407029393
min voltage:0.00235407029393
see curves:0.00235407029393
l cur:0.00235407029393
and capacitances:0.00235407029393
lower switched:0.00235407029393
higher switched:0.00235407029393
both vdd:0.00235407029393
minimum switched:0.00235407029393
curves marked:0.00235407029393
lowest switched:0.00235407029393
l rrdelay:0.00235407029393
adder carry:0.00235407029393
reduce vdd:0.00235407029393
consumption 2:0.00235407029393
type ripple:0.00235407029393
scheduling affects:0.00235407029393
hardware allocation:0.00235407029393
allen c:0.00235407029393
continue move:0.00235407029393
t clk:0.00235407029393
cdfg thus:0.00235407029393
delay operators:0.00235407029393
capacitance data:0.00235407029393
prune g:0.00235407029393
csteps csteps:0.00235407029393
enabling re:0.00235407029393
called scalp:0.00235407029393
combined controller:0.00235407029393
of ripple:0.00235407029393
sharing moves:0.00235407029393
the sample period:0.0185621311109
the switched capacitance:0.018151133855
sample period constraint:0.0173246557035
moves of class:0.0136122294813
and area ratios:0.0111372786665
power and area:0.0111372786665
the data path:0.0101384957456
area ratios s:0.00989980325914
the clock period:0.00984515951301
a power s:0.00866232785174
of class b:0.0082510431561
of class a:0.00798550335218
in the cdfg:0.00776848888085
of the cdfg:0.00776848888085
functional unit template:0.00742485244435
allocation and assignment:0.00742485244435
the current vdd:0.00742485244435
ripple carry adder:0.00698731543316
for low power:0.00677213830457
of control steps:0.0066368411082
a data path:0.00644497522537
s area a:0.00618737703696
move of class:0.00618737703696
selection module selection:0.00618737703696
ratios s area:0.00618737703696
module selection and:0.00567222932968
switched capacitance in:0.00537081268781
controller data path:0.00537081268781
the delay of:0.00533567473371
the supply voltage:0.00499093959511
performed by fu:0.00494990162957
power s power:0.00494990162957
procedure iterative improvement:0.00494990162957
functional unit templates:0.00494990162957
area a power:0.00494990162957
selection and resource:0.00494990162957
s power a:0.00494990162957
switched capacitance matrix:0.00494990162957
clock selection module:0.00494990162957
class b that:0.00494990162957
power a power:0.00494990162957
period constraint is:0.00494990162957
behavioral synthesis tasks:0.00494990162957
switched capacitance matrices:0.00494990162957
selection clock selection:0.00494990162957
data path synthesis:0.00464121492464
functional unit fu:0.00453778346374
cdfg shown in:0.00453778346374
the module selection:0.00453778346374
minimizing power consumption:0.00429665015025
the cdfg of:0.00429665015025
clock period is:0.00412552157805
a move of:0.00399275167609
on design automation:0.00389071169698
number of control:0.00379161834193
to reduce power:0.00371297193971
the laxity factor:0.00371242622218
constraint is just:0.00371242622218
module selection or:0.00371242622218
switched capacitance per:0.00371242622218
perform resource sharing:0.00371242622218
that perform resource:0.00371242622218
and resource sharing:0.00371242622218
ratios s power:0.00371242622218
candidate clock periods:0.00371242622218
area optimized circuits:0.00371242622218
selection or resource:0.00371242622218
vdd and csteps:0.00371242622218
clock selection scheduling:0.00371242622218
and switched capacitance:0.00371242622218
faster functional units:0.00371242622218
explore the tradeoffs:0.00371242622218
power s area:0.00371242622218
power power and:0.00371242622218
re scheduling moves:0.00371242622218
module selection clock:0.00371242622218
data path replication:0.00371242622218
the physical capacitance:0.00371242622218
switch level simulator:0.00371242622218
by fu 1:0.00371242622218
reduce power consumption:0.00364282330464
in the data:0.00357487135659
each operation in:0.00352326612368
each functional unit:0.00347140663143
are performed by:0.00342368895827
input vector pair:0.00340333759781
scheduling module selection:0.00340333759781
supply voltages and:0.00340333759781
a switch level:0.00340333759781
data path that:0.00340333759781
candidate supply voltages:0.00340333759781
digital signal and:0.00340333759781
cdfg of figure:0.00340333759781
the controller data:0.00340333759781
of minimizing power:0.00322248761269
low power vlsi:0.00322248761269
capacitance in the:0.00322248761269
in the library:0.00319727319594
for the cdfg:0.00309414118354
supply voltage and:0.00309414118354
iterative improvement algorithm:0.00309414118354
two functional units:0.00309414118354
an iterative improvement:0.00299456375707
functional units that:0.00299456375707
a clock period:0.00299456375707
signal and image:0.00299456375707
for each functional:0.00299456375707
high level synthesis:0.0029445026787
niraj k jha:0.00291318333032
the behavioral synthesis:0.00291318333032
electronic systems todaes:0.00284923867635
systems todaes v:0.00284923867635
design automation of:0.00283186505819
automation of electronic:0.00283186505819
of electronic systems:0.00283186505819
transactions on design:0.00283186505819
chosen based on:0.00268504350355
operation in the:0.00257137457879
power consumption in:0.0025677667187
move on to:0.00253462393641
the power consumption:0.00253462393641
the functional unit:0.00253462393641
processing each input:0.00247495081478
enabling re scheduling:0.00247495081478
to different functional:0.00247495081478
satisfies the sample:0.00247495081478
cdfg which is:0.00247495081478
s power power:0.00247495081478
procedure sw cap:0.00247495081478
circuits synthesized by:0.00247495081478
synthesized by scalp:0.00247495081478
allen c h:0.00247495081478
continue move on:0.00247495081478
annotated with resistances:0.00247495081478
curves marked s:0.00247495081478
of vdd and:0.00247495081478
the lowest switched:0.00247495081478
a switched capacitance:0.00247495081478
estimate min voltage:0.00247495081478
2 module selection:0.00247495081478
unit template t:0.00247495081478
scalp see curves:0.00247495081478
and clock periods:0.00247495081478
selection scheduling and:0.00247495081478
l rrdelay t:0.00247495081478
optimized circuits that:0.00247495081478
each input sample:0.00247495081478
40ns a b:0.00247495081478
voltages and clock:0.00247495081478
modified data path:0.00247495081478
by functional unit:0.00247495081478
scalp is a:0.00247495081478
unit instances of:0.00247495081478
given sample period:0.00247495081478
higher switched capacitance:0.00247495081478
on to next:0.00247495081478
area optimized architecture:0.00247495081478
at t clk2:0.00247495081478
the delay degradation:0.00247495081478
changed to 30ns:0.00247495081478
switched capacitance when:0.00247495081478
other moves that:0.00247495081478
a re scheduling:0.00247495081478
lowest switched capacitance:0.00247495081478
of the tem:0.00247495081478
fu 1 and:0.00247495081478
clock period was:0.00247495081478
or resource sharing:0.00247495081478
the cdfg to:0.00247495081478
combined controller data:0.00247495081478
meet the sample:0.00247495081478
multiplier whereas all:0.00247495081478
one dimensional 8:0.00247495081478
e the sample:0.00247495081478
all additions are:0.00247495081478
of ripple carry:0.00247495081478
by scalp see:0.00247495081478
is just met:0.00247495081478
with re scheduling:0.00247495081478
path as indicated:0.00247495081478
capacitance matrix is:0.00247495081478
type ripple carry:0.00247495081478
sharing moves of:0.00247495081478
low power applications:0.00247495081478
resource sharing moves:0.00247495081478
data path at:0.00247495081478
c h wu:0.00247495081478
minimum switched capacitance:0.00247495081478
clock period would:0.00247495081478
control steps to:0.00247495081478
hwang allen c:0.00247495081478
on the possibilities:0.00247495081478
kbit s video:0.00247495081478
times less power:0.00247495081478
dimensional 8 point:0.00247495081478
delay of fu:0.00247495081478
for moves of:0.00247495081478
functional unit instances:0.00247495081478
complete data path:0.00247495081478
the cdfg and:0.00247495081478
