Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 12 00:41:18 2018
| Host         : XEON-J-LAPTOP-1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainBlockDesign_wrapper_control_sets_placed.rpt
| Design       : MainBlockDesign_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              40 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                                                     |                4 |              8 |
|  clk_IBUF_BUFG |               | MainBlockDesign_i/seg7_hex_0/inst/clkdiv[0]_i_2_n_0 |                5 |             20 |
|  clk_IBUF_BUFG |               | MainBlockDesign_i/seg7_hex_1/inst/clkdiv[0]_i_2_n_0 |                5 |             20 |
+----------------+---------------+-----------------------------------------------------+------------------+----------------+


