Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 15:57:51 2025
| Host         : RussComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scrolling_top_layer_control_sets_placed.rpt
| Design       : scrolling_top_layer
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              98 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+
|  D1/btnIn             |                                  |                             |                1 |              1 |         1.00 |
|  L1/btn_flag          |                                  |                             |                2 |              2 |         1.00 |
|  button_clock/CLK     |                                  | rst_btnC_IBUF               |                1 |              3 |         3.00 |
|  fast_clock/CLK       |                                  | rst_btnC_IBUF               |                3 |              3 |         1.00 |
|  led_clock/led_clk    |                                  |                             |                2 |              3 |         1.50 |
|  led_clock/led_clk    | P1/delay_counter[3]_i_2_n_0      | P1/delay_counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  slow_clock/CLK       | S1/scroll_pos_counter[4]_i_1_n_0 | rst_btnC_IBUF               |                2 |              5 |         2.50 |
|  led_clock/led_clk    | P1/temp_led_data[5]_i_1_n_0      |                             |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG |                                  | rst_btnC_IBUF               |               26 |             92 |         3.54 |
+-----------------------+----------------------------------+-----------------------------+------------------+----------------+--------------+


