{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429662184424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429662184424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 17:23:04 2015 " "Processing started: Tue Apr 21 17:23:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429662184424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429662184424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429662184424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429662189430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429662189462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muladd.v 1 1 " "Found 1 design units, including 1 entities, in source file muladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulAdd " "Found entity 1: MulAdd" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/MulAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429662189465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429662189465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonPro.v(59) " "Verilog HDL information at MonPro.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/MonPro.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429662189468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro " "Found entity 1: MonPro" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/MonPro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429662189468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429662189468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ModExp.v(51) " "Verilog HDL information at ModExp.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/ModExp.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429662189471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp " "Found entity 1: ModExp" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/ModExp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429662189471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429662189471 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RE_in ModExp.v(113) " "Verilog HDL error at ModExp.v(113): object \"RE_in\" is not declared" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/ModExp.v" 113 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1429662189475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RINV_in ModExp.v(500) " "Verilog HDL error at ModExp.v(500): object \"RINV_in\" is not declared" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExpBlinding/ModExp.v" 500 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1429662189480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ms project/!Clean Folder/ModExpBlinding/output_files/ModExp.map.smsg " "Generated suppressed messages file E:/ms project/!Clean Folder/ModExpBlinding/output_files/ModExp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1429662189502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429662191296 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 17:23:11 2015 " "Processing ended: Tue Apr 21 17:23:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429662191296 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429662191296 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429662191296 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429662191296 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429662191875 ""}
