;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, -9
	SUB @116, @102
	SUB @121, 102
	JMN 270, 60
	SUB 8, <-1
	SUB 8, <-1
	DAT <127, #106
	SUB @127, 100
	SUB #72, @200
	SUB #72, @200
	DAT <127, #106
	DAT <127, #106
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-17
	SUB 1, <-1
	JMP @72, #170
	SUB 12, 0
	ADD 270, 60
	DAT <127, #106
	DAT <127, #106
	DAT <127, #106
	DAT <127, #106
	MOV -7, <-17
	SUB 1, <-1
	MOV -7, <-17
	MOV 0, <-20
	MOV 0, <-20
	MOV -7, <-17
	MOV 0, <-20
	JMP 0, <2
	MOV 0, <-20
	MOV 0, <-20
	MOV 12, 0
	SUB 0, <-20
	JMP 12, #10
	SUB #72, @200
	SUB @121, 102
	SUB @121, 102
	JMN 0, 2
	JMP 2, #206
	SUB @121, 103
	JMP 2, #206
	JMP 2, #206
	JMN @12, #200
	SLT 121, 0
