

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_silu_loop'
================================================================
* Date:           Tue Oct 14 10:11:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49178|    49178|  0.492 ms|  0.492 ms|  49178|  49178|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- silu_loop  |    49176|    49176|        26|          1|          1|  49152|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i112"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i" [activation_accelerator.cpp:162]   --->   Operation 32 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln162 = icmp_eq  i16 %i_3, i16 49152" [activation_accelerator.cpp:162]   --->   Operation 34 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln162 = add i16 %i_3, i16 1" [activation_accelerator.cpp:162]   --->   Operation 36 'add' 'add_ln162' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %for.inc.i112.split, void %if.end70.loopexit.exitStub" [activation_accelerator.cpp:162]   --->   Operation 37 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_15_cast = zext i16 %i_3" [activation_accelerator.cpp:162]   --->   Operation 38 'zext' 'i_15_cast' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_15_cast" [activation_accelerator.cpp:163]   --->   Operation 39 'getelementptr' 'x_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:163]   --->   Operation 40 'load' 'x_load' <Predicate = (!icmp_ln162)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln162 = store i16 %add_ln162, i16 %i" [activation_accelerator.cpp:162]   --->   Operation 41 'store' 'store_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:163]   --->   Operation 42 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast i32 %x_load" [activation_accelerator.cpp:163]   --->   Operation 43 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.35ns)   --->   "%xor_ln163 = xor i32 %bitcast_ln163, i32 2147483648" [activation_accelerator.cpp:163]   --->   Operation 44 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln163_1 = bitcast i32 %xor_ln163" [activation_accelerator.cpp:163]   --->   Operation 45 'bitcast' 'bitcast_ln163_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [8/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 46 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 47 [7/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 47 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 48 [6/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 48 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 49 [5/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 49 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 50 [4/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 50 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 51 [3/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 51 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 52 [2/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 52 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 53 [1/8] (4.91ns)   --->   "%tmp_2 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln163_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 53 'fexp' 'tmp_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 54 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_2, i32 1" [activation_accelerator.cpp:163]   --->   Operation 54 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 55 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_2, i32 1" [activation_accelerator.cpp:163]   --->   Operation 55 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 56 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_2, i32 1" [activation_accelerator.cpp:163]   --->   Operation 56 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 57 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_2, i32 1" [activation_accelerator.cpp:163]   --->   Operation 57 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 58 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 58 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 59 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 59 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 60 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 60 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 61 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 61 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 62 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 62 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 63 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 63 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 64 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 64 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 65 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 65 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 66 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:163]   --->   Operation 66 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 67 [3/3] (7.01ns)   --->   "%val = fmul i32 %x_load, i32 %sig" [activation_accelerator.cpp:164]   --->   Operation 67 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 68 [2/3] (7.01ns)   --->   "%val = fmul i32 %x_load, i32 %sig" [activation_accelerator.cpp:164]   --->   Operation 68 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 69 [1/3] (7.01ns)   --->   "%val = fmul i32 %x_load, i32 %sig" [activation_accelerator.cpp:164]   --->   Operation 69 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln166 = bitcast i32 %val" [activation_accelerator.cpp:166]   --->   Operation 70 'bitcast' 'bitcast_ln166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln166, i32 16, i32 31" [activation_accelerator.cpp:166]   --->   Operation 71 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [activation_accelerator.cpp:162]   --->   Operation 72 'specloopname' 'specloopname_ln162' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 73 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %i_15_cast" [activation_accelerator.cpp:166]   --->   Operation 73 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln166 = store i16 %trunc_ln, i16 %buf2_addr" [activation_accelerator.cpp:166]   --->   Operation 74 'store' 'store_ln166' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_26 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln162 = br void %for.inc.i112" [activation_accelerator.cpp:162]   --->   Operation 75 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:162) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln162', activation_accelerator.cpp:162) [11]  (0.853 ns)
	'store' operation ('store_ln162', activation_accelerator.cpp:162) of variable 'add_ln162', activation_accelerator.cpp:162 on local variable 'i' [29]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 6.5ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:163) on array 'x' [17]  (1.24 ns)
	'xor' operation ('xor_ln163', activation_accelerator.cpp:163) [19]  (0.351 ns)
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [21]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:163) [22]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:163) [22]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:163) [22]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', activation_accelerator.cpp:163) [22]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:163) [23]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:164) [24]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:164) [24]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:164) [24]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('buf2_addr', activation_accelerator.cpp:166) [27]  (0 ns)
	'store' operation ('store_ln166', activation_accelerator.cpp:166) of variable 'trunc_ln', activation_accelerator.cpp:166 on array 'buf2' [28]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
