set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {comparador_16bits.vho comparador_16bits_vhd.sdo}}
	{{"Fast Model"} {comparador_16bits_fast.vho comparador_16bits_vhd_fast.sdo}}
}
