Analysis & Synthesis report for LOVEYOU
Mon Nov 26 20:47:31 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 18. Port Connectivity Checks: "SRAM:SRAM_3"
 19. Port Connectivity Checks: "SRAM:SRAM_2"
 20. Port Connectivity Checks: "SRAM:SRAM_1"
 21. Port Connectivity Checks: "ROM:ROM_1"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Nov 26 20:47:31 2018            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; LOVEYOU                                          ;
; Top-level Entity Name       ; LOVEYOU                                          ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 671                                              ;
; Total pins                  ; 29                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; LOVEYOU            ; LOVEYOU            ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; ROM.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/RAM+ROM/ROM.v                    ;         ;
; LOVEYOU.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/RAM+ROM/LOVEYOU.v                ;         ;
; SRAM.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/RAM+ROM/SRAM.v                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_nco.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/lpm_divide_nco.tdf    ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/abs_divider_jbg.tdf   ;         ;
; db/alt_u_div_0re.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/alt_u_div_0re.tdf     ;         ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_3dc.tdf       ;         ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_4dc.tdf       ;         ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_7dc.tdf       ;         ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_5dc.tdf       ;         ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_6dc.tdf       ;         ;
; db/lpm_abs_ti9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/lpm_abs_ti9.tdf       ;         ;
; db/lpm_abs_ek9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/lpm_abs_ek9.tdf       ;         ;
; db/add_sub_e6f.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_e6f.tdf       ;         ;
; db/add_sub_t4f.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/RAM+ROM/db/add_sub_t4f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 671   ;
;     -- Combinational with no register       ; 539   ;
;     -- Register only                        ; 83    ;
;     -- Combinational with a register        ; 49    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 184   ;
;     -- 3 input functions                    ; 219   ;
;     -- 2 input functions                    ; 140   ;
;     -- 1 input functions                    ; 45    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 580   ;
;     -- arithmetic mode                      ; 91    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 26    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 132   ;
; Total logic cells in carry chains           ; 128   ;
; I/O pins                                    ; 29    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 132   ;
; Total fan-out                               ; 2089  ;
; Average fan-out                             ; 2.98  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |LOVEYOU                                ; 671 (412)   ; 132          ; 0           ; 29   ; 0            ; 539 (288)    ; 83 (83)           ; 49 (41)          ; 128 (32)        ; 0 (0)      ; |LOVEYOU                                                                                                                    ; work         ;
;    |ROM:ROM_1|                          ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|ROM:ROM_1                                                                                                          ; work         ;
;    |lpm_divide:Mod0|                    ; 43 (0)      ; 0            ; 0           ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 43 (0)      ; 0            ; 0           ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 43 (3)      ; 0            ; 0           ; 0    ; 0            ; 43 (3)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
;    |lpm_divide:Mod1|                    ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
;    |lpm_divide:Mod2|                    ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
;    |lpm_divide:Mod3|                    ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 40 (0)      ; 0            ; 0           ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
;    |lpm_divide:Mod4|                    ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 44 (4)      ; 0            ; 0           ; 0    ; 0            ; 44 (4)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
;    |lpm_divide:Mod5|                    ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5                                                                                                    ; work         ;
;       |lpm_divide_nco:auto_generated|   ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated                                                                      ; work         ;
;          |abs_divider_jbg:divider|      ; 44 (4)      ; 0            ; 0           ; 0    ; 0            ; 44 (4)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider                                              ; work         ;
;             |add_sub_t4f:compl_add_rem| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|add_sub_t4f:compl_add_rem                    ; work         ;
;             |alt_u_div_0re:divider|     ; 26 (13)     ; 0            ; 0           ; 0    ; 0            ; 26 (13)      ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider                        ; work         ;
;                |add_sub_7dc:add_sub_29| ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29 ; work         ;
;                |add_sub_7dc:add_sub_30| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_30 ; work         ;
;                |add_sub_7dc:add_sub_31| ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_31 ; work         ;
;             |lpm_abs_ek9:my_abs_num|    ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |LOVEYOU|lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num                       ; work         ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; count[6..31]                            ; Merged with count[5]                   ;
; j[4..31]                                ; Merged with j[3]                       ;
; word[57..62]                            ; Merged with word[56]                   ;
; address[4..9]                           ; Merged with address[3]                 ;
; ROM:ROM_1|data_out[1]                   ; Merged with ROM:ROM_1|data_out[2]      ;
; ROM:ROM_1|data_out[10..12]              ; Merged with ROM:ROM_1|data_out[4]      ;
; ROM:ROM_1|data_out[9]                   ; Merged with ROM:ROM_1|data_out[8]      ;
; word[2]                                 ; Merged with word[1]                    ;
; word[10..12]                            ; Merged with word[4]                    ;
; word[9]                                 ; Merged with word[8]                    ;
; word[16]                                ; Merged with word[15]                   ;
; word[24..26]                            ; Merged with word[18]                   ;
; word[23]                                ; Merged with word[22]                   ;
; word[30]                                ; Merged with word[29]                   ;
; word[38..40]                            ; Merged with word[32]                   ;
; word[37]                                ; Merged with word[36]                   ;
; word[44]                                ; Merged with word[43]                   ;
; word[52..54]                            ; Merged with word[46]                   ;
; word[51]                                ; Merged with word[50]                   ;
; word[65]                                ; Merged with word[64]                   ;
; word[73..75]                            ; Merged with word[67]                   ;
; word[72]                                ; Merged with word[71]                   ;
; word[79]                                ; Merged with word[78]                   ;
; word[87..89]                            ; Merged with word[81]                   ;
; word[86]                                ; Merged with word[85]                   ;
; DATAOUT[2]~reg0                         ; Merged with DATAOUT[1]~reg0            ;
; DATAOUT[9]~reg0                         ; Merged with DATAOUT[8]~reg0            ;
; DATAOUT[16]~reg0                        ; Merged with DATAOUT[15]~reg0           ;
; DATAOUT[23]~reg0                        ; Merged with DATAOUT[22]~reg0           ;
; word[56]                                ; Stuck at GND due to stuck port data_in ;
; ROM:ROM_1|data_out[13]                  ; Stuck at GND due to stuck port data_in ;
; word[13,27,41,55,76,90]                 ; Stuck at GND due to stuck port data_in ;
; count[5]                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 114 ;                                        ;
+-----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                 ;
+------------------------+---------------------------+----------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------+---------------------------+----------------------------------------+
; ROM:ROM_1|data_out[13] ; Stuck at GND              ; word[27], word[41], word[90]           ;
;                        ; due to stuck port data_in ;                                        ;
+------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 132   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |LOVEYOU|DATAOUT[19]~reg0  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |LOVEYOU|DATAOUT[5]~reg0   ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |LOVEYOU|DATAOUT[7]~reg0   ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |LOVEYOU|DATAOUT[25]~reg0  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LOVEYOU|DATAOUT           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LOVEYOU|DATAOUT           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LOVEYOU|DATAOUT           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LOVEYOU|DATAOUT           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LOVEYOU|DATAOUT           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nco ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM:SRAM_3"                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "datain[15..1]" will be connected to GND. ;
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM:SRAM_2"                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "datain[15..1]" will be connected to GND. ;
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM:SRAM_1"                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "datain[15..1]" will be connected to GND. ;
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM:ROM_1"                                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 26 20:47:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LOVEYOU -c LOVEYOU
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file loveyou.v
    Info (12023): Found entity 1: LOVEYOU
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Warning (10236): Verilog HDL Implicit Net warning at LOVEYOU.v(65): created implicit net for "data_in"
Info (12127): Elaborating entity "LOVEYOU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LOVEYOU.v(13): object "cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LOVEYOU.v(28): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM_1"
Warning (10030): Net "rom[6..1023]" at ROM.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:SRAM_1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_in" is missing source, defaulting to GND
    Warning (12110): Net "wr" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_in" is missing source, defaulting to GND
    Warning (12110): Net "wr" is missing source, defaulting to GND
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nco.tdf
    Info (12023): Found entity 1: lpm_divide_nco
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0re.tdf
    Info (12023): Found entity 1: alt_u_div_0re
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info (12023): Found entity 1: add_sub_3dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info (12023): Found entity 1: add_sub_4dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info (12023): Found entity 1: add_sub_7dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info (12023): Found entity 1: add_sub_5dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info (12023): Found entity 1: add_sub_6dc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ti9.tdf
    Info (12023): Found entity 1: lpm_abs_ti9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_ek9.tdf
    Info (12023): Found entity 1: lpm_abs_ek9
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e6f.tdf
    Info (12023): Found entity 1: add_sub_e6f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t4f.tdf
    Info (12023): Found entity 1: add_sub_t4f
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (18009): Ignored 42 CARRY_SUM primitives
    Warning (18013): Ignored 6 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" of type CARRY_SUM
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" of type CARRY_SUM
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" of type CARRY_SUM
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~8" of type CARRY_SUM
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~8" of type CARRY_SUM
        Warning (18014): Can't place logic feeding CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]" in single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" of type CARRY_SUM
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" of type CARRY_SUM
    Warning (18011): Ignored 36 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~1" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~4" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~5" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod4|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~1" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~4" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~5" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod5|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~4" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~5" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod3|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~1" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~8" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~5" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~6" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod2|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~1" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~8" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~5" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~6" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod0|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~1" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~7" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|_~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_29|add_sub_cella[2]~0" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~1" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[3]~2" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[2]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~5" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[3]~6" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|result_tmp[1]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~2" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[2]~3" of type LUT
        Warning (18012): Can't place logic fed by CARRY_SUM primitive "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[0]" into a single logic cell
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~0" of type LUT
            Warning (18042): Node "lpm_divide:Mod1|lpm_divide_nco:auto_generated|abs_divider_jbg:divider|lpm_abs_ek9:my_abs_num|cs1a[1]~1" of type LUT
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 671 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Mon Nov 26 20:47:31 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


