memory[0]=8454151
memory[1]=8519688
memory[2]=8781833
memory[3]=1441794
memory[4]=17498110
memory[5]=5832709
memory[6]=25165824
memory[7]=10
memory[8]=8
memory[9]=2
		instruction memory:
			instrMem[0]lw 0 1 7
			instrMem[1]lw 0 2 8
			instrMem[2]lw 0 6 9
			instrMem[3]add 2 6 2
			instrMem[4]beq 1 2 65534
			instrMem[5]nand 3 1 5
			instrMem[6]halt 0 0 0
			instrMem[7]add 0 0 10
			instrMem[8]add 0 0 8
			instrMem[9]add 0 0 2

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA -192861720
		readRegB 32637
		offset -307699068
	EXMEM:
		instruction noop 0 0 0
		branchTarget -193132056
		aluResult 32637
		readRegB -192861720
	MEMWB:
		instruction noop 0 0 0
		writeData -192858888
	WBEND:
		instruction noop 0 0 0
		writeData 0
noop 0 0 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 7
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget -307699068
		aluResult 32637
		readRegB 32637
	MEMWB:
		instruction noop 0 0 0
		writeData -192858888
	WBEND:
		instruction noop 0 0 0
		writeData -192858888
noop 0 0 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 8
		pcPlus1 2
	IDEX:
		instruction lw 0 1 7
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 32637
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData -192858888
	WBEND:
		instruction noop 0 0 0
		writeData -192858888
lw 0 1 7

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 6 9
		pcPlus1 3
	IDEX:
		instruction lw 0 2 8
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction lw 0 1 7
		branchTarget 1
		aluResult 7
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData -192858888
	WBEND:
		instruction noop 0 0 0
		writeData -192858888
lw 0 2 8

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 6 2
		pcPlus1 4
	IDEX:
		instruction lw 0 6 9
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 8
	EXMEM:
		instruction lw 0 2 8
		branchTarget 9
		aluResult 8
		readRegB 0
	MEMWB:
		instruction lw 0 1 7
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData -192858888
lw 0 6 9

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 6 2
		pcPlus1 4
	IDEX:
		instruction noop 0 0 0
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 9
	EXMEM:
		instruction lw 0 6 9
		branchTarget 11
		aluResult 9
		readRegB 0
	MEMWB:
		instruction lw 0 2 8
		writeData 8
	WBEND:
		instruction lw 0 1 7
		writeData 10
noop 0 0 0

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 8
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 1 2 65534
		pcPlus1 5
	IDEX:
		instruction add 2 6 2
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 13
		aluResult 9
		readRegB 0
	MEMWB:
		instruction lw 0 6 9
		writeData 2
	WBEND:
		instruction lw 0 2 8
		writeData 8
add 2 6 2

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 8
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction nand 3 1 5
		pcPlus1 6
	IDEX:
		instruction beq 1 2 65534
		pcPlus1 5
		readRegA 8
		readRegB 2
		offset 2
	EXMEM:
		instruction add 2 6 2
		branchTarget 4
		aluResult 10
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction lw 0 6 9
		writeData 2
beq 1 2 65534

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 8
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 7
	IDEX:
		instruction nand 3 1 5
		pcPlus1 6
		readRegA 10
		readRegB 10
		offset -2
	EXMEM:
		instruction beq 1 2 65534
		branchTarget 7
		aluResult 1
		readRegB 2
	MEMWB:
		instruction add 2 6 2
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 2
nand 3 1 5

@@@
state before cycle 9 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 10
		offset 5
	EXMEM:
		instruction noop 0 0 0
		branchTarget 4
		aluResult -1
		readRegB 10
	MEMWB:
		instruction beq 1 2 65534
		writeData 10
	WBEND:
		instruction add 2 6 2
		writeData 10
noop 0 0 0

@@@
state before cycle 10 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 2 6 2
		pcPlus1 4
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 12
		aluResult -1
		readRegB 10
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction beq 1 2 65534
		writeData 10
noop 0 0 0

@@@
state before cycle 11 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction beq 1 2 65534
		pcPlus1 5
	IDEX:
		instruction add 2 6 2
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult -1
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 10
add 2 6 2

@@@
state before cycle 12 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction nand 3 1 5
		pcPlus1 6
	IDEX:
		instruction beq 1 2 65534
		pcPlus1 5
		readRegA 10
		readRegB 2
		offset 2
	EXMEM:
		instruction add 2 6 2
		branchTarget 4
		aluResult 12
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 10
	WBEND:
		instruction noop 0 0 0
		writeData 10
beq 1 2 65534

@@@
state before cycle 13 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 10
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 7
	IDEX:
		instruction nand 3 1 5
		pcPlus1 6
		readRegA 10
		readRegB 12
		offset -2
	EXMEM:
		instruction beq 1 2 65534
		branchTarget 7
		aluResult 0
		readRegB 2
	MEMWB:
		instruction add 2 6 2
		writeData 12
	WBEND:
		instruction noop 0 0 0
		writeData 10
nand 3 1 5

@@@
state before cycle 14 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 12
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 10
		pcPlus1 8
	IDEX:
		instruction halt 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 10
		offset 5
	EXMEM:
		instruction nand 3 1 5
		branchTarget 4
		aluResult -1
		readRegB 12
	MEMWB:
		instruction beq 1 2 65534
		writeData 12
	WBEND:
		instruction add 2 6 2
		writeData 12
halt 0 0 0

@@@
state before cycle 15 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 12
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 8
		pcPlus1 9
	IDEX:
		instruction add 0 0 10
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt 0 0 0
		branchTarget 12
		aluResult -1
		readRegB 10
	MEMWB:
		instruction nand 3 1 5
		writeData -1
	WBEND:
		instruction beq 1 2 65534
		writeData 12
add 0 0 10

@@@
state before cycle 16 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 8519688
		dataMem[ 2 ] 8781833
		dataMem[ 3 ] 1441794
		dataMem[ 4 ] 17498110
		dataMem[ 5 ] 5832709
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 10
		dataMem[ 8 ] 8
		dataMem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 10
		reg[ 2 ] 12
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 2
		pcPlus1 10
	IDEX:
		instruction add 0 0 8
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction add 0 0 10
		branchTarget 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData -1
	WBEND:
		instruction nand 3 1 5
		writeData -1
machine halted
total of 16 cycles executed
