{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560392305783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560392305783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 11:18:25 2019 " "Processing started: Thu Jun 13 11:18:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560392305783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560392305783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map DETclock -c DETclock --generate_functional_sim_netlist " "Command: quartus_map DETclock -c DETclock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560392305783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560392306181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sec_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_gen-behav " "Found design unit 1: sec_gen-behav" {  } { { "sec_gen.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/sec_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306568 ""} { "Info" "ISGN_ENTITY_NAME" "1 sec_gen " "Found entity 1: sec_gen" {  } { { "sec_gen.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/sec_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-dataflow " "Found design unit 1: mux2x1-dataflow" {  } { { "mux2x1.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fnddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FNDdecoder-dataflow_when_else " "Found design unit 1: FNDdecoder-dataflow_when_else" {  } { { "FNDdecoder.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/FNDdecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""} { "Info" "ISGN_ENTITY_NAME" "1 FNDdecoder " "Found entity 1: FNDdecoder" {  } { { "FNDdecoder.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/FNDdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_60-behav " "Found design unit 1: cnt_60-behav" {  } { { "cnt_60.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/cnt_60.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306575 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_60 " "Found entity 1: cnt_60" {  } { { "cnt_60.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/cnt_60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_24-behav " "Found design unit 1: cnt_24-behav" {  } { { "cnt_24.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/cnt_24.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_24 " "Found entity 1: cnt_24" {  } { { "cnt_24.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/cnt_24.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DETclock-struc " "Found design unit 1: DETclock-struc" {  } { { "DETclock.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/DETclock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""} { "Info" "ISGN_ENTITY_NAME" "1 DETclock " "Found entity 1: DETclock" {  } { { "DETclock.vhd" "" { Text "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/DETclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dettime.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dettime.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DETtime " "Found entity 1: DETtime" {  } { { "output_files/DETtime.bdf" "" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560392306585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560392306585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DETtime " "Elaborating entity \"DETtime\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560392306630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FNDdecoder FNDdecoder:inst11 " "Elaborating entity \"FNDdecoder\" for hierarchy \"FNDdecoder:inst11\"" {  } { { "output_files/DETtime.bdf" "inst11" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { { 552 920 1104 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560392306633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_24 cnt_24:inst16 " "Elaborating entity \"cnt_24\" for hierarchy \"cnt_24:inst16\"" {  } { { "output_files/DETtime.bdf" "inst16" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { { 464 664 832 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560392306641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:inst14 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:inst14\"" {  } { { "output_files/DETtime.bdf" "inst14" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { { 480 400 520 592 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560392306641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_60 cnt_60:inst15 " "Elaborating entity \"cnt_60\" for hierarchy \"cnt_60:inst15\"" {  } { { "output_files/DETtime.bdf" "inst15" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { { 328 664 832 440 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560392306641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_gen sec_gen:inst " "Elaborating entity \"sec_gen\" for hierarchy \"sec_gen:inst\"" {  } { { "output_files/DETtime.bdf" "inst" { Schematic "D:/VHDL/5_29_ex055_DETclock/DETclock_sw/output_files/DETtime.bdf" { { 72 392 536 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560392306653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560392306851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 11:18:26 2019 " "Processing ended: Thu Jun 13 11:18:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560392306851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560392306851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560392306851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560392306851 ""}
