$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Sat Mar 16 04:23:22 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PC_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " Load_PC $end
$var reg 16 # PCMUX_Adder [15:0] $end
$var reg 16 $ PCMUX_Bus [15:0] $end
$var reg 2 % PCMUX_Control [1:0] $end
$var reg 1 & Reset $end
$var wire 1 ' PC [15] $end
$var wire 1 ( PC [14] $end
$var wire 1 ) PC [13] $end
$var wire 1 * PC [12] $end
$var wire 1 + PC [11] $end
$var wire 1 , PC [10] $end
$var wire 1 - PC [9] $end
$var wire 1 . PC [8] $end
$var wire 1 / PC [7] $end
$var wire 1 0 PC [6] $end
$var wire 1 1 PC [5] $end
$var wire 1 2 PC [4] $end
$var wire 1 3 PC [3] $end
$var wire 1 4 PC [2] $end
$var wire 1 5 PC [1] $end
$var wire 1 6 PC [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = PC[0]~output_o $end
$var wire 1 > PC[1]~output_o $end
$var wire 1 ? PC[2]~output_o $end
$var wire 1 @ PC[3]~output_o $end
$var wire 1 A PC[4]~output_o $end
$var wire 1 B PC[5]~output_o $end
$var wire 1 C PC[6]~output_o $end
$var wire 1 D PC[7]~output_o $end
$var wire 1 E PC[8]~output_o $end
$var wire 1 F PC[9]~output_o $end
$var wire 1 G PC[10]~output_o $end
$var wire 1 H PC[11]~output_o $end
$var wire 1 I PC[12]~output_o $end
$var wire 1 J PC[13]~output_o $end
$var wire 1 K PC[14]~output_o $end
$var wire 1 L PC[15]~output_o $end
$var wire 1 M Clk~input_o $end
$var wire 1 N Clk~inputclkctrl_outclk $end
$var wire 1 O PCMUX_Adder[0]~input_o $end
$var wire 1 P PCMUX_Bus[0]~input_o $end
$var wire 1 Q PCMUX_Control[1]~input_o $end
$var wire 1 R PCMUX_Control[0]~input_o $end
$var wire 1 S PCMUX~0_combout $end
$var wire 1 T PCMUX[0]~1_combout $end
$var wire 1 U Reset~input_o $end
$var wire 1 V Load_PC~input_o $end
$var wire 1 W PC_Reg|Switch_0|Q~0_combout $end
$var wire 1 X PC_Reg|Switch_0|Q~q $end
$var wire 1 Y PCMUX_Bus[1]~input_o $end
$var wire 1 Z PCMUX_Adder[1]~input_o $end
$var wire 1 [ Add0~0_combout $end
$var wire 1 \ PCMUX[1]~2_combout $end
$var wire 1 ] PC_Reg|Switch_1|Q~q $end
$var wire 1 ^ PCMUX_Bus[2]~input_o $end
$var wire 1 _ PCMUX_Adder[2]~input_o $end
$var wire 1 ` Add0~1 $end
$var wire 1 a Add0~2_combout $end
$var wire 1 b PCMUX[2]~3_combout $end
$var wire 1 c PC_Reg|Switch_2|Q~q $end
$var wire 1 d PCMUX_Adder[3]~input_o $end
$var wire 1 e PCMUX_Bus[3]~input_o $end
$var wire 1 f Add0~3 $end
$var wire 1 g Add0~4_combout $end
$var wire 1 h PCMUX[3]~4_combout $end
$var wire 1 i PC_Reg|Switch_3|Q~q $end
$var wire 1 j PCMUX_Adder[4]~input_o $end
$var wire 1 k PCMUX_Bus[4]~input_o $end
$var wire 1 l Add0~5 $end
$var wire 1 m Add0~6_combout $end
$var wire 1 n PCMUX[4]~5_combout $end
$var wire 1 o PC_Reg|Switch_4|Q~q $end
$var wire 1 p PCMUX_Bus[5]~input_o $end
$var wire 1 q PCMUX_Adder[5]~input_o $end
$var wire 1 r Add0~7 $end
$var wire 1 s Add0~8_combout $end
$var wire 1 t PCMUX[5]~6_combout $end
$var wire 1 u PC_Reg|Switch_5|Q~q $end
$var wire 1 v PCMUX_Bus[6]~input_o $end
$var wire 1 w PCMUX_Adder[6]~input_o $end
$var wire 1 x Add0~9 $end
$var wire 1 y Add0~10_combout $end
$var wire 1 z PCMUX[6]~7_combout $end
$var wire 1 { PC_Reg|Switch_6|Q~q $end
$var wire 1 | PCMUX_Adder[7]~input_o $end
$var wire 1 } PCMUX_Bus[7]~input_o $end
$var wire 1 ~ Add0~11 $end
$var wire 1 !! Add0~12_combout $end
$var wire 1 "! PCMUX[7]~8_combout $end
$var wire 1 #! PC_Reg|Switch_7|Q~q $end
$var wire 1 $! PCMUX_Adder[8]~input_o $end
$var wire 1 %! PCMUX_Bus[8]~input_o $end
$var wire 1 &! Add0~13 $end
$var wire 1 '! Add0~14_combout $end
$var wire 1 (! PCMUX[8]~9_combout $end
$var wire 1 )! PC_Reg|Switch_8|Q~q $end
$var wire 1 *! PCMUX_Bus[9]~input_o $end
$var wire 1 +! PCMUX_Adder[9]~input_o $end
$var wire 1 ,! Add0~15 $end
$var wire 1 -! Add0~16_combout $end
$var wire 1 .! PCMUX[9]~10_combout $end
$var wire 1 /! PC_Reg|Switch_9|Q~q $end
$var wire 1 0! PCMUX_Bus[10]~input_o $end
$var wire 1 1! PCMUX_Adder[10]~input_o $end
$var wire 1 2! Add0~17 $end
$var wire 1 3! Add0~18_combout $end
$var wire 1 4! PCMUX[10]~11_combout $end
$var wire 1 5! PC_Reg|Switch_10|Q~q $end
$var wire 1 6! PCMUX_Bus[11]~input_o $end
$var wire 1 7! PCMUX_Adder[11]~input_o $end
$var wire 1 8! Add0~19 $end
$var wire 1 9! Add0~20_combout $end
$var wire 1 :! PCMUX[11]~12_combout $end
$var wire 1 ;! PC_Reg|Switch_11|Q~q $end
$var wire 1 <! PCMUX_Adder[12]~input_o $end
$var wire 1 =! PCMUX_Bus[12]~input_o $end
$var wire 1 >! Add0~21 $end
$var wire 1 ?! Add0~22_combout $end
$var wire 1 @! PCMUX[12]~13_combout $end
$var wire 1 A! PC_Reg|Switch_12|Q~q $end
$var wire 1 B! PCMUX_Adder[13]~input_o $end
$var wire 1 C! PCMUX_Bus[13]~input_o $end
$var wire 1 D! Add0~23 $end
$var wire 1 E! Add0~24_combout $end
$var wire 1 F! PCMUX[13]~14_combout $end
$var wire 1 G! PC_Reg|Switch_13|Q~q $end
$var wire 1 H! PCMUX_Adder[14]~input_o $end
$var wire 1 I! PCMUX_Bus[14]~input_o $end
$var wire 1 J! Add0~25 $end
$var wire 1 K! Add0~26_combout $end
$var wire 1 L! PCMUX[14]~15_combout $end
$var wire 1 M! PC_Reg|Switch_14|Q~q $end
$var wire 1 N! PCMUX_Adder[15]~input_o $end
$var wire 1 O! PCMUX_Bus[15]~input_o $end
$var wire 1 P! Add0~27 $end
$var wire 1 Q! Add0~28_combout $end
$var wire 1 R! PCMUX[15]~16_combout $end
$var wire 1 S! PC_Reg|Switch_15|Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
b0 $
b0 %
0&
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
1V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
$end
#30000
1!
1M
1N
#60000
0!
0M
0N
1X
1=
1[
16
0T
1\
#90000
1!
1M
1N
#120000
0!
0M
0N
0X
1]
1>
0=
06
15
1T
#150000
1!
1M
1N
#180000
0!
0M
0N
1X
1=
1`
0[
16
0T
1a
0\
1b
#210000
1!
1M
1N
#240000
0!
0M
0N
0X
0]
1c
1?
0>
0=
0`
0f
0a
06
05
14
1T
1f
1a
1g
0b
0g
1b
1h
0h
#270000
1!
1M
1N
#300000
0!
0M
0N
1X
1=
1[
16
0T
1\
#330000
1!
1M
1N
#360000
0!
0M
0N
0X
1]
1>
0=
06
15
1T
#390000
1!
1M
1N
#420000
0!
0M
0N
1X
1=
1`
0[
16
0T
0f
0a
0\
1g
0b
1h
#450000
1!
1M
1N
#480000
0!
0M
0N
0X
0]
0c
1i
1@
0?
0>
0=
0`
1f
1a
1l
0g
06
05
04
13
1T
0a
0l
1g
1m
1b
0h
0m
0b
1h
1n
0n
#510000
1!
1M
1N
#540000
0!
0M
0N
1X
1=
1[
16
0T
1\
#570000
1&
1!
1U
1M
1N
#600000
0!
0M
0N
0X
0i
0@
0=
0[
0g
06
03
1T
0\
0h
#610000
0&
0U
#630000
1!
1M
1N
#660000
0!
0M
0N
1X
1=
1[
16
0T
1\
#690000
1!
1M
1N
#720000
0!
0M
0N
0X
1]
1>
0=
06
15
1T
#750000
1!
1M
1N
#780000
0!
0M
0N
1X
1=
1`
0[
16
0T
1a
0\
1b
#810000
1!
1M
1N
#840000
0!
0M
0N
0X
0]
1c
1?
0>
0=
0`
0f
0a
06
05
14
1T
1f
1a
1g
0b
0g
1b
1h
0h
#870000
1!
1M
1N
#900000
0!
0M
0N
1X
1=
1[
16
0T
1\
#930000
1!
1M
1N
#960000
0!
0M
0N
0X
1]
1>
0=
06
15
1T
#990000
1!
1M
1N
#1000000
