

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'
================================================================
* Date:           Mon Sep  4 23:50:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.035 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_separate_i_s_l_j_s  |      770|      770|         4|          1|          1|   768|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     209|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     209|    393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_32_1_1_U2388  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    |mux_124_32_1_1_U2389  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    |mux_124_32_1_1_U2390  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0| 195|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln130_1_fu_826_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln130_fu_919_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln131_fu_849_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln133_fu_868_p2       |         +|   0|  0|  13|          10|          10|
    |add_ln134_fu_1051_p2      |         +|   0|  0|  15|           8|           8|
    |icmp_ln130_fu_820_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln131_fu_835_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln130_1_fu_925_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln130_fu_841_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 103|          59|          46|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_s_load             |   9|          2|    7|         14|
    |i_s_fu_164                            |   9|          2|    4|          8|
    |indvar_flatten_fu_168                 |   9|          2|   10|         20|
    |j_s_fu_160                            |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |i_s_fu_164                          |   4|   0|    4|          0|
    |icmp_ln131_reg_1123                 |   1|   0|    1|          0|
    |icmp_ln131_reg_1123_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_168               |  10|   0|   10|          0|
    |j_s_fu_160                          |   7|   0|    7|          0|
    |p_cast_mid2_v_reg_1325              |   2|   0|    2|          0|
    |select_ln130_1_reg_1320             |   4|   0|    4|          0|
    |select_ln130_reg_1128               |   7|   0|    7|          0|
    |trunc_ln130_reg_1330                |   2|   0|    2|          0|
    |trunc_ln138_reg_1316                |   2|   0|    2|          0|
    |trunc_ln138_reg_1316_pp0_iter2_reg  |   2|   0|    2|          0|
    |v81_reg_1334                        |  32|   0|   32|          0|
    |v82_reg_1342                        |  32|   0|   32|          0|
    |v83_reg_1350                        |  32|   0|   32|          0|
    |select_ln130_reg_1128               |  64|  32|    7|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 209|  32|  152|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_separate_i_s_l_j_s|  return value|
|v73_0_address0   |  out|   10|   ap_memory|                                            v73_0|         array|
|v73_0_ce0        |  out|    1|   ap_memory|                                            v73_0|         array|
|v73_0_q0         |   in|   32|   ap_memory|                                            v73_0|         array|
|v73_1_address0   |  out|   10|   ap_memory|                                            v73_1|         array|
|v73_1_ce0        |  out|    1|   ap_memory|                                            v73_1|         array|
|v73_1_q0         |   in|   32|   ap_memory|                                            v73_1|         array|
|v73_2_address0   |  out|   10|   ap_memory|                                            v73_2|         array|
|v73_2_ce0        |  out|    1|   ap_memory|                                            v73_2|         array|
|v73_2_q0         |   in|   32|   ap_memory|                                            v73_2|         array|
|v73_3_address0   |  out|   10|   ap_memory|                                            v73_3|         array|
|v73_3_ce0        |  out|    1|   ap_memory|                                            v73_3|         array|
|v73_3_q0         |   in|   32|   ap_memory|                                            v73_3|         array|
|v73_4_address0   |  out|   10|   ap_memory|                                            v73_4|         array|
|v73_4_ce0        |  out|    1|   ap_memory|                                            v73_4|         array|
|v73_4_q0         |   in|   32|   ap_memory|                                            v73_4|         array|
|v73_5_address0   |  out|   10|   ap_memory|                                            v73_5|         array|
|v73_5_ce0        |  out|    1|   ap_memory|                                            v73_5|         array|
|v73_5_q0         |   in|   32|   ap_memory|                                            v73_5|         array|
|v73_6_address0   |  out|   10|   ap_memory|                                            v73_6|         array|
|v73_6_ce0        |  out|    1|   ap_memory|                                            v73_6|         array|
|v73_6_q0         |   in|   32|   ap_memory|                                            v73_6|         array|
|v73_7_address0   |  out|   10|   ap_memory|                                            v73_7|         array|
|v73_7_ce0        |  out|    1|   ap_memory|                                            v73_7|         array|
|v73_7_q0         |   in|   32|   ap_memory|                                            v73_7|         array|
|v73_8_address0   |  out|   10|   ap_memory|                                            v73_8|         array|
|v73_8_ce0        |  out|    1|   ap_memory|                                            v73_8|         array|
|v73_8_q0         |   in|   32|   ap_memory|                                            v73_8|         array|
|v73_9_address0   |  out|   10|   ap_memory|                                            v73_9|         array|
|v73_9_ce0        |  out|    1|   ap_memory|                                            v73_9|         array|
|v73_9_q0         |   in|   32|   ap_memory|                                            v73_9|         array|
|v73_10_address0  |  out|   10|   ap_memory|                                           v73_10|         array|
|v73_10_ce0       |  out|    1|   ap_memory|                                           v73_10|         array|
|v73_10_q0        |   in|   32|   ap_memory|                                           v73_10|         array|
|v73_11_address0  |  out|   10|   ap_memory|                                           v73_11|         array|
|v73_11_ce0       |  out|    1|   ap_memory|                                           v73_11|         array|
|v73_11_q0        |   in|   32|   ap_memory|                                           v73_11|         array|
|V_h_address0     |  out|    8|   ap_memory|                                              V_h|         array|
|V_h_ce0          |  out|    1|   ap_memory|                                              V_h|         array|
|V_h_we0          |  out|    1|   ap_memory|                                              V_h|         array|
|V_h_d0           |  out|   32|   ap_memory|                                              V_h|         array|
|V_h_1_address0   |  out|    8|   ap_memory|                                            V_h_1|         array|
|V_h_1_ce0        |  out|    1|   ap_memory|                                            V_h_1|         array|
|V_h_1_we0        |  out|    1|   ap_memory|                                            V_h_1|         array|
|V_h_1_d0         |  out|   32|   ap_memory|                                            V_h_1|         array|
|V_h_2_address0   |  out|    8|   ap_memory|                                            V_h_2|         array|
|V_h_2_ce0        |  out|    1|   ap_memory|                                            V_h_2|         array|
|V_h_2_we0        |  out|    1|   ap_memory|                                            V_h_2|         array|
|V_h_2_d0         |  out|   32|   ap_memory|                                            V_h_2|         array|
|V_h_3_address0   |  out|    8|   ap_memory|                                            V_h_3|         array|
|V_h_3_ce0        |  out|    1|   ap_memory|                                            V_h_3|         array|
|V_h_3_we0        |  out|    1|   ap_memory|                                            V_h_3|         array|
|V_h_3_d0         |  out|   32|   ap_memory|                                            V_h_3|         array|
|Q_h_address0     |  out|    8|   ap_memory|                                              Q_h|         array|
|Q_h_ce0          |  out|    1|   ap_memory|                                              Q_h|         array|
|Q_h_we0          |  out|    1|   ap_memory|                                              Q_h|         array|
|Q_h_d0           |  out|   32|   ap_memory|                                              Q_h|         array|
|Q_h_1_address0   |  out|    8|   ap_memory|                                            Q_h_1|         array|
|Q_h_1_ce0        |  out|    1|   ap_memory|                                            Q_h_1|         array|
|Q_h_1_we0        |  out|    1|   ap_memory|                                            Q_h_1|         array|
|Q_h_1_d0         |  out|   32|   ap_memory|                                            Q_h_1|         array|
|Q_h_2_address0   |  out|    8|   ap_memory|                                            Q_h_2|         array|
|Q_h_2_ce0        |  out|    1|   ap_memory|                                            Q_h_2|         array|
|Q_h_2_we0        |  out|    1|   ap_memory|                                            Q_h_2|         array|
|Q_h_2_d0         |  out|   32|   ap_memory|                                            Q_h_2|         array|
|Q_h_3_address0   |  out|    8|   ap_memory|                                            Q_h_3|         array|
|Q_h_3_ce0        |  out|    1|   ap_memory|                                            Q_h_3|         array|
|Q_h_3_we0        |  out|    1|   ap_memory|                                            Q_h_3|         array|
|Q_h_3_d0         |  out|   32|   ap_memory|                                            Q_h_3|         array|
|K_h_address0     |  out|    8|   ap_memory|                                              K_h|         array|
|K_h_ce0          |  out|    1|   ap_memory|                                              K_h|         array|
|K_h_we0          |  out|    1|   ap_memory|                                              K_h|         array|
|K_h_d0           |  out|   32|   ap_memory|                                              K_h|         array|
|K_h_1_address0   |  out|    8|   ap_memory|                                            K_h_1|         array|
|K_h_1_ce0        |  out|    1|   ap_memory|                                            K_h_1|         array|
|K_h_1_we0        |  out|    1|   ap_memory|                                            K_h_1|         array|
|K_h_1_d0         |  out|   32|   ap_memory|                                            K_h_1|         array|
|K_h_2_address0   |  out|    8|   ap_memory|                                            K_h_2|         array|
|K_h_2_ce0        |  out|    1|   ap_memory|                                            K_h_2|         array|
|K_h_2_we0        |  out|    1|   ap_memory|                                            K_h_2|         array|
|K_h_2_d0         |  out|   32|   ap_memory|                                            K_h_2|         array|
|K_h_3_address0   |  out|    8|   ap_memory|                                            K_h_3|         array|
|K_h_3_ce0        |  out|    1|   ap_memory|                                            K_h_3|         array|
|K_h_3_we0        |  out|    1|   ap_memory|                                            K_h_3|         array|
|K_h_3_d0         |  out|   32|   ap_memory|                                            K_h_3|         array|
|tmp              |   in|   10|     ap_none|                                              tmp|        scalar|
|v71_0_address0   |  out|   10|   ap_memory|                                            v71_0|         array|
|v71_0_ce0        |  out|    1|   ap_memory|                                            v71_0|         array|
|v71_0_q0         |   in|   32|   ap_memory|                                            v71_0|         array|
|v71_1_address0   |  out|   10|   ap_memory|                                            v71_1|         array|
|v71_1_ce0        |  out|    1|   ap_memory|                                            v71_1|         array|
|v71_1_q0         |   in|   32|   ap_memory|                                            v71_1|         array|
|v71_2_address0   |  out|   10|   ap_memory|                                            v71_2|         array|
|v71_2_ce0        |  out|    1|   ap_memory|                                            v71_2|         array|
|v71_2_q0         |   in|   32|   ap_memory|                                            v71_2|         array|
|v71_3_address0   |  out|   10|   ap_memory|                                            v71_3|         array|
|v71_3_ce0        |  out|    1|   ap_memory|                                            v71_3|         array|
|v71_3_q0         |   in|   32|   ap_memory|                                            v71_3|         array|
|v71_4_address0   |  out|   10|   ap_memory|                                            v71_4|         array|
|v71_4_ce0        |  out|    1|   ap_memory|                                            v71_4|         array|
|v71_4_q0         |   in|   32|   ap_memory|                                            v71_4|         array|
|v71_5_address0   |  out|   10|   ap_memory|                                            v71_5|         array|
|v71_5_ce0        |  out|    1|   ap_memory|                                            v71_5|         array|
|v71_5_q0         |   in|   32|   ap_memory|                                            v71_5|         array|
|v71_6_address0   |  out|   10|   ap_memory|                                            v71_6|         array|
|v71_6_ce0        |  out|    1|   ap_memory|                                            v71_6|         array|
|v71_6_q0         |   in|   32|   ap_memory|                                            v71_6|         array|
|v71_7_address0   |  out|   10|   ap_memory|                                            v71_7|         array|
|v71_7_ce0        |  out|    1|   ap_memory|                                            v71_7|         array|
|v71_7_q0         |   in|   32|   ap_memory|                                            v71_7|         array|
|v71_8_address0   |  out|   10|   ap_memory|                                            v71_8|         array|
|v71_8_ce0        |  out|    1|   ap_memory|                                            v71_8|         array|
|v71_8_q0         |   in|   32|   ap_memory|                                            v71_8|         array|
|v71_9_address0   |  out|   10|   ap_memory|                                            v71_9|         array|
|v71_9_ce0        |  out|    1|   ap_memory|                                            v71_9|         array|
|v71_9_q0         |   in|   32|   ap_memory|                                            v71_9|         array|
|v71_10_address0  |  out|   10|   ap_memory|                                           v71_10|         array|
|v71_10_ce0       |  out|    1|   ap_memory|                                           v71_10|         array|
|v71_10_q0        |   in|   32|   ap_memory|                                           v71_10|         array|
|v71_11_address0  |  out|   10|   ap_memory|                                           v71_11|         array|
|v71_11_ce0       |  out|    1|   ap_memory|                                           v71_11|         array|
|v71_11_q0        |   in|   32|   ap_memory|                                           v71_11|         array|
|v72_0_address0   |  out|   10|   ap_memory|                                            v72_0|         array|
|v72_0_ce0        |  out|    1|   ap_memory|                                            v72_0|         array|
|v72_0_q0         |   in|   32|   ap_memory|                                            v72_0|         array|
|v72_1_address0   |  out|   10|   ap_memory|                                            v72_1|         array|
|v72_1_ce0        |  out|    1|   ap_memory|                                            v72_1|         array|
|v72_1_q0         |   in|   32|   ap_memory|                                            v72_1|         array|
|v72_2_address0   |  out|   10|   ap_memory|                                            v72_2|         array|
|v72_2_ce0        |  out|    1|   ap_memory|                                            v72_2|         array|
|v72_2_q0         |   in|   32|   ap_memory|                                            v72_2|         array|
|v72_3_address0   |  out|   10|   ap_memory|                                            v72_3|         array|
|v72_3_ce0        |  out|    1|   ap_memory|                                            v72_3|         array|
|v72_3_q0         |   in|   32|   ap_memory|                                            v72_3|         array|
|v72_4_address0   |  out|   10|   ap_memory|                                            v72_4|         array|
|v72_4_ce0        |  out|    1|   ap_memory|                                            v72_4|         array|
|v72_4_q0         |   in|   32|   ap_memory|                                            v72_4|         array|
|v72_5_address0   |  out|   10|   ap_memory|                                            v72_5|         array|
|v72_5_ce0        |  out|    1|   ap_memory|                                            v72_5|         array|
|v72_5_q0         |   in|   32|   ap_memory|                                            v72_5|         array|
|v72_6_address0   |  out|   10|   ap_memory|                                            v72_6|         array|
|v72_6_ce0        |  out|    1|   ap_memory|                                            v72_6|         array|
|v72_6_q0         |   in|   32|   ap_memory|                                            v72_6|         array|
|v72_7_address0   |  out|   10|   ap_memory|                                            v72_7|         array|
|v72_7_ce0        |  out|    1|   ap_memory|                                            v72_7|         array|
|v72_7_q0         |   in|   32|   ap_memory|                                            v72_7|         array|
|v72_8_address0   |  out|   10|   ap_memory|                                            v72_8|         array|
|v72_8_ce0        |  out|    1|   ap_memory|                                            v72_8|         array|
|v72_8_q0         |   in|   32|   ap_memory|                                            v72_8|         array|
|v72_9_address0   |  out|   10|   ap_memory|                                            v72_9|         array|
|v72_9_ce0        |  out|    1|   ap_memory|                                            v72_9|         array|
|v72_9_q0         |   in|   32|   ap_memory|                                            v72_9|         array|
|v72_10_address0  |  out|   10|   ap_memory|                                           v72_10|         array|
|v72_10_ce0       |  out|    1|   ap_memory|                                           v72_10|         array|
|v72_10_q0        |   in|   32|   ap_memory|                                           v72_10|         array|
|v72_11_address0  |  out|   10|   ap_memory|                                           v72_11|         array|
|v72_11_ce0       |  out|    1|   ap_memory|                                           v72_11|         array|
|v72_11_q0        |   in|   32|   ap_memory|                                           v72_11|         array|
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+

