<stg><name>xillybus_wrapper_xilly_decprint</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="5">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="4">
<condition id="26">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="2">
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="7">
<condition id="33">
<or_exp><and_exp><literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="7" to="7">
<condition id="35">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="5">
<condition id="37">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %v = alloca i32, align 4

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind

]]></node>
<StgValue><ssdm name="val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
:2  %out = alloca [11 x i8], align 1

]]></node>
<StgValue><ssdm name="out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %val_read, i32* %v, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %first = phi i32 [ 9, %0 ], [ %first_1, %3 ]

]]></node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %first_2 = phi i4 [ 0, %0 ], [ %i, %3 ]

]]></node>
<StgValue><ssdm name="first_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="4">
<![CDATA[
:2  %first_2_cast1 = zext i4 %first_2 to i32

]]></node>
<StgValue><ssdm name="first_2_cast1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %first_2, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %first_2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %4, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_3 = zext i4 %first_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %powers10_addr = getelementptr [10 x i28]* @powers10, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="powers10_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %powers10_load = load i28* %powers10_addr, align 4

]]></node>
<StgValue><ssdm name="powers10_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %out_addr = getelementptr inbounds [11 x i8]* %out, i64 0, i64 10

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1  store i8 0, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="5" op_0_bw="32">
<![CDATA[
:2  %tmp = trunc i32 %first to i5

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %powers10_load = load i28* %powers10_addr, align 4

]]></node>
<StgValue><ssdm name="powers10_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="30" op_0_bw="28">
<![CDATA[
.preheader.preheader:3  %powers10_load_cast2 = sext i28 %powers10_load to i30

]]></node>
<StgValue><ssdm name="powers10_load_cast2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="30">
<![CDATA[
.preheader.preheader:4  %powers10_load_cast = zext i30 %powers10_load_cast2 to i32

]]></node>
<StgValue><ssdm name="powers10_load_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %x = phi i8 [ %x_1, %2 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1  %v_load = load i32* %v, align 4

]]></node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_4 = icmp ult i32 %v_load, %powers10_load_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %x_1 = add i8 %x, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_4, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %v_1 = sub i32 %v_load, %powers10_load_cast

]]></node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %v_1, i32* %v, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_5 = or i8 %x, 48

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_1 = getelementptr inbounds [11 x i8]* %out, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2  store i8 %tmp_5, i8* %out_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_6 = icmp ne i8 %x, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = icmp sgt i32 %first, %first_2_cast1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = and i1 %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %first_1 = select i1 %or_cond, i32 %first_2_cast1, i32 %first

]]></node>
<StgValue><ssdm name="first_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_0_rec_i = phi i64 [ 0, %4 ], [ %p_rec_i, %6 ]

]]></node>
<StgValue><ssdm name="p_0_rec_i"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="5" op_0_bw="64">
<![CDATA[
:1  %tmp_1 = trunc i64 %p_0_rec_i to i5

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %sum_i = add i5 %tmp_1, %tmp

]]></node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="5">
<![CDATA[
:3  %sum_i_cast = zext i5 %sum_i to i64

]]></node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_addr_2 = getelementptr [11 x i8]* %out, i64 0, i64 %sum_i_cast

]]></node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4">
<![CDATA[
:5  %out_load = load i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %p_rec_i = add i64 1, %p_0_rec_i

]]></node>
<StgValue><ssdm name="p_rec_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4">
<![CDATA[
:5  %out_load = load i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp1_i = icmp eq i8 %out_load, 0

]]></node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp1_i, label %xilly_puts.3.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0">
<![CDATA[
xilly_puts.3.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

]]></node>
<StgValue><ssdm name="debug_ready_load"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8">
<![CDATA[
.preheader.i:1  %tmp_2 = trunc i8 %debug_ready_load to i1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %tmp_2, label %6, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store volatile i8 %out_load, i8* @debug_out, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="val_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val_r"/></StgValue>
</port>
<port id="75" name="powers10" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="debug_ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_ready"/></StgValue>
</port>
<port id="77" name="debug_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="debug_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="stg_78" to="v" fromId="78" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="val_read" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="val_r" to="val_read" fromId="74" toId="9">
</dataflow>
<dataflow id="83" from="stg_78" to="out" fromId="78" toId="10">
</dataflow>
<dataflow id="84" from="val_read" to="stg_11" fromId="9" toId="11">
</dataflow>
<dataflow id="85" from="v" to="stg_11" fromId="8" toId="11">
</dataflow>
<dataflow id="87" from="stg_86" to="first" fromId="86" toId="13">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="stg_12" to="first" fromId="12" toId="13">
</dataflow>
<dataflow id="89" from="first_1" to="first" fromId="45" toId="13">
<BackEdge/>
<condition id="46">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="stg_46" to="first" fromId="46" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="92" from="stg_91" to="first_2" fromId="91" toId="14">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="stg_12" to="first_2" fromId="12" toId="14">
</dataflow>
<dataflow id="94" from="i" to="first_2" fromId="18" toId="14">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="stg_46" to="first_2" fromId="46" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="96" from="first_2" to="first_2_cast1" fromId="14" toId="15">
</dataflow>
<dataflow id="97" from="first_2" to="exitcond" fromId="14" toId="16">
</dataflow>
<dataflow id="99" from="stg_98" to="exitcond" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="17">
</dataflow>
<dataflow id="103" from="stg_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="stg_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="stg_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="106" from="first_2" to="i" fromId="14" toId="18">
</dataflow>
<dataflow id="108" from="stg_107" to="i" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="exitcond" to="stg_19" fromId="16" toId="19">
</dataflow>
<dataflow id="110" from="first_2" to="tmp_3" fromId="14" toId="20">
</dataflow>
<dataflow id="111" from="powers10" to="powers10_addr" fromId="75" toId="21">
</dataflow>
<dataflow id="113" from="stg_112" to="powers10_addr" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="tmp_3" to="powers10_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="powers10_addr" to="powers10_load" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="out" to="out_addr" fromId="10" toId="23">
</dataflow>
<dataflow id="117" from="stg_112" to="out_addr" fromId="112" toId="23">
</dataflow>
<dataflow id="118" from="stg_102" to="out_addr" fromId="102" toId="23">
</dataflow>
<dataflow id="120" from="stg_119" to="stg_24" fromId="119" toId="24">
</dataflow>
<dataflow id="121" from="out_addr" to="stg_24" fromId="23" toId="24">
</dataflow>
<dataflow id="122" from="first" to="tmp" fromId="13" toId="25">
</dataflow>
<dataflow id="123" from="powers10_addr" to="powers10_load" fromId="21" toId="27">
</dataflow>
<dataflow id="124" from="powers10_load" to="powers10_load_cast2" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="powers10_load_cast2" to="powers10_load_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="126" from="x_1" to="x" fromId="34" toId="31">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="stg_38" to="x" fromId="38" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="128" from="stg_119" to="x" fromId="119" toId="31">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="stg_30" to="x" fromId="30" toId="31">
</dataflow>
<dataflow id="130" from="v" to="v_load" fromId="8" toId="32">
</dataflow>
<dataflow id="131" from="v_load" to="tmp_4" fromId="32" toId="33">
</dataflow>
<dataflow id="132" from="powers10_load_cast" to="tmp_4" fromId="29" toId="33">
</dataflow>
<dataflow id="133" from="x" to="x_1" fromId="31" toId="34">
</dataflow>
<dataflow id="135" from="stg_134" to="x_1" fromId="134" toId="34">
</dataflow>
<dataflow id="136" from="tmp_4" to="stg_35" fromId="33" toId="35">
</dataflow>
<dataflow id="137" from="v_load" to="v_1" fromId="32" toId="36">
</dataflow>
<dataflow id="138" from="powers10_load_cast" to="v_1" fromId="29" toId="36">
</dataflow>
<dataflow id="139" from="v_1" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="v" to="stg_37" fromId="8" toId="37">
</dataflow>
<dataflow id="141" from="x" to="tmp_5" fromId="31" toId="39">
</dataflow>
<dataflow id="143" from="stg_142" to="tmp_5" fromId="142" toId="39">
</dataflow>
<dataflow id="144" from="out" to="out_addr_1" fromId="10" toId="40">
</dataflow>
<dataflow id="145" from="stg_112" to="out_addr_1" fromId="112" toId="40">
</dataflow>
<dataflow id="146" from="tmp_3" to="out_addr_1" fromId="20" toId="40">
</dataflow>
<dataflow id="147" from="tmp_5" to="stg_41" fromId="39" toId="41">
</dataflow>
<dataflow id="148" from="out_addr_1" to="stg_41" fromId="40" toId="41">
</dataflow>
<dataflow id="149" from="x" to="tmp_6" fromId="31" toId="42">
</dataflow>
<dataflow id="150" from="stg_119" to="tmp_6" fromId="119" toId="42">
</dataflow>
<dataflow id="151" from="first" to="tmp_7" fromId="13" toId="43">
</dataflow>
<dataflow id="152" from="first_2_cast1" to="tmp_7" fromId="15" toId="43">
</dataflow>
<dataflow id="153" from="tmp_6" to="or_cond" fromId="42" toId="44">
</dataflow>
<dataflow id="154" from="tmp_7" to="or_cond" fromId="43" toId="44">
</dataflow>
<dataflow id="155" from="or_cond" to="first_1" fromId="44" toId="45">
</dataflow>
<dataflow id="156" from="first_2_cast1" to="first_1" fromId="15" toId="45">
</dataflow>
<dataflow id="157" from="first" to="first_1" fromId="13" toId="45">
</dataflow>
<dataflow id="158" from="stg_112" to="p_0_rec_i" fromId="112" toId="47">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="stg_26" to="p_0_rec_i" fromId="26" toId="47">
</dataflow>
<dataflow id="160" from="p_rec_i" to="p_0_rec_i" fromId="53" toId="47">
<BackEdge/>
<condition id="52">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="stg_62" to="p_0_rec_i" fromId="62" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="162" from="p_0_rec_i" to="tmp_1" fromId="47" toId="48">
</dataflow>
<dataflow id="163" from="tmp_1" to="sum_i" fromId="48" toId="49">
</dataflow>
<dataflow id="164" from="tmp" to="sum_i" fromId="25" toId="49">
</dataflow>
<dataflow id="165" from="sum_i" to="sum_i_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="166" from="out" to="out_addr_2" fromId="10" toId="51">
</dataflow>
<dataflow id="167" from="stg_112" to="out_addr_2" fromId="112" toId="51">
</dataflow>
<dataflow id="168" from="sum_i_cast" to="out_addr_2" fromId="50" toId="51">
</dataflow>
<dataflow id="169" from="out_addr_2" to="out_load" fromId="51" toId="52">
</dataflow>
<dataflow id="170" from="stg_78" to="p_rec_i" fromId="78" toId="53">
</dataflow>
<dataflow id="171" from="p_0_rec_i" to="p_rec_i" fromId="47" toId="53">
</dataflow>
<dataflow id="172" from="out_addr_2" to="out_load" fromId="51" toId="54">
</dataflow>
<dataflow id="173" from="out_load" to="tmp1_i" fromId="54" toId="55">
</dataflow>
<dataflow id="174" from="stg_119" to="tmp1_i" fromId="119" toId="55">
</dataflow>
<dataflow id="175" from="tmp1_i" to="stg_56" fromId="55" toId="56">
</dataflow>
<dataflow id="176" from="debug_ready" to="debug_ready_load" fromId="76" toId="58">
</dataflow>
<dataflow id="177" from="debug_ready_load" to="tmp_2" fromId="58" toId="59">
</dataflow>
<dataflow id="178" from="tmp_2" to="stg_60" fromId="59" toId="60">
</dataflow>
<dataflow id="179" from="out_load" to="stg_61" fromId="54" toId="61">
</dataflow>
<dataflow id="180" from="debug_out" to="stg_61" fromId="77" toId="61">
</dataflow>
<dataflow id="181" from="exitcond" to="stg_2" fromId="16" toId="2">
</dataflow>
<dataflow id="182" from="tmp_4" to="stg_4" fromId="33" toId="4">
</dataflow>
<dataflow id="183" from="tmp1_i" to="stg_6" fromId="55" toId="6">
</dataflow>
<dataflow id="184" from="tmp_2" to="stg_7" fromId="59" toId="7">
</dataflow>
</dataflows>


</stg>
