// Seed: 1676385418
module module_0;
  logic id_1 = -1'd0 ==? 1'b0;
endmodule
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12
);
  wire module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_14;
  assign id_7 = 1;
endmodule
