{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_drp_clk -pg 1 -lvl 7 -x 3780 -y 1080 -defaultsOSRD
preplace port port-id_drp_en -pg 1 -lvl 7 -x 3780 -y 1900 -defaultsOSRD
preplace port port-id_c2c_rx_valid -pg 1 -lvl 0 -x -290 -y 990 -defaultsOSRD
preplace port port-id_c2c_tx_ready -pg 1 -lvl 0 -x -290 -y 620 -defaultsOSRD
preplace port port-id_c2c_tx_tvalid -pg 1 -lvl 7 -x 3780 -y 970 -defaultsOSRD
preplace port port-id_c2c_mmcm_unlocked -pg 1 -lvl 0 -x -290 -y 1240 -defaultsOSRD
preplace port port-id_c2c_channel_up -pg 1 -lvl 0 -x -290 -y 1070 -defaultsOSRD
preplace port port-id_c2c_phy_clk -pg 1 -lvl 0 -x -290 -y 950 -defaultsOSRD
preplace port port-id_c2c_init_clk -pg 1 -lvl 0 -x -290 -y 1170 -defaultsOSRD
preplace port port-id_c2c_pma_init -pg 1 -lvl 7 -x 3780 -y 390 -defaultsOSRD
preplace port port-id_c2c_do_cc -pg 1 -lvl 7 -x 3780 -y 950 -defaultsOSRD
preplace port port-id_c2c_link_reset -pg 1 -lvl 0 -x -290 -y 1390 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x -290 -y 1410 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 7 -x 3780 -y 1250 -defaultsOSRD
preplace portBus drp_we -pg 1 -lvl 7 -x 3780 -y 1220 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 7 -x 3780 -y 1280 -defaultsOSRD
preplace portBus c2c_rx_data -pg 1 -lvl 0 -x -290 -y 970 -defaultsOSRD
preplace portBus c2c_tx_tdata -pg 1 -lvl 7 -x 3780 -y 990 -defaultsOSRD
preplace portBus c2c_rxbufstatus -pg 1 -lvl 0 -x -290 -y 640 -defaultsOSRD
preplace portBus c2c_rxclkcorcnt -pg 1 -lvl 0 -x -290 -y 660 -defaultsOSRD
preplace portBus mgt_rx_data -pg 1 -lvl 0 -x -290 -y 1480 -defaultsOSRD
preplace portBus mgt_rx_k -pg 1 -lvl 0 -x -290 -y 1520 -defaultsOSRD
preplace portBus mgt_tx_data -pg 1 -lvl 0 -x -290 -y 1570 -defaultsOSRD
preplace portBus mgt_tx_k -pg 1 -lvl 0 -x -290 -y 1610 -defaultsOSRD
preplace portBus realigned1_aligned0 -pg 1 -lvl 0 -x -290 -y 1650 -defaultsOSRD
preplace inst bram0 -pg 1 -lvl 6 -x 3071 -y 632 -defaultsOSRD
preplace inst bram2 -pg 1 -lvl 6 -x 3071 -y 2336 -defaultsOSRD
preplace inst c2c_reset_fsm_0 -pg 1 -lvl 3 -x 1135 -y 1050 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 4 -x 1682 -y 1520 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -140 -y 1310 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 510 -y 1570 -defaultsOSRD
preplace inst drp_gty_0 -pg 1 -lvl 6 -x 3071 -y 1200 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 4 -x 1682 -y 1240 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2521 -y 1200 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -140 -y 1160 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 1135 -y 1780 -defaultsOSRD
preplace inst drp_gty_0|axi_bram_ctrl_0 -pg 1 -lvl 1 -x 3161 -y 1250 -defaultsOSRD
preplace inst drp_gty_0|xlslice_0 -pg 1 -lvl 2 -x 3471 -y 1300 -defaultsOSRD
preplace netloc Net_1 1 1 6 -30 910 N 910 N 910 2020 1040 2700 1080 NJ
preplace netloc aurora_pma_init 1 2 2 750 1300 N
preplace netloc aurora_pma_init_out 1 2 5 780 830 N 830 2030J 652 2680 390 NJ
preplace netloc aurora_reset_pb 1 2 3 790 850 N 850 1980J
preplace netloc axi_bram_ctrl_0_bram_en_a 1 6 1 3750 1200n
preplace netloc axi_bram_ctrl_0_bram_we_a 1 6 1 N 1220
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 6 1 3740 1240n
preplace netloc axi_c2c_multi_bit_error_out 1 2 3 800 870 N 870 1970
preplace netloc axi_c2c_phy_clk_0_1 1 0 6 -240J 1040 -10J 1090 770J 1200 1360 1420 2050 1360 2730
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 2 3 820 860 N 860 1960J
preplace netloc bram1_delay 1 2 4 690 662 N 662 NJ 662 NJ
preplace netloc bram2_delay 1 2 4 660J 2170 N 2170 NJ 2170 2680
preplace netloc c2c_channel_up 1 0 5 -270J 1080 NJ 1080 740J 930 NJ 930 1940
preplace netloc c2c_config_error_out 1 2 3 810 890 N 890 1950J
preplace netloc c2c_link_reset_1 1 0 3 -250J 1070 NJ 1070 700
preplace netloc c2c_link_status_out 1 2 3 910 2160 1350 1620 1940
preplace netloc c2c_m_aresetn 1 2 2 900 1220 1310
preplace netloc c2c_mmcm_unlocked 1 0 4 NJ 1240 NJ 1240 700J 1340 N
preplace netloc c2c_reset_fsm_state 1 2 2 860 940 1300J
preplace netloc c2c_rx_data 1 0 4 -250J 1050 NJ 1050 630J 1160 N
preplace netloc c2c_rx_valid 1 0 4 -270J 1060 NJ 1060 710J 1180 N
preplace netloc c2c_rxbufstatus 1 0 3 NJ 640 NJ 640 730J
preplace netloc c2c_rxclkcorcnt 1 0 3 NJ 660 NJ 660 670J
preplace netloc c2c_tx_data 1 2 5 880 970 1340 1030 2010J 1030 2770 990 NJ
preplace netloc c2c_tx_ready 1 0 3 NJ 620 NJ 620 720J
preplace netloc c2c_tx_valid 1 2 5 840 950 1360 1010 1990J 1020 2740 970 NJ
preplace netloc clk_in1_0_1 1 0 1 N 1170
preplace netloc clk_wiz_locked 1 1 3 0 1190 NJ 1190 1320
preplace netloc do_cc 1 2 5 850 960 1350 1020 2040J 1010 2700 950 NJ
preplace netloc drp_do_1 1 0 6 -260J 1030 NJ 1030 630 920 N 920 N 920 2750
preplace netloc fsm_c2c_channel_up 1 2 2 910 1280 1330
preplace netloc mgt_rx_data_1 1 0 3 NJ 1480 -30J 1470 680
preplace netloc mgt_rx_k_1 1 0 3 NJ 1520 -30J 1700 650
preplace netloc mgt_tx_data_1 1 0 3 NJ 1570 -20J 1670 670
preplace netloc mgt_tx_k_1 1 0 3 -260J 1690 NJ 1690 620
preplace netloc realigned1_aligned0_1 1 0 3 NJ 1650 -40J 1680 640
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 4 830 2150 N 2150 2060 1370 2760
preplace netloc vio_channel_up 1 2 1 760 1030n
preplace netloc xlconstant_0_dout 1 0 4 -240 1370 -30 1410 N 1410 1300
preplace netloc xlslice_0_Dout 1 6 1 3760 1280n
preplace netloc S00_AXI_1 1 2 3 830 840 N 840 2000
preplace netloc axi_interconnect_0_M00_AXI 1 2 4 870 880 N 880 N 880 2690
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2710 1200n
preplace netloc axi_interconnect_0_M02_AXI 1 2 4 890 900 N 900 N 900 2720
preplace netloc drp_gty_0|axi_bram_ctrl_0_bram_addr_a 1 1 1 3351 1220n
preplace netloc drp_gty_0|axi_bram_ctrl_0_bram_en_a 1 1 2 3341 1200 NJ
preplace netloc drp_gty_0|axi_bram_ctrl_0_bram_we_a 1 1 2 3361 1220 NJ
preplace netloc drp_gty_0|axi_bram_ctrl_0_bram_wrdata_a 1 1 2 N 1240 NJ
preplace netloc drp_gty_0|drp_do_1 1 0 2 NJ 1360 3331
preplace netloc drp_gty_0|rst_clk_wiz_100M_peripheral_aresetn 1 0 1 N 1270
preplace netloc drp_gty_0|s_axi_aclk_1 1 0 1 2991 1250n
preplace netloc drp_gty_0|xlslice_0_Dout 1 2 1 NJ 1300
preplace netloc drp_gty_0|axi_interconnect_0_M01_AXI 1 0 1 N 1230
levelinfo -pg 1 -290 -140 510 1135 1682 2521 3071 3780
levelinfo -hier drp_gty_0 * 3161 3471 *
pagesize -pg 1 -db -bbox -sgen -520 -20 3970 2960
pagesize -hier drp_gty_0 -db -bbox -sgen 2961 1140 3611 1390
",
   "Color Coded_ScaleFactor":"1.66153",
   "Color Coded_TopLeft":"2545,843",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"3",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
