INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/asyn_rst_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/contrast_adjust.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contrast_adjust
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/dvi_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/dvi_transmitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_transmitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/hdmi_colorbar_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_colorbar_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/serializer_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/video_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/src/video_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/sim/tb_src/tb_hdmi_colorbar_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi_colorbar_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code/zynq_pri/zynq_study/hdmi_output_contrast_adjust/rtl/syn/top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
