[2025-09-17 02:00:35] START suite=qualcomm_srv trace=srv260_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2572744 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4992622 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4992622 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4992623 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12825437 heartbeat IPC: 1.277 cumulative IPC: 1.277 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 20629096 heartbeat IPC: 1.281 cumulative IPC: 1.279 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 28424796 heartbeat IPC: 1.283 cumulative IPC: 1.28 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 36221126 heartbeat IPC: 1.283 cumulative IPC: 1.281 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 44042391 heartbeat IPC: 1.279 cumulative IPC: 1.28 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 51880894 heartbeat IPC: 1.276 cumulative IPC: 1.28 (Simulation time: 00 hr 07 min 35 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 59733383 heartbeat IPC: 1.273 cumulative IPC: 1.279 (Simulation time: 00 hr 08 min 40 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 67591037 heartbeat IPC: 1.273 cumulative IPC: 1.278 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 75448103 heartbeat IPC: 1.273 cumulative IPC: 1.277 (Simulation time: 00 hr 10 min 43 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 78316174 cumulative IPC: 1.277 (Simulation time: 00 hr 11 min 44 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 78316174 cumulative IPC: 1.277 (Simulation time: 00 hr 11 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv260_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.277 instructions: 100000002 cycles: 78316174
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 30.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08512
BRANCH_INDIRECT: 0.3702
BRANCH_CONDITIONAL: 11.05
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5424
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 10423
LQ_STALL: 0
SQ_STALL: 54796


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 12
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 3.8827045

== Total ==
ADDR_TRANS: 12
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 10394

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2677

cpu0->cpu0_STLB TOTAL        ACCESS:    2109273 HIT:    2108545 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109273 HIT:    2108545 MISS:        728 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.81 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9417122 HIT:    8959528 MISS:     457594 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7697190 HIT:    7313667 MISS:     383523 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577581 HIT:     510043 MISS:      67538 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1141081 HIT:    1135253 MISS:       5828 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1270 HIT:        565 MISS:        705 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15871979 HIT:    7752019 MISS:    8119960 MSHR_MERGE:    2041664
cpu0->cpu0_L1I LOAD         ACCESS:   15871979 HIT:    7752019 MISS:    8119960 MSHR_MERGE:    2041664
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30463873 HIT:   26605721 MISS:    3858152 MSHR_MERGE:    1660404
cpu0->cpu0_L1D LOAD         ACCESS:   16625565 HIT:   14530820 MISS:    2094745 MSHR_MERGE:     475851
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13836851 HIT:   12074749 MISS:    1762102 MSHR_MERGE:    1184518
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1457 HIT:        152 MISS:       1305 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13013017 HIT:   10734685 MISS:    2278332 MSHR_MERGE:    1151552
cpu0->cpu0_ITLB LOAD         ACCESS:   13013017 HIT:   10734685 MISS:    2278332 MSHR_MERGE:    1151552
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28958702 HIT:   27637912 MISS:    1320790 MSHR_MERGE:     338297
cpu0->cpu0_DTLB LOAD         ACCESS:   28958702 HIT:   27637912 MISS:    1320790 MSHR_MERGE:     338297
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.076 cycles
cpu0->LLC TOTAL        ACCESS:     548208 HIT:     538590 MISS:       9618 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     383523 HIT:     374082 MISS:       9441 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      67538 HIT:      67537 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      96442 HIT:      96435 MISS:          7 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        705 HIT:        536 MISS:        169 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       9599
  AVG DBUS CONGESTED CYCLE: 2.996
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          8
  FULL:          0
Channel 0 REFRESHES ISSUED:       6526

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540895       550261        40211          684
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           86           54            9
  STLB miss resolved @ L2C                0           60          288          345           37
  STLB miss resolved @ LLC                0           33          185          317           36
  STLB miss resolved @ MEM                0            0           73           98           83

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198186        49903      1569675        89669            2
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9            8            0
  STLB miss resolved @ L2C                0            3            3            2            0
  STLB miss resolved @ LLC                0           14           28           41            0
  STLB miss resolved @ MEM                0            0            2            6            0
[2025-09-17 02:12:20] END   suite=qualcomm_srv trace=srv260_ap (rc=0)
