# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 5 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
# CONTEXT CPU 2 9
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 11 0
# CONTEXT CPU 1 11
CPU 11 10 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 11 0
CPU 12 12 1
CPU 12 10 2
CPU 12 13 3
BLOCK 13 10
CPU 13 11 0
CPU 13 12 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 11
BLOCK 14 12
UNBLOCK 14 10
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 14 2
# CONTEXT CPU 3 14
BLOCK 15 14
UNBLOCK 15 11
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 1 3
CPU 17 3 0
CPU 17 0 1
CPU 17 2 2
CPU 17 1 3
CPU 18 3 0
CPU 18 0 1
CPU 18 2 2
CPU 18 1 3
EXIT 19 2 2
CPU 19 3 0
CPU 19 0 1
# CONTEXT CPU 2 19
CPU 19 1 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 1 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 1 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 6 2
CPU 22 1 3
EXIT 23 1 3
CPU 23 4 0
CPU 23 7 1
CPU 23 6 2
# CONTEXT CPU 3 23
BLOCK 24 4
BLOCK 24 6
# CONTEXT CPU 0 24
CPU 24 7 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 4
UNBLOCK 25 6
# CONTEXT CPU 0 25
CPU 25 7 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
# CONTEXT CPU 0 26
CPU 26 7 1
# CONTEXT CPU 2 26
CPU 26 8 3
BLOCK 27 7
CPU 27 5 0
# CONTEXT CPU 1 27
CPU 27 9 2
CPU 27 8 3
UNBLOCK 28 7
CPU 28 5 0
# CONTEXT CPU 1 28
CPU 28 9 2
CPU 28 8 3
CPU 29 5 0
# CONTEXT CPU 1 29
CPU 29 9 2
CPU 29 8 3
EXIT 30 5 0
# CONTEXT CPU 0 30
CPU 30 13 1
CPU 30 9 2
CPU 30 8 3
BLOCK 31 8
# CONTEXT CPU 0 31
CPU 31 13 1
CPU 31 9 2
# CONTEXT CPU 3 31
BLOCK 32 13
UNBLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 13
CPU 33 10 0
CPU 33 12 1
CPU 33 14 2
# CONTEXT CPU 3 33
BLOCK 34 12
BLOCK 34 14
CPU 34 10 0
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 11 3
BLOCK 35 10
UNBLOCK 35 12
UNBLOCK 35 14
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 11 3
BLOCK 36 11
UNBLOCK 36 10
CPU 36 4 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 11
CPU 37 4 0
CPU 37 3 1
CPU 37 0 2
# CONTEXT CPU 3 37
EXIT 38 0 2
CPU 38 4 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39 4 0
CPU 39 7 1
# CONTEXT CPU 2 39
CPU 39 6 3
EXIT 40 4 0
# CONTEXT CPU 0 40
CPU 40 7 1
# CONTEXT CPU 2 40
CPU 40 6 3
# CONTEXT CPU 0 41
CPU 41 7 1
CPU 41 8 2
CPU 41 6 3
# CONTEXT CPU 0 42
CPU 42 7 1
CPU 42 8 2
# CONTEXT CPU 3 42
EXIT 43 7 1
CPU 43 9 0
# CONTEXT CPU 1 43
CPU 43 8 2
# CONTEXT CPU 3 43
BLOCK 44 9
EXIT 44 8 2
# CONTEXT CPU 0 44
CPU 44 12 1
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
BLOCK 45 12
UNBLOCK 45 9
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 13 3
UNBLOCK 46 12
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 13 3
BLOCK 47 13
CPU 47 14 0
# CONTEXT CPU 1 47
CPU 47 10 2
# CONTEXT CPU 3 47
BLOCK 48 14
UNBLOCK 48 13
# CONTEXT CPU 0 48
CPU 48 11 1
CPU 48 10 2
# CONTEXT CPU 3 48
UNBLOCK 49 14
# CONTEXT CPU 0 49
CPU 49 11 1
CPU 49 10 2
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
CPU 50 11 1
CPU 50 10 2
CPU 50 3 3
EXIT 51 10 2
CPU 51 6 0
CPU 51 11 1
# CONTEXT CPU 2 51
CPU 51 3 3
EXIT 52 11 1
EXIT 52 3 3
CPU 52 6 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
CPU 53 6 0
CPU 53 12 1
# CONTEXT CPU 2 53
CPU 53 13 3
EXIT 54 6 0
BLOCK 54 13
# CONTEXT CPU 0 54
CPU 54 12 1
CPU 54 9 2
CPU 54 -1 3
BLOCK 55 12
EXIT 55 9 2
UNBLOCK 55 13
CPU 55 14 0
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 -1 3
BLOCK 56 14
UNBLOCK 56 12
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56 -1 2
CPU 56 -1 3
UNBLOCK 57 14
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
# CONTEXT CPU 0 58
CPU 58 13 1
# CONTEXT CPU 2 58
CPU 58 -1 3
BLOCK 59 13
CPU 59 12 0
CPU 59 -1 1
# CONTEXT CPU 2 59
CPU 59 -1 3
UNBLOCK 60 13
CPU 60 12 0
# CONTEXT CPU 1 60
CPU 60 14 2
CPU 60 -1 3
BLOCK 61 14
CPU 61 12 0
CPU 61 13 1
CPU 61 -1 2
CPU 61 -1 3
EXIT 62 12 0
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 13 1
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 13 1
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
