Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 56820039611d4ffc82dfa575dd3163b5 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_FILE_READ_behav xil_defaultlib.TB_FILE_READ -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] file_read remains a black-box since it has no binding entity [C:/Users/Mita/Documents/VIBOT/RP_test/tb_file_read.vhd:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture test of entity xil_defaultlib.tb_file_read
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_FILE_READ_behav
