$date
	Sat Sep 06 14:58:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FourBitShiftReg_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 % q3 $end
$var wire 1 & q2 $end
$var wire 1 ' q1 $end
$var wire 1 ( q0 $end
$var wire 4 ) Q [3:0] $end
$scope module d0 $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 ( Q $end
$upscope $end
$scope module d1 $end
$var wire 1 ( D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 ' Q $end
$upscope $end
$scope module d2 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 & Q $end
$upscope $end
$scope module d3 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
1$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
1#
0$
#15000
b1 !
b1 )
1(
1"
#20000
0"
0#
#25000
1'
b10 !
b10 )
0(
1"
#30000
0"
1#
#35000
1(
0'
b101 !
b101 )
1&
1"
#40000
0"
#45000
1%
0&
b1011 !
b1011 )
1'
1"
#50000
0"
#55000
1&
b111 !
b111 )
0%
1"
#60000
0"
#65000
b1111 !
b1111 )
1%
1"
#70000
0"
