{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top:top\|ALU:ALU\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top:top\|ALU:ALU\|Add1\"" {  } { { "top/ALU.v" "Add1" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318336670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1708318336670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"top:top\|ALU:ALU\|lpm_add_sub:Add1\"" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Instantiated megafunction \"top:top\|ALU:ALU\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""}  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1708318336920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dui " "Found entity 1: add_sub_dui" {  } { { "db/add_sub_dui.tdf" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/db/add_sub_dui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1708318337116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1708318337116 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337416 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337447 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337447 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1708318337586 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 0 1708318337587 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 0 1708318337682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1708318337685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1708318337700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1708318337700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1708318337985 "|cpu8|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1708318337985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318338142 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 0 1708318339067 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 0 1708318339637 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Quartus II" 0 0 1708318339637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 0 1708318339653 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 0 1708318339727 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 0 1708318339729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1708318340000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1708318340000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:20 2024 " "Processing ended: Mon Feb 19 12:52:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1708318340124 ""}
