0.6
2019.2
Nov  6 2019
21:42:20
/home/code/verilog/Sirius/Sirius_vivado/Sirius_vivado.sim/sim_1/behav/xsim/glbl.v,1567498983,verilog,,,,glbl,,,,,,,,
/home/code/verilog/Sirius/src/Sirius_tb.v,1575715186,verilog,,,/home/code/verilog/Sirius/src/defines/defines.v,Sirius_tb,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/CTRL/ctrl.v,1575633742,verilog,,/home/code/verilog/Sirius/src/cpu/ex/div.v,/home/code/verilog/Sirius/src/defines/defines.v,ctrl,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/Sirius.v,1583477223,verilog,,/home/code/verilog/Sirius/src/cpu_top.v,/home/code/verilog/Sirius/src/defines/defines.v,Sirius,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/ex/div.v,1576321248,verilog,,/home/code/verilog/Sirius/src/cpu/ex/ex.v,/home/code/verilog/Sirius/src/defines/defines.v,div,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/ex/ex.v,1583470631,verilog,,/home/code/verilog/Sirius/src/cpu/ex/ex_mem.v,/home/code/verilog/Sirius/src/defines/defines.v,ex,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/ex/ex_mem.v,1575632933,verilog,,/home/code/verilog/Sirius/src/register/hilo_reg.v,/home/code/verilog/Sirius/src/defines/defines.v,ex_mem,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/id/id.v,1583493607,verilog,,/home/code/verilog/Sirius/src/cpu/id/id_ex.v,/home/code/verilog/Sirius/src/defines/defines.v,id,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/id/id_ex.v,1583468428,verilog,,/home/code/verilog/Sirius/src/cpu/if/if_id.v,/home/code/verilog/Sirius/src/defines/defines.v,id_ex,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/if/if_id.v,1575632957,verilog,,/home/code/verilog/Sirius/src/inst_rom.v,/home/code/verilog/Sirius/src/defines/defines.v,if_id,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/if/pc_reg.v,1583420460,verilog,,/home/code/verilog/Sirius/src/register/regfile.v,/home/code/verilog/Sirius/src/defines/defines.v,pc_reg,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/mem/mem.v,1575632974,verilog,,/home/code/verilog/Sirius/src/cpu/mem/mem_wb.v,/home/code/verilog/Sirius/src/defines/defines.v,mem,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu/mem/mem_wb.v,1575632968,verilog,,/home/code/verilog/Sirius/src/cpu/if/pc_reg.v,/home/code/verilog/Sirius/src/defines/defines.v,mem_wb,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/cpu_top.v,1575632913,verilog,,/home/code/verilog/Sirius/src/cpu/CTRL/ctrl.v,/home/code/verilog/Sirius/src/defines/defines.v,cpu_top,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/defines/defines.v,1583470948,verilog,,/home/code/verilog/Sirius/src/cpu/Sirius.v,,,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/inst_rom.v,1583479552,verilog,,/home/code/verilog/Sirius/src/cpu/mem/mem.v,,inst_rom,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/register/hilo_reg.v,1575632986,verilog,,/home/code/verilog/Sirius/src/cpu/id/id.v,/home/code/verilog/Sirius/src/defines/defines.v,hilo_reg,,,../../../../../src/defines,,,,,
/home/code/verilog/Sirius/src/register/regfile.v,1575632995,verilog,,/home/code/verilog/Sirius/src/Sirius_tb.v,/home/code/verilog/Sirius/src/defines/defines.v,regfile,,,../../../../../src/defines,,,,,
