TOOL:	xrun	19.09-s003: Started on Oct 13, 2022 at 15:55:09 CEST
xrun
	-F ../tb/tb.f
		-F ../tb/../../rtl/rtl.f
			single_cycle_add_and_xor.vhd
			three_cycle_mult.vhd
			tinyalu.vhd
		tinyalu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
	+UVM_TESTNAME=lab00
	-l xrun_test_lab00.log
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /cad/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		top

	Extracting FSMs for coverage:
		WORKLIB.single_cycle:add_and_xor
		WORKLIB.three_cycle:mult
		WORKLIB.tinyalu:rtl
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
	VHDL Design hierarchy:
		Components:           3       3
		Processes:            9       9
		Signals:             16      16
	Verilog Design hierarchy:
		Modules:              1       1
		Registers:           18      18
		Scalar wires:         3       -
		Expanded wires:      19       3
		Initial blocks:       3       3
		Final blocks:         1       1
		Cont. assignments:    0       1
		Pseudo assignments:   3       3
		Assertions:           1       1
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
xcelium> source /cad/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> source /cad/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
Test PASSED.
Simulation complete via $finish(1) at time 4380 NS + 0
../tb/tinyalu_tb.sv:145     $finish;
xcelium> exit
See ./cov_work/scope/test/icc.com file for message(s) on coverage constant object marking

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_70952e30_7d8d106d.ucm
  data               :  ./cov_work/scope/test/icc_70952e30_7d8d106d.ucd
TOOL:	xrun	19.09-s003: Exiting on Oct 13, 2022 at 15:55:11 CEST  (total: 00:00:02)
