{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561653658693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561653658700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 13:40:58 2019 " "Processing started: Thu Jun 27 13:40:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561653658700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653658700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Micro -c RISC_V_Micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Micro -c RISC_V_Micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653658700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561653659502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561653659502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier2-arch_multiplier " "Found design unit 1: multiplier2-arch_multiplier" {  } { { "VHDL/multiplier2.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/multiplier2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671080 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier2 " "Found entity 1: multiplier2" {  } { { "VHDL/multiplier2.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/multiplier2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-gate_level " "Found design unit 1: FullAdder-gate_level" {  } { { "VHDL/FullAdder.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671188 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "VHDL/FullAdder.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rising_edge_detector_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/rising_edge_detector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_detector_tb-arch " "Found design unit 1: rising_edge_detector_tb-arch" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/rising_edge_detector_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rising_edge_detector_tb_arch_cfg " "Found design unit 2: rising_edge_detector_tb_arch_cfg" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/rising_edge_detector_tb.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector_tb " "Found entity 1: rising_edge_detector_tb" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/rising_edge_detector_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rising_edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rising_edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_detector-Behavioral " "Found design unit 1: rising_edge_detector-Behavioral" {  } { { "VHDL/rising_edge_detector.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/rising_edge_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671200 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector " "Found entity 1: rising_edge_detector" {  } { { "VHDL/rising_edge_detector.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/rising_edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/reg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File_tb-arch_Reg_File " "Found design unit 1: Reg_File_tb-arch_Reg_File" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Reg_File_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671203 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Reg_File_tb_arch_Reg_File_cfg " "Found design unit 2: Reg_File_tb_arch_Reg_File_cfg" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Reg_File_tb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Reg_File_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-arch_Reg_File " "Found design unit 1: Reg_File-arch_Reg_File" {  } { { "VHDL/Reg_File.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Reg_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "VHDL/Reg_File.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Reg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tb-arch_PC " "Found design unit 1: PC_tb-arch_PC" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/PC_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671215 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PC_tb_arch_PC_cfg " "Found design unit 2: PC_tb_arch_PC_cfg" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/PC_tb.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671215 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/PC_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_PC " "Found design unit 1: PC-arch_PC" {  } { { "VHDL/PC.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671219 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputlogic_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/outputlogic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputLogic_tb-OutputLogic_arch " "Found design unit 1: OutputLogic_tb-OutputLogic_arch" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OutputLogic_tb_OutputLogic_arch_cfg " "Found design unit 2: OutputLogic_tb_OutputLogic_arch_cfg" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671225 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic_tb " "Found entity 1: OutputLogic_tb" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputLogic-OutputLogic_arch " "Found design unit 1: OutputLogic-OutputLogic_arch" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671228 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic " "Found entity 1: OutputLogic" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_toregfile_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_toregfile_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_ToRegFile_tb-Mux_ToRegFile " "Found design unit 1: Mux_ToRegFile_tb-Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_ToRegFile_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_ToRegFile_tb_Mux_ToRegFile_cfg " "Found design unit 2: Mux_ToRegFile_tb_Mux_ToRegFile_cfg" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_ToRegFile_tb.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_ToRegFile_tb " "Found entity 1: Mux_ToRegFile_tb" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_ToRegFile_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_toregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux_toregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_ToRegFile-arch_Mux_ToRegFile " "Found design unit 1: Mux_ToRegFile-arch_Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_ToRegFile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_ToRegFile " "Found entity 1: Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_ToRegFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_tb-arch_mux " "Found design unit 1: Mux_tb-arch_mux" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_tb_arch_mux_cfg " "Found design unit 2: Mux_tb_arch_mux_cfg" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_tb.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_tb " "Found entity 1: Mux_tb" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_store_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_store_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Store_tb-muxStore " "Found design unit 1: Mux_Store_tb-muxStore" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_Store_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671255 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_Store_tb_muxStore_cfg " "Found design unit 2: Mux_Store_tb_muxStore_cfg" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_Store_tb.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Store_tb " "Found entity 1: Mux_Store_tb" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_Store_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Store-arch_Mux_Store " "Found design unit 1: Mux_Store-arch_Mux_Store" {  } { { "VHDL/Mux_Store.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_Store.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Store " "Found entity 1: Mux_Store" {  } { { "VHDL/Mux_Store.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux_Store.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671266 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux VHDL/Mux.vhd " "Entity \"Mux\" obtained from \"VHDL/Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561653671270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arch_Mux " "Found design unit 1: Mux-arch_Mux" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier1-arch_multiplier " "Found design unit 1: multiplier1-arch_multiplier" {  } { { "VHDL/multiplier1.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/multiplier1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671276 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "VHDL/multiplier1.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/multiplier1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_mem_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/instruction_mem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Mem_tb-arch_Instruction_Mem " "Found design unit 1: Instruction_Mem_tb-arch_Instruction_Mem" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Instruction_Mem_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Instruction_Mem_tb_arch_Instruction_Mem_cfg " "Found design unit 2: Instruction_Mem_tb_arch_Instruction_Mem_cfg" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Instruction_Mem_tb.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem_tb " "Found entity 1: Instruction_Mem_tb" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Instruction_Mem_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Mem-arch_Instruction_Mem " "Found design unit 1: Instruction_Mem-arch_Instruction_Mem" {  } { { "VHDL/Instruction_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Instruction_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "VHDL/Instruction_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Instruction_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/immediate_generator_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/immediate_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate_Generator_tb-arch_Immeadiate_Generator " "Found design unit 1: Immediate_Generator_tb-arch_Immeadiate_Generator" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Immediate_Generator_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Immediate_Generator_tb_arch_Immeadiate_Generator_cfg " "Found design unit 2: Immediate_Generator_tb_arch_Immeadiate_Generator_cfg" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Immediate_Generator_tb.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671295 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator_tb " "Found entity 1: Immediate_Generator_tb" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Immediate_Generator_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate_Generator-arch_Inmmediate_Generator " "Found design unit 1: Immediate_Generator-arch_Inmmediate_Generator" {  } { { "VHDL/Immediate_Generator.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Immediate_Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "VHDL/Immediate_Generator.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Immediate_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_tb-arch_Datapath " "Found design unit 1: DataPath_tb-arch_Datapath" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataPath_tb_arch_Datapath_cfg " "Found design unit 2: DataPath_tb_arch_Datapath_cfg" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath_tb.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671303 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-arch_DataPath " "Found design unit 1: DataPath-arch_DataPath" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/data_mem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem_tb-arch_Data_Mem " "Found design unit 1: Data_Mem_tb-arch_Data_Mem" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Data_Mem_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Data_Mem_tb_arch_Data_Mem_cfg " "Found design unit 2: Data_Mem_tb_arch_Data_Mem_cfg" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Data_Mem_tb.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem_tb " "Found entity 1: Data_Mem_tb" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Data_Mem_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-arch_Data_Mem " "Found design unit 1: Data_Mem-arch_Data_Mem" {  } { { "VHDL/Data_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Data_Mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "VHDL/Data_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Data_Mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_tb-arch_Control " "Found design unit 1: Control_tb-arch_Control" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Control_tb_arch_Control_cfg " "Found design unit 2: Control_tb_arch_Control_cfg" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control_tb.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_tb " "Found entity 1: Control_tb" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-arch_Control " "Found design unit 1: Control-arch_Control" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/branch_control_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/branch_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch_Control_tb-arch_Branch_Control " "Found design unit 1: Branch_Control_tb-arch_Branch_Control" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Branch_Control_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Branch_Control_tb_arch_Branch_Control_cfg " "Found design unit 2: Branch_Control_tb_arch_Branch_Control_cfg" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Branch_Control_tb.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control_tb " "Found entity 1: Branch_Control_tb" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Branch_Control_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch_Control-arch_Branch_Control " "Found design unit 1: Branch_Control-arch_Branch_Control" {  } { { "VHDL/Branch_Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Branch_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control " "Found entity 1: Branch_Control" {  } { { "VHDL/Branch_Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Branch_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bcdto7seg_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/bcdto7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdTo7Seg_tb-bcd_tb " "Found design unit 1: bcdTo7Seg_tb-bcd_tb" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/bcdTo7Seg_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcdTo7Seg_tb_bcd_tb_cfg " "Found design unit 2: bcdTo7Seg_tb_bcd_tb_cfg" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/bcdTo7Seg_tb.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671349 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdTo7Seg_tb " "Found entity 1: bcdTo7Seg_tb" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/bcdTo7Seg_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdTo7Seg-Behavioral " "Found design unit 1: bcdTo7Seg-Behavioral" {  } { { "VHDL/bcdTo7Seg.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/bcdTo7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671353 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdTo7Seg " "Found entity 1: bcdTo7Seg" {  } { { "VHDL/bcdTo7Seg.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/bcdTo7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu_rv32_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/alu_rv32_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_RV32_tb-arch_ALU_RV32 " "Found design unit 1: ALU_RV32_tb-arch_ALU_RV32" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/ALU_RV32_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_RV32_tb_arch_ALU_RV32_cfg " "Found design unit 2: ALU_RV32_tb_arch_ALU_RV32_cfg" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/ALU_RV32_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32_tb " "Found entity 1: ALU_RV32_tb" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/ALU_RV32_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu_rv32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_RV32-arch_ALU_RV32 " "Found design unit 1: ALU_RV32-arch_ALU_RV32" {  } { { "VHDL/ALU_RV32.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/ALU_RV32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671359 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32 " "Found entity 1: ALU_RV32" {  } { { "VHDL/ALU_RV32.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/ALU_RV32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561653671359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653671359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561653671419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry DataPath.vhd(184) " "Verilog HDL or VHDL warning at DataPath.vhd(184): object \"carry\" assigned a value but never read" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561653671460 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_detector rising_edge_detector:EdgDet " "Elaborating entity \"rising_edge_detector\" for hierarchy \"rising_edge_detector:EdgDet\"" {  } { { "VHDL/DataPath.vhd" "EdgDet" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653671461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PCount " "Elaborating entity \"PC\" for hierarchy \"PC:PCount\"" {  } { { "VHDL/DataPath.vhd" "PCount" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653671483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Mem Instruction_Mem:ROM " "Elaborating entity \"Instruction_Mem\" for hierarchy \"Instruction_Mem:ROM\"" {  } { { "VHDL/DataPath.vhd" "ROM" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653671507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:RFILE " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:RFILE\"" {  } { { "VHDL/DataPath.vhd" "RFILE" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Mux0 " "Elaborating entity \"Mux\" for hierarchy \"Mux:Mux0\"" {  } { { "VHDL/DataPath.vhd" "Mux0" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_RV32 ALU_RV32:ALU " "Elaborating entity \"ALU_RV32\" for hierarchy \"ALU_RV32:ALU\"" {  } { { "VHDL/DataPath.vhd" "ALU" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier2 multiplier2:Mult " "Elaborating entity \"multiplier2\" for hierarchy \"multiplier2:Mult\"" {  } { { "VHDL/DataPath.vhd" "Mult" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder multiplier2:Mult\|FullAdder:\\row_j:1:col_i:15:FullAdd " "Elaborating entity \"FullAdder\" for hierarchy \"multiplier2:Mult\|FullAdder:\\row_j:1:col_i:15:FullAdd\"" {  } { { "VHDL/multiplier2.vhd" "\\row_j:1:col_i:15:FullAdd" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/multiplier2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:RAM " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:RAM\"" {  } { { "VHDL/DataPath.vhd" "RAM" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Control Branch_Control:BRControl " "Elaborating entity \"Branch_Control\" for hierarchy \"Branch_Control:BRControl\"" {  } { { "VHDL/DataPath.vhd" "BRControl" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ToRegFile Mux_ToRegFile:MuxReg " "Elaborating entity \"Mux_ToRegFile\" for hierarchy \"Mux_ToRegFile:MuxReg\"" {  } { { "VHDL/DataPath.vhd" "MuxReg" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl\"" {  } { { "VHDL/DataPath.vhd" "Ctrl" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generator Immediate_Generator:Imm " "Elaborating entity \"Immediate_Generator\" for hierarchy \"Immediate_Generator:Imm\"" {  } { { "VHDL/DataPath.vhd" "Imm" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputLogic OutputLogic:outInterface " "Elaborating entity \"OutputLogic\" for hierarchy \"OutputLogic:outInterface\"" {  } { { "VHDL/DataPath.vhd" "outInterface" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675392 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(51) " "VHDL Process Statement warning at OutputLogic.vhd(51): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675408 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(53) " "VHDL Process Statement warning at OutputLogic.vhd(53): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675408 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(54) " "VHDL Process Statement warning at OutputLogic.vhd(54): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675408 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(56) " "VHDL Process Statement warning at OutputLogic.vhd(56): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675408 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(57) " "VHDL Process Statement warning at OutputLogic.vhd(57): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675408 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(59) " "VHDL Process Statement warning at OutputLogic.vhd(59): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg OutputLogic.vhd(60) " "VHDL Process Statement warning at OutputLogic.vhd(60): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"LEDS\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd0 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd0\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd1 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd1\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd2 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd2\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd3 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd3\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd4 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd4\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd5 OutputLogic.vhd(44) " "VHDL Process Statement warning at OutputLogic.vhd(44): inferring latch(es) for signal or variable \"bcd5\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd5\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd5\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd5\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd5\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd5\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd4\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd4\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd4\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd4\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd4\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd3\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd3\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd3\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd3\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd3\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd3\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd3\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd3\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd2\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675409 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd2\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd2\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd2\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd1\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd1\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd1\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd1\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[0\] OutputLogic.vhd(44) " "Inferred latch for \"bcd0\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[1\] OutputLogic.vhd(44) " "Inferred latch for \"bcd0\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[2\] OutputLogic.vhd(44) " "Inferred latch for \"bcd0\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[3\] OutputLogic.vhd(44) " "Inferred latch for \"bcd0\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[0\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[0\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[1\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[1\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[2\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[2\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[3\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[3\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[4\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[4\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[5\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[5\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[6\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[6\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[7\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[7\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[8\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[8\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[9\] OutputLogic.vhd(44) " "Inferred latch for \"LEDS\[9\]\" at OutputLogic.vhd(44)" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653675410 "|DataPath|OutputLogic:outInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdTo7Seg OutputLogic:outInterface\|bcdTo7Seg:dec0 " "Elaborating entity \"bcdTo7Seg\" for hierarchy \"OutputLogic:outInterface\|bcdTo7Seg:dec0\"" {  } { { "VHDL/OutputLogic.vhd" "dec0" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653675412 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "globalClk " "Found clock multiplexer globalClk" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 199 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561653676875 "|DataPath|globalClk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561653676875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[0\] " "Latch OutputLogic:outInterface\|LEDS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735914 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[1\] " "Latch OutputLogic:outInterface\|LEDS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735914 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[2\] " "Latch OutputLogic:outInterface\|LEDS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735914 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[3\] " "Latch OutputLogic:outInterface\|LEDS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735914 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[4\] " "Latch OutputLogic:outInterface\|LEDS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735914 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[5\] " "Latch OutputLogic:outInterface\|LEDS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[6\] " "Latch OutputLogic:outInterface\|LEDS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[7\] " "Latch OutputLogic:outInterface\|LEDS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[8\] " "Latch OutputLogic:outInterface\|LEDS\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|LEDS\[9\] " "Latch OutputLogic:outInterface\|LEDS\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd0\[0\] " "Latch OutputLogic:outInterface\|bcd0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735915 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd0\[1\] " "Latch OutputLogic:outInterface\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd0\[2\] " "Latch OutputLogic:outInterface\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd0\[3\] " "Latch OutputLogic:outInterface\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd1\[0\] " "Latch OutputLogic:outInterface\|bcd1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd1\[1\] " "Latch OutputLogic:outInterface\|bcd1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd1\[2\] " "Latch OutputLogic:outInterface\|bcd1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735916 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd1\[3\] " "Latch OutputLogic:outInterface\|bcd1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/DataPath.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd2\[0\] " "Latch OutputLogic:outInterface\|bcd2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd2\[1\] " "Latch OutputLogic:outInterface\|bcd2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd2\[2\] " "Latch OutputLogic:outInterface\|bcd2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd2\[3\] " "Latch OutputLogic:outInterface\|bcd2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd3\[0\] " "Latch OutputLogic:outInterface\|bcd3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735917 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd3\[1\] " "Latch OutputLogic:outInterface\|bcd3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd3\[2\] " "Latch OutputLogic:outInterface\|bcd3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd3\[3\] " "Latch OutputLogic:outInterface\|bcd3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd4\[0\] " "Latch OutputLogic:outInterface\|bcd4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd4\[1\] " "Latch OutputLogic:outInterface\|bcd4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd4\[2\] " "Latch OutputLogic:outInterface\|bcd4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd4\[3\] " "Latch OutputLogic:outInterface\|bcd4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735918 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd5\[0\] " "Latch OutputLogic:outInterface\|bcd5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735919 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd5\[1\] " "Latch OutputLogic:outInterface\|bcd5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735919 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd5\[2\] " "Latch OutputLogic:outInterface\|bcd5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735919 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputLogic:outInterface\|bcd5\[3\] " "Latch OutputLogic:outInterface\|bcd5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:Ctrl\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal Control:Ctrl\|WideNor0" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/Control.vhd" 313 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561653735919 ""}  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro_V3/VHDL/OutputLogic.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561653735919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561653740035 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561653748708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1561653748792 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1561653748792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561653749122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561653749122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3621 " "Implemented 3621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561653749504 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561653749504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3554 " "Implemented 3554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561653749504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561653749504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5102 " "Peak virtual memory: 5102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561653749538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 13:42:29 2019 " "Processing ended: Thu Jun 27 13:42:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561653749538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561653749538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561653749538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561653749538 ""}
