<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Alu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PSR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PSR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PSR.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PSRM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PSRM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PSRM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PSRM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSRM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PSRM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PSRM.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PSRM.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PSRM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PSRM_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PSRM_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSRM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PSRM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Procesador_2.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Procesador_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_PSR_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_PSR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_PSR_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_PSR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Procesador2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Procesador2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Tb_Procesador2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Procesador2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Procesador_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Procesador_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507852731" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507852731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508205507" xil_pn:in_ck="-5810854615494116428" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508205507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSRM.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Procesador_2.vhd"/>
      <outfile xil_pn:name="Rf.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tb_Alu.vhd"/>
      <outfile xil_pn:name="Tb_Im.vhd"/>
      <outfile xil_pn:name="Tb_MUX.vhd"/>
      <outfile xil_pn:name="Tb_PSR.vhd"/>
      <outfile xil_pn:name="Tb_Pc.vhd"/>
      <outfile xil_pn:name="Tb_Procesador2.vhd"/>
      <outfile xil_pn:name="Tb_Rf.vhd"/>
      <outfile xil_pn:name="Tb_SEU.vhd"/>
      <outfile xil_pn:name="Tb_Sumador.vhd"/>
      <outfile xil_pn:name="Tb_Uc.vhd"/>
      <outfile xil_pn:name="Uc.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508204876" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="647190466182368143" xil_pn:start_ts="1508204876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508204876" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3115990194913859409" xil_pn:start_ts="1508204876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508204730" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2064420189435083023" xil_pn:start_ts="1508204730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1508205512" xil_pn:in_ck="-5810854615494116428" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508205512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSRM.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Procesador_2.vhd"/>
      <outfile xil_pn:name="Rf.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tb_Alu.vhd"/>
      <outfile xil_pn:name="Tb_Im.vhd"/>
      <outfile xil_pn:name="Tb_MUX.vhd"/>
      <outfile xil_pn:name="Tb_PSR.vhd"/>
      <outfile xil_pn:name="Tb_Pc.vhd"/>
      <outfile xil_pn:name="Tb_Procesador2.vhd"/>
      <outfile xil_pn:name="Tb_Rf.vhd"/>
      <outfile xil_pn:name="Tb_SEU.vhd"/>
      <outfile xil_pn:name="Tb_Sumador.vhd"/>
      <outfile xil_pn:name="Tb_Uc.vhd"/>
      <outfile xil_pn:name="Uc.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508205518" xil_pn:in_ck="-5810854615494116428" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-733214726162294240" xil_pn:start_ts="1508205512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Procesador2_beh.prj"/>
      <outfile xil_pn:name="Tb_Procesador2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508205518" xil_pn:in_ck="-8021127253857622321" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4392327805894629875" xil_pn:start_ts="1508205518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tb_Procesador2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1508205598" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508205598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5908463793953804728" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2064420189435083023" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4793434591663129978" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210497" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6870934368329372825" xil_pn:start_ts="1508210497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508210795" xil_pn:in_ck="1309830854004792620" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-953744111006936788" xil_pn:start_ts="1508210766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="PSRM.ngr"/>
      <outfile xil_pn:name="Procesador_2.lso"/>
      <outfile xil_pn:name="Procesador_2.ngc"/>
      <outfile xil_pn:name="Procesador_2.ngr"/>
      <outfile xil_pn:name="Procesador_2.prj"/>
      <outfile xil_pn:name="Procesador_2.stx"/>
      <outfile xil_pn:name="Procesador_2.syr"/>
      <outfile xil_pn:name="Procesador_2.xst"/>
      <outfile xil_pn:name="Procesador_2_vhdl.prj"/>
      <outfile xil_pn:name="Procesador_2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508205655" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8012889159979581435" xil_pn:start_ts="1508205655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
