

================================================================
== Vivado HLS Report for 'Loop_Xpose_Row_Outer'
================================================================
* Date:           Wed May 26 18:08:29 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.01|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|    169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_290_p2                    |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_227_p2  |     +    |      0|  0|  15|           7|           1|
    |j_fu_233_p2                    |     +    |      0|  0|  13|           1|           4|
    |tmp_9_fu_279_p2                |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten_fu_221_p2     |   icmp   |      0|  0|   4|           7|           8|
    |tmp_s_fu_239_p2                |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |i_1_i_mid2_fu_245_p3           |  select  |      0|  0|   4|           1|           1|
    |tmp_3_mid2_v_fu_253_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  76|          36|          37|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_1_i_phi_fu_214_p4      |   9|          2|    4|          8|
    |i_1_i_reg_210            |   9|          2|    4|          8|
    |indvar_flatten_reg_188   |   9|          2|    7|         14|
    |j_0_i_phi_fu_203_p4      |   9|          2|    4|          8|
    |j_0_i_reg_199            |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  3|   0|    3|          0|
    |ap_done_reg                            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_3_mid2_v_reg_321  |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_3_reg_328         |  3|   0|    3|          0|
    |exitcond_flatten_reg_306               |  1|   0|    1|          0|
    |i_1_i_mid2_reg_315                     |  4|   0|    4|          0|
    |i_1_i_reg_210                          |  4|   0|    4|          0|
    |indvar_flatten_reg_188                 |  7|   0|    7|          0|
    |j_0_i_reg_199                          |  4|   0|    4|          0|
    |tmp_3_mid2_v_reg_321                   |  4|   0|    4|          0|
    |tmp_3_reg_328                          |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 41|   0|   41|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Xpose_Row_Outer | return value |
|row_outbuf_i_address0  | out |    6|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_q0        |  in |   16|  ap_memory |     row_outbuf_i     |     array    |
|col_inbuf_0_address0   | out |    3|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_ce0        | out |    1|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_we0        | out |    1|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_d0         | out |   16|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_1_address0   | out |    3|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_ce0        | out |    1|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_we0        | out |    1|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_d0         | out |   16|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_2_address0   | out |    3|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_ce0        | out |    1|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_we0        | out |    1|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_d0         | out |   16|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_3_address0   | out |    3|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_ce0        | out |    1|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_we0        | out |    1|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_d0         | out |   16|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_4_address0   | out |    3|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_ce0        | out |    1|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_we0        | out |    1|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_d0         | out |   16|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_5_address0   | out |    3|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_ce0        | out |    1|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_we0        | out |    1|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_d0         | out |   16|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_6_address0   | out |    3|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_ce0        | out |    1|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_we0        | out |    1|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_d0         | out |   16|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_7_address0   | out |    3|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_ce0        | out |    1|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_we0        | out |    1|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_d0         | out |   16|  ap_memory |      col_inbuf_7     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

