
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-PLJUDQE
Date:        Tue Jun 25 07:48:00 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log TOP_LVR_GEN3_CNTL_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr"

Running: synthesis in foreground



Running TOP_LVR_GEN3_CNTL_syn|synthesis


Running: compile (Compile) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:02 2019


Running: compile_flow (Compile Process) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:02 2019


Running: compiler (Compile Input) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:02 2019

Copied Z:\windows\LVR_firmware\synthesis\synwork\TOP_LVR_GEN3_CNTL_comp.srs to Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srs


compiler completed
# Tue Jun 25 07:48:05 2019

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:05 2019


multi_srs_gen completed
# Tue Jun 25 07:48:05 2019

Return Code: 0
Run Time:00h:00m:00s

Copied Z:\windows\LVR_firmware\synthesis\synwork\TOP_LVR_GEN3_CNTL_mult.srs to Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srs

Complete: Compile Process on TOP_LVR_GEN3_CNTL_syn|synthesis


Running: premap (Pre-mapping) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:05 2019


premap completed
# Tue Jun 25 07:48:08 2019

Return Code: 0
Run Time:00h:00m:03s

Complete: Compile on TOP_LVR_GEN3_CNTL_syn|synthesis


Running: map (Map) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:08 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Tue Jun 25 07:48:08 2019

Copied Z:\windows\LVR_firmware\synthesis\synwork\TOP_LVR_GEN3_CNTL_m.srm to Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srm


fpga_mapper completed with warnings
# Tue Jun 25 07:48:13 2019

Return Code: 1
Run Time:00h:00m:05s

Complete: Map on TOP_LVR_GEN3_CNTL_syn|synthesis

Complete: Logic Synthesis on TOP_LVR_GEN3_CNTL_syn|synthesis

TCL script complete: "TOP_LVR_GEN3_CNTL_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

