/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_SCH_ADV_CNTR_R_H__
#define __REGISTER_INCLUDES_SCH_ADV_CNTR_R_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class SchAdvCntrR : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum TmSchPipeRspecEnum {
    kEadvfcCtr,
    kIadvfcCtr
  };
  enum TmTopRspecEnum {
    kTmSchaTop,
    kTmSchbTop
  };
public:
  SchAdvCntrR(
      int chipNumber, TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec, TmSchPipeRspecEnum selector_tm_sch_pipe_rspec, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(selector_tm_top_rspec, index_tm_sch_pipe_rspec, selector_tm_sch_pipe_rspec), 4, false, write_callback, read_callback, std::string("SchAdvCntrR")+":"+boost::lexical_cast<std::string>(selector_tm_top_rspec) + "," + boost::lexical_cast<std::string>(index_tm_sch_pipe_rspec) + "," + boost::lexical_cast<std::string>(selector_tm_sch_pipe_rspec))
    {
    }
  SchAdvCntrR(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "SchAdvCntrR")
    {
    }
public:





  uint16_t &ctr16() { return ctr16_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = ctr16_;
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    ctr16_ = data;
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    ctr16_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchAdvCntrR") + ":\n";
    r += indent_string + "  " + std::string("ctr16") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(ctr16_) ) + "\n";
    all_zeros &= (0 == ctr16_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchAdvCntrR") + ":\n";
    r += indent_string + "  " + std::string("ctr16") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(ctr16_) ) + "\n";
    all_zeros &= (0 == ctr16_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint16_t ctr16_;
private:
  static int StartOffset(
      TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec, TmSchPipeRspecEnum selector_tm_sch_pipe_rspec
      ) {
    int offset=0;
    offset += 0x800000; // to get to tm_top
    switch (selector_tm_top_rspec) {
      case kTmSchaTop:
        offset += 0x180000; // to get to tm_scha_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        switch (selector_tm_sch_pipe_rspec) {
          case kEadvfcCtr:
            offset += 0x721c; // to get to eadvfc_ctr
            break;
          case kIadvfcCtr:
            offset += 0x7210; // to get to iadvfc_ctr
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kTmSchbTop:
        offset += 0x200000; // to get to tm_schb_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        switch (selector_tm_sch_pipe_rspec) {
          case kEadvfcCtr:
            offset += 0x721c; // to get to eadvfc_ctr
            break;
          case kIadvfcCtr:
            offset += 0x7210; // to get to iadvfc_ctr
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_SCH_ADV_CNTR_R_H__
