module counter_12(
    input rst_n,
    input clk,
    input valid_count,
    output reg [3:0] out
);

always @ (posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        out <= 4'b0000;  // Reset counter to 0 when rst_n is low
    end else if (valid_count) begin
        if (out == 4'd11) begin
            out <= 4'b0000;  // Wrap around to 0 when maximum count value is reached
        end else begin
            out <= out + 1;  // Increment counter when valid_count is high
        end
    end
end

endmodule