/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module FourBitBinaryCounter(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [3:0] q;
  reg [3:0] q;
  wire [3:0] _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  always @(posedge clk)
    if (reset) q[0] <= 1'h0;
    else q[0] <= _01_[0];
  always @(posedge clk)
    if (reset) q[1] <= 1'h0;
    else q[1] <= _02_[1];
  always @(posedge clk)
    if (reset) q[2] <= 1'h0;
    else q[2] <= _02_[2];
  always @(posedge clk)
    if (reset) q[3] <= 1'h0;
    else q[3] <= _02_[3];
  assign _01_[0] = ~q[0];
  assign _00_[1] = q[1] & q[0];
  assign _00_[2] = q[2] & _00_[1];
  assign _02_[1] = q[1] ^ q[0];
  assign _02_[2] = q[2] ^ _00_[1];
  assign _02_[3] = q[3] ^ _00_[2];
  assign _00_[0] = q[0];
  assign _01_[3:1] = q[3:1];
  assign _02_[0] = _01_[0];
endmodule
