{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446190444994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190444994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:34:04 2015 " "Processing started: Fri Oct 30 15:34:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190444994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446190444994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wm -c wm " "Command: quartus_map --read_settings_files=on --write_settings_files=off wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446190444994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446190445350 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "washingmachine_top.v(157) " "Verilog HDL Module Instantiation warning at washingmachine_top.v(157): ignored dangling comma in List of Port Connections" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1446190445419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washingmachine_top.v 1 1 " "Found 1 design units, including 1 entities, in source file washingmachine_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 washingmachine_top " "Found entity 1: washingmachine_top" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190445422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190445422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190445426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190445426 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "get_time get_time.v(6) " "Verilog Module Declaration warning at get_time.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"get_time\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190445431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_time.v 1 1 " "Found 1 design units, including 1 entities, in source file get_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_time " "Found entity 1: get_time" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190445431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190445431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_time.v 1 1 " "Found 1 design units, including 1 entities, in source file display_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_time " "Found entity 1: display_time" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190445435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190445435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "washingmachine_top " "Elaborating entity \"washingmachine_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446190445527 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "washingmachine_top.v(66) " "Verilog HDL Case Statement information at washingmachine_top.v(66): all case item expressions in this case statement are onehot" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1446190445530 "|washingmachine_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "washingmachine_top.v" "t" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190445532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_time get_time:g " "Elaborating entity \"get_time\" for hierarchy \"get_time:g\"" {  } { { "washingmachine_top.v" "g" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190445536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 get_time.v(18) " "Verilog HDL assignment warning at get_time.v(18): truncated value with size 16 to match size of target (4)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445537 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 get_time.v(19) " "Verilog HDL assignment warning at get_time.v(19): truncated value with size 16 to match size of target (8)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445537 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_second_p get_time.v(20) " "Verilog HDL Always Construct warning at get_time.v(20): variable \"o_second_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190445537 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_minute get_time.v(20) " "Verilog HDL Always Construct warning at get_time.v(20): variable \"o_minute\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190445537 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 get_time.v(20) " "Verilog HDL assignment warning at get_time.v(20): truncated value with size 16 to match size of target (8)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445537 "|washingmachine_top|get_time:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_time display_time:d " "Elaborating entity \"display_time\" for hierarchy \"display_time:d\"" {  } { { "washingmachine_top.v" "d" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190445539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(62) " "Verilog HDL assignment warning at display_time.v(62): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445541 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(66) " "Verilog HDL assignment warning at display_time.v(66): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445541 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(70) " "Verilog HDL assignment warning at display_time.v(70): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445541 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(74) " "Verilog HDL assignment warning at display_time.v(74): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190445541 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number display_time.v(82) " "Verilog HDL Always Construct warning at display_time.v(82): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190445542 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_time.v(82) " "Verilog HDL Case Statement warning at display_time.v(82): incomplete case statement has no default case item" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1446190445542 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_twinkle display_time.v(94) " "Verilog HDL Always Construct warning at display_time.v(94): variable \"i_twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190445542 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_1Hz display_time.v(97) " "Verilog HDL Always Construct warning at display_time.v(97): variable \"clk_1Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190445543 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg display_time.v(81) " "Verilog HDL Always Construct warning at display_time.v(81): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446190445543 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] display_time.v(81) " "Inferred latch for \"seg\[1\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445548 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] display_time.v(81) " "Inferred latch for \"seg\[2\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445548 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] display_time.v(81) " "Inferred latch for \"seg\[3\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445548 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] display_time.v(81) " "Inferred latch for \"seg\[4\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445549 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] display_time.v(81) " "Inferred latch for \"seg\[5\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445549 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] display_time.v(81) " "Inferred latch for \"seg\[6\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445549 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] display_time.v(81) " "Inferred latch for \"seg\[7\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190445549 "|washingmachine_top|display_time:d"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Mod0\"" {  } { { "get_time.v" "Mod0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Div0\"" {  } { { "get_time.v" "Div0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Mod1\"" {  } { { "display_time.v" "Mod1" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Div1\"" {  } { { "get_time.v" "Div1" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Div0\"" {  } { { "display_time.v" "Div0" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Mod0\"" {  } { { "display_time.v" "Mod0" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Div1\"" {  } { { "display_time.v" "Div1" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "get_time:g\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"get_time:g\|Mult0\"" {  } { { "get_time.v" "Mult0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446190447041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Mod0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Mod0 " "Instantiated megafunction \"get_time:g\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447088 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Div0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Div0 " "Instantiated megafunction \"get_time:g\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447397 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_time:d\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_time:d\|lpm_divide:Mod1\"" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_time:d\|lpm_divide:Mod1 " "Instantiated megafunction \"display_time:d\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447549 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Div1\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Div1 " "Instantiated megafunction \"get_time:g\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447681 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_time:d\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_time:d\|lpm_divide:Div0\"" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_time:d\|lpm_divide:Div0 " "Instantiated megafunction \"display_time:d\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447779 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190447862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190447862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_mult:Mult0 " "Instantiated megafunction \"get_time:g\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447934 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190447934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190447990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190448021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190448104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190448104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|altshift:external_latency_ffs get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190448121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[1\] " "Latch display_time:d\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448598 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[2\] " "Latch display_time:d\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448598 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[3\] " "Latch display_time:d\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448599 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[4\] " "Latch display_time:d\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448599 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[5\] " "Latch display_time:d\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448599 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[6\] " "Latch display_time:d\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[2\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[2\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448599 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[7\] " "Latch display_time:d\|seg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190448599 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190448599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446190448604 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446190448605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446190449157 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450348 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1446190450348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446190450641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190450641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1100 " "Implemented 1100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446190450792 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446190450792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1070 " "Implemented 1070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446190450792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446190450792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190450830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:34:10 2015 " "Processing ended: Fri Oct 30 15:34:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190450830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190450830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190450830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446190450830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446190451997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190451998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:34:11 2015 " "Processing started: Fri Oct 30 15:34:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190451998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1446190451998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wm -c wm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1446190451998 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1446190452099 ""}
{ "Info" "0" "" "Project  = wm" {  } {  } 0 0 "Project  = wm" 0 0 "Fitter" 0 0 1446190452100 ""}
{ "Info" "0" "" "Revision = wm" {  } {  } 0 0 "Revision = wm" 0 0 "Fitter" 0 0 1446190452100 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1446190452183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wm EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"wm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446190452199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190452258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190452259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446190452259 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446190452393 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1446190452406 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446190452732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446190452732 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446190452732 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2473 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190452735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2475 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190452735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190452735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2479 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190452735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2481 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446190452735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446190452735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446190452738 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446190453722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wm.sdc " "Synopsys Design Constraints File file not found: 'wm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446190453724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446190453724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1446190453736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446190453737 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1446190453738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""}  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 23 0 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2467 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190453792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:t\|clk_reg  " "Automatically promoted node timer:t\|clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""}  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 34 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|clk_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190453792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_time:d\|clk_50Hz  " "Automatically promoted node display_time:d\|clk_50Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|number\[2\] " "Destination node display_time:d\|number\[2\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|number[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|number\[3\] " "Destination node display_time:d\|number\[3\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|number[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_time:d\|clk_50Hz~0 " "Destination node display_time:d\|clk_50Hz~0" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 29 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|clk_50Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446190453792 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 29 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|clk_50Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190453792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_time:d\|Mux10~0  " "Automatically promoted node display_time:d\|Mux10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_time:d|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190453793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 212 (CLK11, DIFFCLK_4p)) " "Automatically promoted node rst_n~input (placed in PIN 212 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[12\] " "Destination node timer:t\|temp_time\[12\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[11\] " "Destination node timer:t\|temp_time\[11\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[10\] " "Destination node timer:t\|temp_time\[10\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[9\] " "Destination node timer:t\|temp_time\[9\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[8\] " "Destination node timer:t\|temp_time\[8\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[7\] " "Destination node timer:t\|temp_time\[7\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[6\] " "Destination node timer:t\|temp_time\[6\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[5\] " "Destination node timer:t\|temp_time\[5\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[4\] " "Destination node timer:t\|temp_time\[4\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:t\|temp_time\[3\] " "Destination node timer:t\|temp_time\[3\]" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 54 -1 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:t|temp_time[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446190453793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446190453793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446190453793 ""}  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 23 0 0 } } { "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 0 { 0 ""} 0 2468 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446190453793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446190454187 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446190454189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446190454189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446190454191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446190454193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446190454194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446190454194 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446190454195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446190454236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446190454238 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446190454238 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190454296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446190456055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190456772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446190456788 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446190458944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190458944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446190459444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/dt/FDU/eelab/wm/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446190462435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446190462435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190465015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446190465018 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446190465018 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.16 " "Total time spent on timing analysis during the Fitter is 1.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446190465049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446190465098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446190465678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446190465721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446190466073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446190466693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dt/FDU/eelab/wm/output_files/wm.fit.smsg " "Generated suppressed messages file C:/Users/dt/FDU/eelab/wm/output_files/wm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446190467400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190467933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:34:27 2015 " "Processing ended: Fri Oct 30 15:34:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190467933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190467933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190467933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446190467933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1446190468979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190468980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:34:28 2015 " "Processing started: Fri Oct 30 15:34:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190468980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1446190468980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wm -c wm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1446190468980 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1446190470301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1446190470351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190470841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:34:30 2015 " "Processing ended: Fri Oct 30 15:34:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190470841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190470841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190470841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1446190470841 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1446190471441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1446190471992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190471992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:34:31 2015 " "Processing started: Fri Oct 30 15:34:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190471992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446190471992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wm -c wm " "Command: quartus_sta wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446190471993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446190472091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446190472281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446190472281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446190472351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446190472351 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1446190472579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wm.sdc " "Synopsys Design Constraints File file not found: 'wm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1446190472652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446190472653 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:t\|clk_reg timer:t\|clk_reg " "create_clock -period 1.000 -name timer:t\|clk_reg timer:t\|clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_time:d\|clk_50Hz display_time:d\|clk_50Hz " "create_clock -period 1.000 -name display_time:d\|clk_50Hz display_time:d\|clk_50Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472659 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_time:d\|number\[1\] display_time:d\|number\[1\] " "create_clock -period 1.000 -name display_time:d\|number\[1\] display_time:d\|number\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1446190472860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472861 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446190472862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446190472872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446190472934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446190472934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.686 " "Worst-case setup slack is -78.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.686      -316.655 display_time:d\|clk_50Hz  " "  -78.686      -316.655 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.861      -192.027 timer:t\|clk_reg  " "   -5.861      -192.027 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.189      -280.698 clk  " "   -4.189      -280.698 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012        -5.887 display_time:d\|number\[1\]  " "   -1.012        -5.887 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190472937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.096 " "Worst-case hold slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096        -6.753 display_time:d\|number\[1\]  " "   -1.096        -6.753 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 clk  " "    0.161         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 display_time:d\|clk_50Hz  " "    0.455         0.000 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 timer:t\|clk_reg  " "    0.455         0.000 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190472945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190472949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190472952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -153.187 clk  " "   -3.000      -153.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -53.532 timer:t\|clk_reg  " "   -1.487       -53.532 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -14.870 display_time:d\|clk_50Hz  " "   -1.487       -14.870 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 display_time:d\|number\[1\]  " "    0.366         0.000 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190472955 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446190473608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446190473646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446190474406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446190474520 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446190474520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -71.918 " "Worst-case setup slack is -71.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -71.918      -289.179 display_time:d\|clk_50Hz  " "  -71.918      -289.179 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.374      -175.610 timer:t\|clk_reg  " "   -5.374      -175.610 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963      -250.140 clk  " "   -3.963      -250.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948        -5.449 display_time:d\|number\[1\]  " "   -0.948        -5.449 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190474526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.862 " "Worst-case hold slack is -0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862        -5.215 display_time:d\|number\[1\]  " "   -0.862        -5.215 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282         0.000 clk  " "    0.282         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 display_time:d\|clk_50Hz  " "    0.402         0.000 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 timer:t\|clk_reg  " "    0.403         0.000 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190474537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190474543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190474549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -153.187 clk  " "   -3.000      -153.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -53.532 timer:t\|clk_reg  " "   -1.487       -53.532 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -14.870 display_time:d\|clk_50Hz  " "   -1.487       -14.870 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336         0.000 display_time:d\|number\[1\]  " "    0.336         0.000 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190474555 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446190475235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446190475389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446190475389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.016 " "Worst-case setup slack is -33.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.016      -130.860 display_time:d\|clk_50Hz  " "  -33.016      -130.860 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855       -58.337 timer:t\|clk_reg  " "   -1.855       -58.337 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184       -65.186 clk  " "   -1.184       -65.186 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 display_time:d\|number\[1\]  " "    0.176         0.000 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190475398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.619 " "Worst-case hold slack is -0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619        -4.015 display_time:d\|number\[1\]  " "   -0.619        -4.015 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219        -0.219 clk  " "   -0.219        -0.219 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 display_time:d\|clk_50Hz  " "    0.187         0.000 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 timer:t\|clk_reg  " "    0.187         0.000 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190475411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190475420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446190475429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -109.931 clk  " "   -3.000      -109.931 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -36.000 timer:t\|clk_reg  " "   -1.000       -36.000 timer:t\|clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -10.000 display_time:d\|clk_50Hz  " "   -1.000       -10.000 display_time:d\|clk_50Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 display_time:d\|number\[1\]  " "    0.423         0.000 display_time:d\|number\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446190475438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446190476393 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446190476394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190476557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:34:36 2015 " "Processing ended: Fri Oct 30 15:34:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190476557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190476557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190476557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446190476557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446190477663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190477664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:34:37 2015 " "Processing started: Fri Oct 30 15:34:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190477664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446190477664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wm -c wm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446190477664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_8_1200mv_85c_slow.vo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_8_1200mv_85c_slow.vo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190478475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_8_1200mv_0c_slow.vo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_8_1200mv_0c_slow.vo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190478718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_min_1200mv_0c_fast.vo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_min_1200mv_0c_fast.vo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190478958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm.vo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm.vo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190479201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_8_1200mv_85c_v_slow.sdo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190479371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_8_1200mv_0c_v_slow.sdo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190479541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_min_1200mv_0c_v_fast.sdo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190479716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wm_v.sdo C:/Users/dt/FDU/eelab/wm/simulation/modelsim/ simulation " "Generated file wm_v.sdo in folder \"C:/Users/dt/FDU/eelab/wm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1446190479890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190479964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:34:39 2015 " "Processing ended: Fri Oct 30 15:34:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190479964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190479964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190479964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446190479964 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446190480587 ""}
