$date
	Sat Oct 22 23:25:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#345339
b11010 !
1"
#345342
b11010 &
b11010 %
1$
#345343
0"
#345346
b1101 &
b1101 %
#345350
b101000 &
b101000 %
#345354
b10100 &
b10100 %
#345358
b1010 &
b1010 %
#345362
b101 &
b101 %
#345366
b10000 &
b10000 %
#345370
b1000 &
b1000 %
#345374
b100 &
b100 %
#345378
b10 &
b10 %
#345382
b1 &
1#
b1 %
#345386
b0 &
b0 %
0#
0$
#1381939
b10000 !
1"
#1381942
b10000 &
b10000 %
1$
#1381943
0"
#1381946
b1000 &
b1000 %
#1381950
b100 &
b100 %
#1381954
b10 &
b10 %
#1381958
b1 &
1#
b1 %
#1381962
b0 &
b0 %
0#
0$
#2338213
b1000 !
1"
#2338214
b1000 &
b1000 %
1$
#2338215
0"
#2338218
b100 &
b100 %
#2338222
b10 &
b10 %
#2338226
b1 &
b1 %
1#
#2338230
b0 &
0#
b0 %
0$
#4500012
