SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/fan_controller.sv 
TOPLEVEL        = fan_controller
MODULE          = test_fan_controller
PYTHONPATH      = /src
HASH            = 3fc2715c617b5690a8db04c37411f3c2b1dd1795
IMPROVEMENTS = wires cells
CELLS = 310
WIRES = 255
PERCENT_WIRES    = 5
PERCENT_CELLS    = 10   
PERCENT_MEMORIES = 0
