	component UART_Demonstration is
		port (
			clk_clk               : in  std_logic := 'X'; -- clk
			pll_sys_locked_export : out std_logic;        -- export
			reset_reset_n         : in  std_logic := 'X'  -- reset_n
		);
	end component UART_Demonstration;

