Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\controller.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <controller>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" into library work
Parsing module <stall_handle>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\npc.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <npc>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mw.v" into library work
Parsing module <mw>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\ifu.v" into library work
Parsing module <ifu>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\grf.v" into library work
Parsing module <grf>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\fd.v" into library work
Parsing module <fd>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\ext.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <ext>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\em.v" into library work
Parsing module <em>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <dm>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\de.v" into library work
Parsing module <de>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\cmp.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <cmp>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\alu.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <alu>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" into library work
Parsing verilog file "def.v" included at line 2.
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 105: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 199: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 242: Port flush is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 264: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 317: Port rs is not connected to this instance

Elaborating module <mips>.
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 51: Assignment to EM_WE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 55: Assignment to EM_flush ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 47: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 79: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 109: Port rd is not connected to this instance

Elaborating module <stall_handle>.

Elaborating module <controller>.
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 81: Assignment to E_rs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 82: Assignment to E_rt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 111: Assignment to M_rs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 112: Assignment to M_rt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 114: Assignment to M_rc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\stall_handle.v" Line 115: Assignment to M_ic ignored, since the identifier is never used

Elaborating module <ifu>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\ifu.v" Line 34: Signal <ROM> in initial block is partially initialized.

Elaborating module <fd>.

Elaborating module <grf>.
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\grf.v" Line 56. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <cmp>.

Elaborating module <npc>.

Elaborating module <ext>.

Elaborating module <de>.

Elaborating module <alu>.

Elaborating module <em>.

Elaborating module <dm>.
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 64. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 70. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 72. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 79. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 81. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 83. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 85. $display  32'b................................ 32'b................................ 32'b................................
"D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 90. $display  32'b................................ 32'b................................ 32'b................................
ERROR:HDLCompiler:1511 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 33: Mix of blocking and non-blocking assignments to variable <RAM> is not a recommended coding practice.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1511"
Module dm remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\dm.v" Line 22: Empty module <dm> remains a black box.

Elaborating module <mw>.
WARNING:HDLCompiler:552 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P5v0\mips.v" Line 242: Input port flush is not connected on this instance
--> 

Total memory usage is 8136156 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

