{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715842282397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715842282400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 18:51:22 2024 " "Processing started: Thu May 16 18:51:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715842282400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842282400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReCOP -c ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842282400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715842283177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715842283177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288389 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288419 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/regfile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288450 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288511 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288549 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288584 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288643 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288671 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288700 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288732 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReCOP " "Found entity 1: ReCOP" {  } { { "ReCOP.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/ReCOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behaviour " "Found design unit 1: program_counter-behaviour" {  } { { "program_counter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/program_counter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288801 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "H:/COMPSYS701_lab/701_project/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behaviour " "Found design unit 1: reg_32-behaviour" {  } { { "reg_32.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288834 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/instruction_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288866 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/instruction_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "Max.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Max.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Max.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behaviour " "Found design unit 1: reg_16-behaviour" {  } { { "reg_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288927 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288955 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/program_counter_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/program_counter_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_testbench " "Found entity 1: program_counter_testbench" {  } { { "test/program_counter_testbench.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/test/program_counter_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842288983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842288983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_register-behaviour " "Found design unit 1: address_register-behaviour" {  } { { "address_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/address_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289011 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_register " "Found entity 1: address_register" {  } { { "address_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/address_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-behaviour " "Found design unit 1: MUX4_16-behaviour" {  } { { "Mux4_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux4_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16 " "Found entity 1: Mux4_16" {  } { { "Mux4_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux4_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_16-behaviour " "Found design unit 1: Mux2_16-behaviour" {  } { { "Mux2_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux2_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_16 " "Found entity 1: Mux2_16" {  } { { "Mux2_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux2_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_16-behaviour " "Found design unit 1: Mux3_16-behaviour" {  } { { "Mux3_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux3_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_16 " "Found entity 1: Mux3_16" {  } { { "Mux3_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/Mux3_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "present_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file present_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 present_register-behaviour " "Found design unit 1: present_register-behaviour" {  } { { "present_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/present_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289140 ""} { "Info" "ISGN_ENTITY_NAME" "1 present_register " "Found entity 1: present_register" {  } { { "present_register.vhd" "" { Text "H:/COMPSYS701_lab/701_project/present_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/fetch_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test/fetch_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "test/Fetch_testbench.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/test/Fetch_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP1-behaviour " "Found design unit 1: OP1-behaviour" {  } { { "OP1.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289199 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP1 " "Found entity 1: OP1" {  } { { "OP1.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP2-behaviour " "Found design unit 1: OP2-behaviour" {  } { { "OP2.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289224 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP2 " "Found entity 1: OP2" {  } { { "OP2.vhd" "" { Text "H:/COMPSYS701_lab/701_project/OP2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_with_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_with_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_with_control " "Found entity 1: fetch_with_control" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715842289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch_with_control " "Elaborating entity \"fetch_with_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715842289393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst63 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst63\"" {  } { { "fetch_with_control.bdf" "inst63" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 400 344 624 960 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289431 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Op1_write control_unit.vhd(42) " "VHDL Signal Declaration warning at control_unit.vhd(42): used implicit default value for signal \"Op1_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715842289431 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Op2_write control_unit.vhd(43) " "VHDL Signal Declaration warning at control_unit.vhd(43): used implicit default value for signal \"Op2_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715842289433 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_in control_unit.vhd(71) " "VHDL Process Statement warning at control_unit.vhd(71): signal \"reset_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715842289433 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode control_unit.vhd(167) " "VHDL Process Statement warning at control_unit.vhd(167): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715842289433 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode control_unit.vhd(257) " "VHDL Process Statement warning at control_unit.vhd(257): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715842289433 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_out control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"reset_out\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289433 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_write control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"pc_write\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289434 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_mux_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"pc_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289434 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_write control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"ir_write\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "check_AM control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"check_AM\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_input_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"rf_input_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_init control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"reg_init\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_r control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"ld_r\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dprr_res control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"dprr_res\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289435 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dprr_res_reg control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"dprr_res_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dprr_wren control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"dprr_wren\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op1_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"alu_op1_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op2_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"alu_op2_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_z_flag control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"clr_z_flag\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dpcr_wr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"dpcr_wr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289436 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sop_wr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"sop_wr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq_wr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"irq_wr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq_clr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"irq_clr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_wren control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"result_wren\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "present_wr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"present_wr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_wr control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"reg_wr\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_mux_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"addr_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289437 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_reset control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"addr_reset\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux3_16_sel control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"mux3_16_sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_en control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"wr_en\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_operation control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"alu_operation\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op1_mux_select control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"Op1_mux_select\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op2_mux_select control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"Op2_mux_select\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715842289439 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2_mux_select\[0\] control_unit.vhd(67) " "Inferred latch for \"Op2_mux_select\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2_mux_select\[1\] control_unit.vhd(67) " "Inferred latch for \"Op2_mux_select\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1_mux_select\[0\] control_unit.vhd(67) " "Inferred latch for \"Op1_mux_select\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1_mux_select\[1\] control_unit.vhd(67) " "Inferred latch for \"Op1_mux_select\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[0\] control_unit.vhd(67) " "Inferred latch for \"alu_operation\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[1\] control_unit.vhd(67) " "Inferred latch for \"alu_operation\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[2\] control_unit.vhd(67) " "Inferred latch for \"alu_operation\[2\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.T4 control_unit.vhd(67) " "Inferred latch for \"next_state.T4\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289441 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.T3 control_unit.vhd(67) " "Inferred latch for \"next_state.T3\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289442 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.T2 control_unit.vhd(67) " "Inferred latch for \"next_state.T2\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289442 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.T1_2 control_unit.vhd(67) " "Inferred latch for \"next_state.T1_2\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289442 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.T1 control_unit.vhd(67) " "Inferred latch for \"next_state.T1\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.init control_unit.vhd(67) " "Inferred latch for \"next_state.init\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.vhd(67) " "Inferred latch for \"wr_en\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3_16_sel\[0\] control_unit.vhd(67) " "Inferred latch for \"mux3_16_sel\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux3_16_sel\[1\] control_unit.vhd(67) " "Inferred latch for \"mux3_16_sel\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reset control_unit.vhd(67) " "Inferred latch for \"addr_reset\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mux_sel\[0\] control_unit.vhd(67) " "Inferred latch for \"addr_mux_sel\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mux_sel\[1\] control_unit.vhd(67) " "Inferred latch for \"addr_mux_sel\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289443 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr control_unit.vhd(67) " "Inferred latch for \"reg_wr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_wr control_unit.vhd(67) " "Inferred latch for \"present_wr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_wren control_unit.vhd(67) " "Inferred latch for \"result_wren\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq_clr control_unit.vhd(67) " "Inferred latch for \"irq_clr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq_wr control_unit.vhd(67) " "Inferred latch for \"irq_wr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sop_wr control_unit.vhd(67) " "Inferred latch for \"sop_wr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_wr control_unit.vhd(67) " "Inferred latch for \"dpcr_wr\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_z_flag control_unit.vhd(67) " "Inferred latch for \"clr_z_flag\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op2_sel control_unit.vhd(67) " "Inferred latch for \"alu_op2_sel\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op1_sel\[0\] control_unit.vhd(67) " "Inferred latch for \"alu_op1_sel\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op1_sel\[1\] control_unit.vhd(67) " "Inferred latch for \"alu_op1_sel\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289444 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dprr_wren control_unit.vhd(67) " "Inferred latch for \"dprr_wren\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289445 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dprr_res_reg control_unit.vhd(67) " "Inferred latch for \"dprr_res_reg\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289445 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dprr_res control_unit.vhd(67) " "Inferred latch for \"dprr_res\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_r control_unit.vhd(67) " "Inferred latch for \"ld_r\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_init control_unit.vhd(67) " "Inferred latch for \"reg_init\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel\[0\] control_unit.vhd(67) " "Inferred latch for \"rf_input_sel\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel\[1\] control_unit.vhd(67) " "Inferred latch for \"rf_input_sel\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel\[2\] control_unit.vhd(67) " "Inferred latch for \"rf_input_sel\[2\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_AM control_unit.vhd(67) " "Inferred latch for \"check_AM\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_write control_unit.vhd(67) " "Inferred latch for \"ir_write\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_sel\[0\] control_unit.vhd(67) " "Inferred latch for \"pc_mux_sel\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289446 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_sel\[1\] control_unit.vhd(67) " "Inferred latch for \"pc_mux_sel\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289447 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_write control_unit.vhd(67) " "Inferred latch for \"pc_write\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289447 "|fetch_with_control|control_unit:inst63"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_out control_unit.vhd(67) " "Inferred latch for \"reset_out\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842289447 "|fetch_with_control|control_unit:inst63"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst6 " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst6\"" {  } { { "fetch_with_control.bdf" "inst6" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 192 1192 1392 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 instruction_register:inst6\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"instruction_register:inst6\|reg_16:IR\"" {  } { { "instruction_register.vhd" "IR" { Text "H:/COMPSYS701_lab/701_project/instruction_register.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289623 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_counter reg_16.vhd(14) " "VHDL Signal Declaration warning at reg_16.vhd(14): used implicit default value for signal \"pc_counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reg_16.vhd" "" { Text "H:/COMPSYS701_lab/701_project/reg_16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715842289651 "|fetch_with_control|instruction_register:inst6|reg_16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst3 " "Elaborating entity \"memory\" for hierarchy \"memory:inst3\"" {  } { { "fetch_with_control.bdf" "inst3" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 192 816 1064 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "fetch_with_control.bdf" "inst" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 192 288 512 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_16 program_counter:inst\|Mux4_16:PC_Mux_16 " "Elaborating entity \"Mux4_16\" for hierarchy \"program_counter:inst\|Mux4_16:PC_Mux_16\"" {  } { { "program_counter.vhd" "PC_Mux_16" { Text "H:/COMPSYS701_lab/701_project/program_counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842289753 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:inst3\|memory " "RAM logic \"memory:inst3\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Selected VHDL source design files/memory_model.vhd" "memory" { Text "H:/COMPSYS701_lab/701_project/Selected VHDL source design files/memory_model.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715842290602 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715842290602 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "29 64 0 1 1 " "29 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "35 63 " "Addresses ranging from 35 to 63 are not initialized" {  } { { "H:/COMPSYS701_lab/701_project/db/ReCOP.ram0_memory_e411fb78.hdl.mif" "" { Text "H:/COMPSYS701_lab/701_project/db/ReCOP.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1715842290651 ""}  } { { "H:/COMPSYS701_lab/701_project/db/ReCOP.ram0_memory_e411fb78.hdl.mif" "" { Text "H:/COMPSYS701_lab/701_project/db/ReCOP.ram0_memory_e411fb78.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1715842290651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715842290836 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:inst63\|pc_write control_unit:inst63\|ir_write " "Duplicate LATCH primitive \"control_unit:inst63\|pc_write\" merged with LATCH primitive \"control_unit:inst63\|ir_write\"" {  } { { "control_unit.vhd" "" { Text "H:/COMPSYS701_lab/701_project/control_unit.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715842290910 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715842290910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_mux_sel\[1\] GND " "Pin \"pc_mux_sel\[1\]\" is stuck at GND" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 504 1128 1304 520 "pc_mux_sel\[1..0\]" "" } { 496 984 1128 513 "pc_mux_sel\[1..0\]" "" } { 240 152 288 257 "pc_mux_sel\[1..0\]" "" } { 448 624 721 465 "pc_mux_sel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715842290933 "|fetch_with_control|pc_mux_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_mux_sel\[0\] GND " "Pin \"pc_mux_sel\[0\]\" is stuck at GND" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 504 1128 1304 520 "pc_mux_sel\[1..0\]" "" } { 496 984 1128 513 "pc_mux_sel\[1..0\]" "" } { 240 152 288 257 "pc_mux_sel\[1..0\]" "" } { 448 624 721 465 "pc_mux_sel\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715842290933 "|fetch_with_control|pc_mux_sel[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715842290933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715842290978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715842292455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715842292455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[15\] " "No output dependent on input pin \"present_out\[15\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[14\] " "No output dependent on input pin \"present_out\[14\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[13\] " "No output dependent on input pin \"present_out\[13\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[12\] " "No output dependent on input pin \"present_out\[12\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[11\] " "No output dependent on input pin \"present_out\[11\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[10\] " "No output dependent on input pin \"present_out\[10\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[9\] " "No output dependent on input pin \"present_out\[9\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[8\] " "No output dependent on input pin \"present_out\[8\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[7\] " "No output dependent on input pin \"present_out\[7\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[6\] " "No output dependent on input pin \"present_out\[6\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[5\] " "No output dependent on input pin \"present_out\[5\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[4\] " "No output dependent on input pin \"present_out\[4\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[3\] " "No output dependent on input pin \"present_out\[3\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[2\] " "No output dependent on input pin \"present_out\[2\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[1\] " "No output dependent on input pin \"present_out\[1\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "present_out\[0\] " "No output dependent on input pin \"present_out\[0\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 312 -24 152 328 "present_out" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|present_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[15\] " "No output dependent on input pin \"rx\[15\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[14\] " "No output dependent on input pin \"rx\[14\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[13\] " "No output dependent on input pin \"rx\[13\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[12\] " "No output dependent on input pin \"rx\[12\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[11\] " "No output dependent on input pin \"rx\[11\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[10\] " "No output dependent on input pin \"rx\[10\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[9\] " "No output dependent on input pin \"rx\[9\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[8\] " "No output dependent on input pin \"rx\[8\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[7\] " "No output dependent on input pin \"rx\[7\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[6\] " "No output dependent on input pin \"rx\[6\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[5\] " "No output dependent on input pin \"rx\[5\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[4\] " "No output dependent on input pin \"rx\[4\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[3\] " "No output dependent on input pin \"rx\[3\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[2\] " "No output dependent on input pin \"rx\[2\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[1\] " "No output dependent on input pin \"rx\[1\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx\[0\] " "No output dependent on input pin \"rx\[0\]\"" {  } { { "fetch_with_control.bdf" "" { Schematic "H:/COMPSYS701_lab/701_project/fetch_with_control.bdf" { { 264 -24 152 280 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715842293315 "|fetch_with_control|rx[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715842293315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715842293326 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715842293326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715842293326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715842293326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715842293518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 18:51:33 2024 " "Processing ended: Thu May 16 18:51:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715842293518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715842293518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715842293518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715842293518 ""}
