INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/feliks/Vivado/mock_photon_signal/mock_photon_signal.srcs/sources_1/new/mock_photon_signal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mock_photon_signal
WARNING: [VRFC 10-3676] redeclaration of ansi port 'photon_signal' is not allowed [/home/feliks/Vivado/mock_photon_signal/mock_photon_signal.srcs/sources_1/new/mock_photon_signal.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/feliks/Vivado/mock_photon_signal/mock_photon_signal.srcs/sim_1/new/mock_photon_signal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mock_photon_signal_tb
