$date
	Thu Mar 20 13:09:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part2_TB $end
$var wire 1 ! output1 $end
$var reg 4 " count [3:0] $end
$var reg 1 # input1 $end
$var reg 1 $ input2 $end
$var reg 1 % input3 $end
$var reg 1 & input4 $end
$var reg 2 ' select [1:0] $end
$scope module instantiate_mux4 $end
$var wire 2 ( s [1:0] $end
$var wire 1 # u $end
$var wire 1 $ v $end
$var wire 1 % w $end
$var wire 1 & x $end
$var wire 1 ) t2 $end
$var wire 1 * t1 $end
$var wire 1 ! m $end
$scope module mux1 $end
$var wire 1 * m $end
$var wire 1 + s $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$scope module mux2 $end
$var wire 1 ) m $end
$var wire 1 , s $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$scope module mux3 $end
$var wire 1 ! m $end
$var wire 1 - s $end
$var wire 1 * x $end
$var wire 1 ) y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
1*
0)
b0 (
b0 '
0&
0%
0$
1#
b0 "
1!
$end
#50000
0!
0*
1+
1,
b1 '
b1 (
b1 "
#100000
1*
0+
0,
1-
b10 '
b10 (
b10 "
#150000
0*
1+
1,
b11 '
b11 (
b11 "
#200000
0!
0*
0+
0,
0-
b0 '
b0 (
1$
0#
b100 "
#250000
1!
1*
1+
1,
b1 '
b1 (
b101 "
#300000
0!
0*
0+
0,
1-
b10 '
b10 (
b110 "
#350000
1*
1+
1,
b11 '
b11 (
b111 "
#400000
1)
0*
0+
0,
0-
b0 '
b0 (
1%
0$
b1000 "
#450000
0)
1+
1,
b1 '
b1 (
b1001 "
#500000
1!
1)
0+
0,
1-
b10 '
b10 (
b1010 "
