# Dataset
This repo contains circuit functionality learning dataset download instructions and documentation.

This dataset is made from open-source logic synthesis tool [ABC](https://github.com/berkeley-abc/abc) and [Yosys](https://github.com/YosysHQ/yosys).

<table>
    <tr>
        <td>Input Width</td>
        <td>Replacement Ratio</td>
        <td></td>
        <td></td>
        <td></td>
        <td></td>
    </tr>
    <tr>
        <td></td>
        <td>10%</td>
        <td>20%</td>
        <td>30%</td>
        <td>50%</td>
        <td>total</td>
    </tr>
    <tr>
        <td>4</td>
        <td>5666</td>
        <td>5548</td>
        <td>4302</td>
        <td>3924</td>
        <td>19440</td>
    </tr>
    <tr>
        <td>5</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>800000</td>
    </tr>
    <tr>
        <td>6</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>800000</td>
    </tr>
    <tr>
        <td>7</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>200000</td>
        <td>800000</td>
    </tr>
    <tr>
        <td>total</td>
        <td>605666</td>
        <td>605548</td>
        <td>604302</td>
        <td>603924</td>
        <td>2419440</td>
    </tr>
</table>

## Raw AIG Download

You can now download our raw AIG data from the following link: (7-zipped ~500MB)


The archive contains:

* The netlists of a large amount of syntheic truthtables with the input width ranges from 4 to 7.



