# REQUIRES: riscv-rvv
# RUN: llvm-snippy %s  -dump-memory-accesses=%t
# RUN: cat %t |& FileCheck %s --check-prefix=POSITIVE-CHECK
# RUN: cat %t |& FileCheck %s --check-prefix=NEGATIVE-CHECK

# NEGATIVE-CHECK-NOT:  0x80004
# NEGATIVE-CHECK-NOT:  0x80002

# POSITIVE-CHECK:      0x80005

riscv-vector-unit:
  mode-distribution:
    VM:
      - [all_ones, 1.0]
    VL:
      - [vlmax, 1.0]
    VXRM:
      rnu: 1.0
      rne: 1.0
      rdn: 1.0
      ron: 1.0
    VTYPE:
      VMA:
        mu: 1.0
      VTA:
        tu: 1.0
      SEW:
        sew_32: 1.0
      LMUL:
        m1: 1.0

access-ranges:
    - start: 0x80002000
      size: 0x1000
      stride: 8
      first-offset: 4
      last-offset: 6
      access-size: 11
    - start: 0x80004000
      size: 0x200
      stride: 8
      first-offset: 4
      last-offset: 6
      access-size: 2
# VLOX instruction accesses 3 elements in raw. Each element is 4 bytes long,
#   therefore, there is only one scheme which is sutable
    - start: 0x80005000
      size: 0x200
      stride: 8
      first-offset: 4
      last-offset: 6
      access-size: 12

sections:
    - no:        0
      VMA:       0x2000000
      SIZE:      0x1000000
      LMA:       0x2000000
      ACCESS:    r
    - no:        1
      VMA:       0x0002000
      SIZE:      0x1000000
      LMA:       0x0002000
      ACCESS:    rx
    - no:        2
      VMA:       0x80000000
      SIZE:      0x00400000
      LMA:       0x80000000
      ACCESS:    rw

histogram:
    - [VLOXSEG3EI32_V, 1.0]
    - [VSETIVLI, 1.0]

options:
  march: riscv64-linux-gnu
  mattr: +v
  num-instrs: 200