===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.7179 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6640 ( 15.7%)    3.6640 ( 18.6%)  FIR Parser
    6.6952 ( 28.6%)    4.8484 ( 24.6%)  'firrtl.circuit' Pipeline
    1.2468 (  5.3%)    0.6238 (  3.2%)    'firrtl.module' Pipeline
    1.0726 (  4.6%)    0.5391 (  2.7%)      CSE
    0.0011 (  0.0%)    0.0008 (  0.0%)        (A) DominanceInfo
    0.1707 (  0.7%)    0.0872 (  0.4%)      LowerCHIRRTLPass
    0.1297 (  0.6%)    0.1297 (  0.7%)    InferWidths
    0.4540 (  1.9%)    0.4540 (  2.3%)    InferResets
    0.0440 (  0.2%)    0.0440 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0410 (  0.2%)    0.0410 (  0.2%)    PrefixModules
    0.3528 (  1.5%)    0.3528 (  1.8%)    LowerFIRRTLTypes
    1.6963 (  7.3%)    0.8482 (  4.3%)    'firrtl.module' Pipeline
    0.5674 (  2.4%)    0.2917 (  1.5%)      ExpandWhens
    0.0163 (  0.1%)    0.0093 (  0.0%)      RemoveResets
    1.1077 (  4.7%)    0.5610 (  2.8%)      Canonicalizer
    0.2148 (  0.9%)    0.2148 (  1.1%)    Inliner
    1.5304 (  6.5%)    1.5304 (  7.8%)    IMConstProp
    0.0413 (  0.2%)    0.0413 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0006 (  0.0%)    0.0006 (  0.0%)    BlackBoxReader
    0.7512 (  3.2%)    0.3756 (  1.9%)    'firrtl.module' Pipeline
    0.7492 (  3.2%)    0.3747 (  1.9%)      Canonicalizer
    0.1560 (  0.7%)    0.1560 (  0.8%)    CreateSiFiveMetadata
    0.1165 (  0.5%)    0.1165 (  0.6%)    EmitOMIR
    0.0391 (  0.2%)    0.0391 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.0644 (  4.6%)    1.0644 (  5.4%)  LowerFIRRTLToHW
    0.2718 (  1.2%)    0.2718 (  1.4%)  HWMemSimImpl
    3.6265 ( 15.5%)    1.8140 (  9.2%)  'hw.module' Pipeline
    0.3548 (  1.5%)    0.1909 (  1.0%)    HWCleanup
    0.7400 (  3.2%)    0.3818 (  1.9%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.1127 (  9.0%)    1.0679 (  5.4%)    Canonicalizer
    0.0130 (  0.1%)    0.0067 (  0.0%)    HWLegalizeModules
    0.3964 (  1.7%)    0.2082 (  1.1%)    PrettifyVerilog
    8.0475 ( 34.4%)    8.0475 ( 40.8%)  ExportVerilog
    0.0051 (  0.0%)    0.0051 (  0.0%)  Rest
   23.3773 (100.0%)   19.7179 (100.0%)  Total

{
  totalTime: 19.754,
  maxMemory: 826064896
}
