{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677478818088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478818088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:20:17 2023 " "Processing started: Mon Feb 27 14:20:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478818088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478818088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478818088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677478818451 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1677478818451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "rtl/GPIO.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cortexm0_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cortexm0_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM0_SoC " "Found entity 1: CortexM0_SoC" {  } { { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style rtl/Block_RAM.v(12) " "Unrecognized synthesis attribute \"ram_style\" at rtl/Block_RAM.v(12)" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/block_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_RAM " "Found entity 1: Block_RAM" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_slavemux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_slavemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_SlaveMUX " "Found entity 1: AHBlite_SlaveMUX" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Interconnect " "Found entity 1: AHBlite_Interconnect" {  } { { "rtl/AHBlite_Interconnect.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_GPIO " "Found entity 1: AHBlite_GPIO" {  } { { "rtl/AHBlite_GPIO.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Decoder " "Found entity 1: AHBlite_Decoder" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_block_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Block_RAM " "Found entity 1: AHBlite_Block_RAM" {  } { { "rtl/AHBlite_Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Block_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478829509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478829509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM0_SoC " "Elaborating entity \"CortexM0_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677478829628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"cortexm0ds_logic:u_logic\"" {  } { { "rtl/CortexM0_SoC.v" "u_logic" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K5epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"K5epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H6epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"H6epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E7epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"E7epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"B8epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"Y8epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V9epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"V9epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Saepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829676 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pbepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Pbepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mcepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Mcepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jdepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Jdepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Heepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Heepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ffepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Ffepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dgepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Dgepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Bhepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Zhepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xiepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Xiepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vjepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Vjepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tkepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Tkepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rlepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Rlepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pmepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Pmepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nnepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Nnepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Loepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jpepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Jpepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hqepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Hqepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Frepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Frepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dsepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Dsepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Btepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Btepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ztepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Ztepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xuepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Xuepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vvepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Vvepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Twepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829677 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rxepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Rxepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pyepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Pyepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nzepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Nzepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L0fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"L0fpw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "J1fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"J1fpw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm0ds_logic.v(3109) " "Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10)" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478829678 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Interconnect AHBlite_Interconnect:Interconncet " "Elaborating entity \"AHBlite_Interconnect\" for hierarchy \"AHBlite_Interconnect:Interconncet\"" {  } { { "rtl/CortexM0_SoC.v" "Interconncet" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Decoder AHBlite_Interconnect:Interconncet\|AHBlite_Decoder:Decoder " "Elaborating entity \"AHBlite_Decoder\" for hierarchy \"AHBlite_Interconnect:Interconncet\|AHBlite_Decoder:Decoder\"" {  } { { "rtl/AHBlite_Interconnect.v" "Decoder" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(47) " "Verilog HDL assignment warning at AHBlite_Decoder.v(47): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478829683 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(71) " "Verilog HDL assignment warning at AHBlite_Decoder.v(71): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478829683 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(77) " "Verilog HDL assignment warning at AHBlite_Decoder.v(77): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478829683 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_SlaveMUX AHBlite_Interconnect:Interconncet\|AHBlite_SlaveMUX:SlaveMUX " "Elaborating entity \"AHBlite_SlaveMUX\" for hierarchy \"AHBlite_Interconnect:Interconncet\|AHBlite_SlaveMUX:SlaveMUX\"" {  } { { "rtl/AHBlite_Interconnect.v" "SlaveMUX" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829684 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(55) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(55): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478829685 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(71) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(71): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478829685 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(87) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(87): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478829685 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Block_RAM AHBlite_Block_RAM:RAMCODE_Interface " "Elaborating entity \"AHBlite_Block_RAM\" for hierarchy \"AHBlite_Block_RAM:RAMCODE_Interface\"" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_Interface" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en AHBlite_Block_RAM.v(32) " "Verilog HDL or VHDL warning at AHBlite_Block_RAM.v(32): object \"read_en\" assigned a value but never read" {  } { { "rtl/AHBlite_Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Block_RAM.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478829687 "|CortexM0_SoC|AHBlite_Block_RAM:RAMCODE_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_GPIO AHBlite_GPIO:GPIO_Interface " "Elaborating entity \"AHBlite_GPIO\" for hierarchy \"AHBlite_GPIO:GPIO_Interface\"" {  } { { "rtl/CortexM0_SoC.v" "GPIO_Interface" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_RAM Block_RAM:RAM_CODE " "Elaborating entity \"Block_RAM\" for hierarchy \"Block_RAM:RAM_CODE\"" {  } { { "rtl/CortexM0_SoC.v" "RAM_CODE" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478829690 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 4095 Block_RAM.v(15) " "Verilog HDL warning at Block_RAM.v(15): number of words (20) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1677478830460 "|CortexM0_SoC|Block_RAM:RAM_CODE"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Block_RAM.v(14) " "Verilog HDL warning at Block_RAM.v(14): initial value for variable mem should be constant" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1677478830460 "|CortexM0_SoC|Block_RAM:RAM_CODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478830512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478830513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Instantiated megafunction \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478830513 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677478830513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3h1 " "Found entity 1: altsyncram_c3h1" {  } { { "db/altsyncram_c3h1.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/altsyncram_c3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478830567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478830567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3h1 Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_c3h1:auto_generated " "Elaborating entity \"altsyncram_c3h1\" for hierarchy \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_c3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478830567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO\"" {  } { { "rtl/CortexM0_SoC.v" "GPIO" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478831092 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838836 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838836 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838836 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838836 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478838836 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838842 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478838842 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478838858 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478838866 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478838866 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm0ds_logic:u_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm0ds_logic:u_logic\|Mult0\"" {  } { { "rtl/cortexm0ds_logic.v" "Mult0" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478852761 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677478852761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\"" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478852801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478852801 ""}  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677478852801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478852853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478852853 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } } { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478852942 "|CortexM0_SoC|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } } { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478852942 "|CortexM0_SoC|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1677478852942 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1677478852942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677478853302 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1677478853357 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1677478853357 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17350 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17338 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1590 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17368 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1608 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17605 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18607 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17259 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17729 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17955 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17961 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1594 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18549 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17793 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17846 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18699 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18632 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18690 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1601 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17876 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18655 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18724 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18561 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17611 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1645 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18060 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18669 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17213 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18662 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18683 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18676 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17442 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17655 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17417 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1589 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18555 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18447 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18453 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18459 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18465 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18085 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19901 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18471 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18477 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18483 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18489 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18495 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18501 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19782 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18507 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18513 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18519 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19734 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19926 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19741 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18525 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17716 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18531 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18537 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18543 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1690 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17475 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17238 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1625 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18645 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18718 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1622 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677478853412 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677478853413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677478858418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677478865816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677478866433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478866433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6440 " "Implemented 6440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677478866855 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677478866855 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1677478866855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6358 " "Implemented 6358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677478866855 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677478866855 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677478866855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677478866855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5217 " "Peak virtual memory: 5217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478866894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:21:06 2023 " "Processing ended: Mon Feb 27 14:21:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478866894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478866894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478866894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478866894 ""}
