###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 13:54:23 2015
#  Design:            spc2
#  Command:           timeDesign -prePlace -expandedViews
###############################################################
Path 1: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-----------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-----------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.329 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.197
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.703
- Arrival Time                  0.374
= Slack Time                  124.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  124.329 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  124.329 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.374 |   0.374 |  124.703 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3 | 0.000 |   0.374 |  124.703 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.671 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.671 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.671 | 
     +-------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        125.000
- Setup                         0.188
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.712
- Arrival Time                  0.349
= Slack Time                  124.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  124.363 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  124.363 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1 | 0.349 |   0.349 |  124.712 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3 | 0.000 |   0.349 |  124.712 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.637 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.000 | 125.000 |    0.637 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 0.000 | 125.000 |    0.637 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.000 | 125.000 |    0.637 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.216
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.684
- Arrival Time                  1.724
= Slack Time                  247.960
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |   0.000 |  247.960 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.000 |   0.000 |  247.960 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.409 |   0.409 |  248.369 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.409 |  248.369 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.209 |   0.618 |  248.578 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.618 |  248.578 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.489 |   1.107 |  249.067 | 
     | g144/A          |   ^   | n_2      | INVXL  | 0.000 |   1.107 |  249.067 | 
     | g144/Q          |   v   | n_4      | INVXL  | 0.048 |   1.155 |  249.115 | 
     | g143/A          |   v   | n_4      | NOR2XL | 0.000 |   1.155 |  249.115 | 
     | g143/Q          |   ^   | n_5      | NOR2XL | 0.341 |   1.496 |  249.456 | 
     | g139/B          |   ^   | n_5      | XOR2X1 | 0.000 |   1.496 |  249.456 | 
     | g139/Q          |   ^   | n_7      | XOR2X1 | 0.228 |   1.724 |  249.684 | 
     | count_reg[4]/D  |   ^   | n_7      | DFPX3  | 0.000 |   1.724 |  249.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -247.960 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3 | 0.000 |   0.000 | -247.960 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.691
- Arrival Time                  1.339
= Slack Time                  248.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |   0.000 |  248.352 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.000 |   0.000 |  248.352 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.409 |   0.409 |  248.762 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.409 |  248.762 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.209 |   0.618 |  248.971 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.618 |  248.971 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.489 |   1.107 |  249.459 | 
     | g141/B          |   ^   | n_2      | XOR2X1 | 0.000 |   1.107 |  249.459 | 
     | g141/Q          |   ^   | n_6      | XOR2X1 | 0.231 |   1.339 |  249.691 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1  | 0.000 |   1.339 |  249.691 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.352 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -248.352 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.191
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.709
- Arrival Time                  1.289
= Slack Time                  248.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |   0.000 |  248.420 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.000 |   0.000 |  248.420 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.409 |   0.409 |  248.830 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.409 |  248.830 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.209 |   0.618 |  249.039 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.618 |  249.039 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.489 |   1.107 |  249.528 | 
     | g146/B1         |   ^   | n_2      | AO21X3 | 0.000 |   1.107 |  249.528 | 
     | g146/Q          |   ^   | n_3      | AO21X3 | 0.182 |   1.289 |  249.709 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1  | 0.000 |   1.289 |  249.709 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.420 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -248.420 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.690
- Arrival Time                  0.715
= Slack Time                  248.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |        |       |   0.000 |  248.975 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1  | 0.000 |   0.000 |  248.975 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1  | 0.507 |   0.507 |  249.482 | 
     | g148/B          |   ^   | n_10  | XOR2X1 | 0.000 |   0.507 |  249.482 | 
     | g148/Q          |   ^   | n_1   | XOR2X1 | 0.209 |   0.715 |  249.690 | 
     | count_reg[1]/D  |   ^   | n_1   | DFCX1  | 0.000 |   0.715 |  249.690 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.975 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -248.975 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.211
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.689
- Arrival Time                  0.507
= Slack Time                  249.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 |  249.182 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 |  249.182 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1 | 0.507 |   0.507 |  249.689 | 
     | count_reg[0]/D  |   ^   | n_10  | DFCX1 | 0.000 |   0.507 |  249.689 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.182 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.182 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.324 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +---------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[11]/D  |   ^   | out[12] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[12]/D  |   ^   | out[13] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[13]/D  |   ^   | out[14] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.698
- Arrival Time                  0.374
= Slack Time                  249.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.324 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.000 |   0.000 |  249.324 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.374 |   0.374 |  249.698 | 
     | out_reg[14]/D  |   ^   | out[15] | DFCX1 | 0.000 |   0.374 |  249.698 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.324 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1 | 0.000 |   0.000 | -249.324 | 
     +---------------------------------------------------------------------+ 

