[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846999 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846999 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846999 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11783883 heartbeat IPC: 1.119 cumulative IPC: 1.119 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19110593 heartbeat IPC: 1.365 cumulative IPC: 1.23 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27477405 heartbeat IPC: 1.195 cumulative IPC: 1.218 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32418563 cumulative IPC: 1.234 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32418563 cumulative IPC: 1.234 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.234 instructions: 40000000 cycles: 32418563
CPU 0 Branch Prediction Accuracy: 94.66% MPKI: 12.07 Average ROB Occupancy at Mispredict: 40.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 10.19
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197854 HIT:     194245 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197854 HIT:     194245 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568277 HIT:     460380 MISS:     107897 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430585 HIT:     343702 MISS:      86883 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35288 HIT:      21351 MISS:      13937 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95325 HIT:      95071 MISS:        254 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        256 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3152170 HIT:    2886044 MISS:     266126 MSHR_MERGE:      66399
cpu0->cpu0_L1I LOAD         ACCESS:    3152170 HIT:    2886044 MISS:     266126 MSHR_MERGE:      66399
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.591 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13392911 HIT:   12975643 MISS:     417268 MSHR_MERGE:     144040
cpu0->cpu0_L1D LOAD         ACCESS:    7497207 HIT:    7201719 MISS:     295488 MSHR_MERGE:      64629
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887963 HIT:    5773278 MISS:     114685 MSHR_MERGE:      79395
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        646 MISS:       7095 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2786761 HIT:    2743317 MISS:      43444 MSHR_MERGE:      27563
cpu0->cpu0_ITLB LOAD         ACCESS:    2786761 HIT:    2743317 MISS:      43444 MSHR_MERGE:      27563
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.646 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12679793 HIT:   12440556 MISS:     239237 MSHR_MERGE:      57264
cpu0->cpu0_DTLB LOAD         ACCESS:   12679793 HIT:   12440556 MISS:     239237 MSHR_MERGE:      57264
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.156 cycles
cpu0->LLC TOTAL        ACCESS:     136424 HIT:     126489 MISS:       9935 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86883 HIT:      81833 MISS:       5050 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13937 HIT:      10741 MISS:       3196 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28781 HIT:      28771 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5144 MISS:       1679 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        525
  ROW_BUFFER_MISS:       9400
  AVG DBUS CONGESTED CYCLE: 14.49
Channel 0 WQ ROW_BUFFER_HIT:        191
  ROW_BUFFER_MISS:       1117
  FULL:          0
Channel 0 REFRESHES ISSUED:       2701
