<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="intel_noc_internal_initiator_202/sim/top_ready_latency_adp.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/ff_macro_init.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/ready_latency_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/scfifo_s.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/scfifo_s_normal.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/scfifo_s_showahead.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/add_a_b_s0_s1.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/generic_mlab_sc.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_noc_internal_initiator_202/sim/my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_internal_initiator_202" />
 <file
   path="intel_axi4_user_adapter_110/sim/my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva.sv"
   type="SYSTEM_VERILOG"
   library="intel_axi4_user_adapter_110" />
 <file
   path="intel_axi4_user_adapter_110/sim/cadence/intel_axi4_user_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="intel_axi4_user_adapter_110"
   simulator="ncsim" />
 <file
   path="intel_axi4_user_adapter_110/sim/mentor/intel_axi4_user_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="intel_axi4_user_adapter_110"
   simulator="modelsim" />
 <file
   path="intel_axi4_user_adapter_110/sim/synopsys/intel_axi4_user_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="intel_axi4_user_adapter_110"
   simulator="vcs, vcsmx" />
 <file
   path="intel_axi4_user_adapter_110/sim/aldec/intel_axi4_user_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="intel_axi4_user_adapter_110"
   simulator="riviera" />
 <file
   path="intel_noc_initiator_110/sim/my_sys_intel_noc_initiator_1_intel_noc_initiator_110_kv2wdqq.v"
   type="VERILOG"
   library="intel_noc_initiator_110"
   hasInlineConfiguration="true" />
 <file
   path="sim/my_sys_intel_noc_initiator_1.v"
   type="VERILOG"
   library="my_sys_intel_noc_initiator_1"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys_intel_noc_initiator_1.my_sys_intel_noc_initiator_1" />
 <deviceFamily name="agilex7" />
 <device name="AGMF039R47A2E2VR0" />
</simPackage>
