
# RTL Design using Verilog with SKY130 Technology

Organized By [VSD DESIGN](https://github.com/kunalg123)


## Know About Me

![alt text](https://github.com/NANOPHOTONIC-RESEARCH-SOCIETY-AT-PEC/STC_on_Integrated_Optics/blob/main/Guest%20Speakers/Dr%20Kedia.PNG)

[Dr JYOTI KEDIA](https://pec.ac.in/jyoti-kedia)

**(Assistant Professor @PEC(Deemed to be university)**

![alt text](https://github.com/NANOPHOTONIC-RESEARCH-SOCIETY-AT-PEC/STC_on_Integrated_Optics/blob/main/Guest%20Speakers/Dr%20Dhawan.PNG)


