$date
	Thu Feb  1 15:15:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module input_controller_tb $end
$var wire 1 ! input_read $end
$var reg 1 " buffer_empty $end
$var reg 1 # clk $end
$var reg 1 $ input_empty $end
$var reg 1 % reset $end
$scope module controller $end
$var wire 1 " buffer_empty $end
$var wire 1 # clk $end
$var wire 1 $ input_empty $end
$var wire 1 % reset $end
$var reg 1 ! input_read $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
0"
0!
$end
#5000
0#
#10000
1#
#15000
0#
#20000
1!
1#
1"
0$
0%
#25000
0#
#30000
1#
#35000
0#
#40000
1#
#45000
0#
#50000
1#
#55000
0#
#60000
0!
1#
1$
#65000
0#
#70000
1#
#75000
0#
#80000
1#
0"
#85000
0#
#90000
1#
#95000
0#
#100000
1#
0$
#105000
0#
#110000
1#
#115000
0#
#120000
1#
