# Dual-8-point-FFT-with-FIFO
Designed and implemented dual 8-point FFT with FIFO using AXI Stream Architecture (RTL to GDS) using Cadence 

<img width="961" height="332" alt="image" src="https://github.com/user-attachments/assets/187d40de-da0f-49f9-bbc3-7e3d4cc5b9d5" />

Figure 1: Simulation waveform



<img width="961" height="514" alt="image" src="https://github.com/user-attachments/assets/fa52ef07-5753-4106-a65f-c6beee0ad6fc" />

Figure 2: Synthesis Schematic



<img width="961" height="505" alt="image" src="https://github.com/user-attachments/assets/5a3295ba-3f5e-4901-8380-ed71699bcb4c" />

Figure 3: Floorplan & Placement



<img width="961" height="554" alt="image" src="https://github.com/user-attachments/assets/cb420e4d-4bab-4bf4-9bd8-d7862d31459a" />

Figure 4: Clock Tree



<img width="961" height="507" alt="image" src="https://github.com/user-attachments/assets/2923c786-7a81-4a5d-9697-92afd1ee7a16" />

Figure 5: Routing



<img width="961" height="505" alt="image" src="https://github.com/user-attachments/assets/698a2ffb-af09-48ec-ba64-20efc5d21efe" />

Figure 6: Raw GDS imported to Virtuoso



<img width="961" height="506" alt="image" src="https://github.com/user-attachments/assets/a52c97a5-a576-46bf-af0c-97dbd69f35ca" />

Figure 7: Final GDS layout (with dummy-cells, serial number, sealring)

