{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': '// This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.\n\nmodule top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);'}
{'assistant': 'module top_module(
	input clk,
	input reset,
	output shift_ena);

	// Internal signals
	reg [1:0] state;
	reg [1:0] next_state;
	reg [3:0] count;
	reg enable;

	// FSM states
	parameter IDLE = 0;
	parameter S1 = 1;
	parameter S2 = 2;
	parameter S3 = 3;
	
	// Detect bit pattern
	assign enable = (count == 4'b1010);

	// State transition and output logic
	always @(posedge clk or posedge reset) begin
		if (reset) begin
			state <= IDLE;
			count <= 0;
			shift_ena <= 1'b0;
		end else begin
			state <= next_state;
			count <= count + 1;
			shift_ena <= enable;
		end
	end

	// Next state logic
	always @(state, enable) begin
		case (state)
			IDLE: begin
				if (enable)
					next_state <= S1;
				else
					next_state <= IDLE;
			end
			S1: begin
				next_state <= S2;
			end
			S2: begin
				next_state <= S3;
			end
			S3: begin
				next_state <= IDLE;
			end
		endcase
	end

endmodule'}

 Iteration rank: -1
