{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@363:418@HdlStmProcess", "  end\nend\n\n// Register Interface\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0) begin\n    up_enable <= 'h00;\n    up_pause <= 'h00;\n    up_dma_src_address <= 'h00;\n    up_dma_dest_address <= 'h00;\n    up_dma_y_length <= 'h00;\n    up_dma_x_length <= 'h00;\n    up_dma_dest_stride <= 'h00;\n    up_dma_src_stride <= 'h00;\n    up_irq_mask <= 3'b11;\n    up_dma_req_valid <= 1'b0;\n    up_scratch <= 'h00;\n    up_wack <= 1'b0;\n  end else begin\n    up_wack <= up_wreq;\n    if (up_enable == 1'b1) begin\n      if (up_wreq && up_waddr == 12'h102) begin\n        up_dma_req_valid <= up_dma_req_valid | up_wdata[0];\n      end else if (up_sot) begin\n        up_dma_req_valid <= 1'b0;\n      end\n    end else begin\n      up_dma_req_valid <= 1'b0;\n    end\n\n    if (up_wreq) begin\n      case (up_waddr)\n      12'h002: up_scratch <= up_wdata;\n      12'h020: up_irq_mask <= up_wdata;\n      12'h100: {up_pause, up_enable} <= up_wdata[1:0];\n                        12'h103: begin\n                          if (CYCLIC) up_dma_cyclic <= up_wdata[0];\n                          up_axis_xlast <= up_wdata[1];\n                        end\n      12'h104: up_dma_dest_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_DEST];\n      12'h105: up_dma_src_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_SRC];\n      12'h106: up_dma_x_length <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      12'h107: up_dma_y_length <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      12'h108: up_dma_dest_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      12'h109: up_dma_src_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      endcase\n    end\n  end\nend\n\nassign dbg_ids = {\n  src_response_id, 1'b0, src_data_id, 1'b0, src_address_id, 1'b0,\n  src_request_id, 1'b0, dest_response_id, 1'b0, dest_data_id, 1'b0,\n  dest_address_id, 1'b0, dest_request_id\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[404, "      12'h104: up_dma_dest_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_DEST];\n"], [405, "      12'h105: up_dma_src_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_SRC];\n"]], "Add": [[405, "      12'h104: up_dma_dest_address <= up_wdata[DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST];\n"], [405, "      12'h105: up_dma_src_address <= up_wdata[DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC];\n"]]}}