#
# Logic filter: threshold is 50/50
# This is "minimum true"
# Time window = 5 mins, interval = 1 min
#
DIAGRAM="app75/family75/logicfilter"
Show: diagram $DIAGRAM
F1="LOGICFILTER-129"
F2="LOGICFILTER-790"
F3="LOGICFILTER-141"
F4="LOGICFILTER-528"

tag: LogicFilterTrue MemoryTags/LogicFilterTrue
tag: LogicFilterFalse MemoryTags/LogicFilterFalse
tag: LogicFilterAlways MemoryTags/LogicFilterAlways
tag: LogicFilterNever MemoryTags/LogicFilterNever
tag: Parameter MemoryTags/NumericParameter
tagset: LogicFilterInput MemoryTags/LogicFilterFeed

Tagset: LogicFilterInput
Test: Logic Filter
Step: All true
9:59:30 false
resetDiagram ($DIAGRAM)
10:00 true
# When the buffer fills enough to assert FALSE, we make the conclusion
# The scan interval is a minute, so there is no computation before that.
10:00:25 Assert: getState($DIAGRAM,$F1) = UNSET "1 state  UNSET before first scan"
10:00:55 Assert: getState($DIAGRAM,$F1) = UNKNOWN "1 state  UNKNOWN after first scan"
10:00:55 Assert: LogicFilterTrue        = UNKNOWN "1 output UNKNOWN after first scan"
10:01:30 Assert: LogicFilterNever       = UNKNOWN "4 output UNKNOWN before time window"
10:01:35 Assert: getState($DIAGRAM,$F4) = UNKNOWN "4 state  UNKNOWN before time window"
10:01:40 Assert: LogicFilterFalse       = UNKNOWN "2 output UNKNOWN before time window"
10:01:45 Assert: getState($DIAGRAM,$F2) = UNKNOWN "2 state  UNKNOWN before time window"
10:01:50 Assert: LogicFilterAlways      = UNKNOWN "3 output UNKNOWN before time window"
10:01:55 Assert: getState($DIAGRAM,$F3) = UNKNOWN "3 state  UNKNOWN before time window"
10:03:20 Assert: LogicFilterTrue        = TRUE "1 output True far enough into window"
10:03:25 Assert: getState($DIAGRAM,$F1) = TRUE "1 state  True far enough into window"
10:03:30 Assert: LogicFilterNever       = TRUE "4 output True far enough into window"
10:03:35 Assert: getState($DIAGRAM,$F4) = TRUE "4 state  True far enough into window"
10:03:40 Assert: LogicFilterFalse       = TRUE "2 output True far enough into window"
10:03:45 Assert: getState($DIAGRAM,$F2) = TRUE "2 state  True far enough into window"
10:03:50 Assert: LogicFilterAlways      = TRUE "3 output True far enough into window"
10:03:55 Assert: getState($DIAGRAM,$F3) = TRUE "3 state  True far enough into window"
10:05:10 Assert: LogicFilterTrue        = TRUE "1 output True past time window"
10:05:15 Assert: getState($DIAGRAM,$F1) = TRUE "1 state  True past time window"
10:05:20 Assert: LogicFilterFalse       = TRUE "2 output True past time window"
10:05:25 Assert: getState($DIAGRAM,$F2) = TRUE "2 state  True past time window"
10:05:30 Assert: LogicFilterAlways      = TRUE "3 output True past time window"
10:05:35 Assert: getState($DIAGRAM,$F3) = TRUE "3 state  True past time window"
10:05:40 Assert: LogicFilterNever       = TRUE "4 output True past time window"
10:05:45 Assert: getState($DIAGRAM,$F4) = TRUE "4 state  True past time window"

Step: All false
resetDiagram ($DIAGRAM)
10:06:00 false
10:06:10 Assert: getState($DIAGRAM,$F2) = UNSET "2 state  UNSET after reset"
10:06:20 Assert: getState($DIAGRAM,$F3) = UNSET "3 state  UNSET after reset"
10:06:30 Assert: getState($DIAGRAM,$F1) = UNSET "1 state  UNSET after reset"
10:06:40 Assert: getState($DIAGRAM,$F4) = UNSET "4 state  UNSET after reset"
# Again, we need to wait for a minute for the first scan.
10:07:05 Assert: LogicFilterFalse       = UNKNOWN "2 output UNKNOWN after reset"
10:07:15 Assert: LogicFilterAlways      = UNKNOWN "3 output UNKNOWN after reset"
10:07:25 Assert: LogicFilterTrue        = UNKNOWN "1 output UNKNOWN after reset"
10:07:35 Assert: LogicFilterNever       = UNKNOWN "4 output UNKNOWN after reset"
10:09:30 Assert: LogicFilterTrue        = FALSE "1 output False half-way"
10:09:35 Assert: getState($DIAGRAM,$F1) = FALSE "1 state  False half-way"
10:09:40 Assert: LogicFilterFalse       = FALSE "2 output False half-way"
10:09:45 Assert: getState($DIAGRAM,$F2) = FALSE "2 state  False half-way"
10:09:50 Assert: LogicFilterAlways      = FALSE "3 output False half-way"
10:09:55 Assert: getState($DIAGRAM,$F3) = FALSE "3 state  False half-way"
10:10:00 Assert: LogicFilterNever       = FALSE "4 output False past half-way"
10:10:05 Assert: getState($DIAGRAM,$F4) = FALSE "4 state  False past half-way"
10:12:10 Assert: LogicFilterTrue        = FALSE "1 output False past window"
10:12:15 Assert: getState($DIAGRAM,$F1) = FALSE "1 state False past window"
10:12:20 Assert: LogicFilterFalse       = FALSE "2 output False past window"
10:12:25 Assert: getState($DIAGRAM,$F2) = False "2 state  False past window"
10:12:10 Assert: LogicFilterAlways      = False "3 output False past window"
10:12:15 Assert: getState($DIAGRAM,$F3) = False "3 state False past window"
10:12:20 Assert: LogicFilterNever       = False "4 output False past window"
10:12:25 Assert: getState($DIAGRAM,$F4) = False "4 state  False past window"
