xlx_design_subsystem_axi_dwidth_converter_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_dwidth_converter_0_0/sim/xlx_design_subsystem_axi_dwidth_converter_0_0.v,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_protocol_convert_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_protocol_convert_0_0/sim/xlx_design_subsystem_axi_protocol_convert_0_0.v,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_crossbar_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_0_0/sim/xlx_design_subsystem_axi_crossbar_0_0.v,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_bram_ctrl_0_0/sim/xlx_design_subsystem_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_blk_mem_gen_0_0/sim/xlx_design_subsystem_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_uartlite_0_0/sim/xlx_design_subsystem_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
xlx_design_subsystem.v,verilog,xil_defaultlib,../../../bd/xlx_design_subsystem/sim/xlx_design_subsystem.v,incdir="$ref_dir/../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"incdir="../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
