=====
SETUP
-4.800
21.267
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[8]_1_s
16.956
17.505
core/ID16[9]_1_s
17.505
17.975
core/RegDIH_1_s5
18.393
18.764
core/RegDIH_1_s3
18.768
19.323
core/RegDIH_1_s2
19.720
20.091
core/RegDIH_1_s0
20.096
20.651
core/regs/RegsH_RegsH_0_0_s0
21.267
=====
SETUP
-4.735
21.201
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n3371_s1
16.205
16.576
core/ACC_6_s5
17.356
17.911
core/F_1_s9
18.605
19.122
core/F_4_s7
19.915
20.485
core/F_4_s12
20.487
21.057
core/F_4_s0
21.201
=====
SETUP
-4.606
21.073
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[8]_1_s
16.956
17.505
core/ID16[9]_1_s
17.505
17.975
core/RegDIH_1_s5
18.393
18.764
core/RegDIH_1_s3
18.768
19.323
core/RegDIH_1_s2
19.720
20.091
core/RegDIH_1_s0
20.096
20.651
core/regs/RegsH_RegsH_0_0_s1
21.073
=====
SETUP
-4.540
21.006
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n3371_s1
16.205
16.576
core/ACC_6_s5
17.356
17.911
core/F_5_s7
18.771
19.224
core/F_5_s6
19.637
20.099
core/F_5_s0
21.006
=====
SETUP
-4.514
20.980
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[11]_1_s
17.183
17.732
core/ID16[12]_1_s
17.732
17.767
core/ID16[13]_1_s
17.767
17.802
core/ID16[14]_1_s
17.802
17.837
core/ID16[15]_1_s
17.837
18.307
core/n1853_s11
18.482
18.999
core/n1853_s3
19.396
19.913
core/n1853_s0
20.431
20.980
core/IncDecZ_s0
20.980
=====
SETUP
-4.434
20.900
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n1254_s12
16.205
16.576
core/n1254_s5
16.581
17.098
core/F_6_s4
17.786
18.157
core/n1449_s7
18.579
18.950
core/n1452_s5
19.887
20.349
core/n1452_s4
20.351
20.900
core/F_1_s0
20.900
=====
SETUP
-4.425
20.891
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n1254_s12
16.205
16.576
core/n1254_s5
16.581
17.098
core/F_6_s4
17.786
18.157
core/F_6_s2
18.170
18.541
core/F_7_s6
18.954
19.509
core/F_2_s7
20.198
20.747
core/F_2_s0
20.891
=====
SETUP
-4.386
20.852
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsL_RegsL_0_0_s1
15.469
15.986
core/ID16[0]_1_s
16.641
17.190
core/ID16[1]_1_s
17.190
17.660
core/RegDIL_1_s5
17.840
18.410
core/RegDIL_1_s3
18.411
18.873
core/RegDIL_1_s2
19.046
19.616
core/RegDIL_1_s0
19.788
20.159
core/regs/RegsL_RegsL_0_0_s0
20.852
=====
SETUP
-4.374
20.841
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[8]_1_s
16.956
17.505
core/ID16[9]_1_s
17.505
17.975
core/RegDIH_1_s5
18.393
18.764
core/RegDIH_1_s3
18.768
19.323
core/RegDIH_1_s2
19.720
20.091
core/RegDIH_1_s0
20.096
20.666
core/regs/RegsH_RegsH_0_0_s
20.841
=====
SETUP
-4.278
20.744
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
8.327
8.844
core/mcode/mcycles_d_1_s14
9.320
9.875
core/n374_s11
11.575
12.028
core/n967_s11
12.712
13.083
core/n967_s5
13.087
13.458
core/n1840_s5
14.123
14.678
core/n440_s13
15.412
15.929
core/n440_s11
16.614
16.883
core/n966_s7
17.061
17.610
core/n966_s3
17.612
18.167
core/n966_s0
18.823
19.276
core/A_15_s0
20.744
=====
SETUP
-4.270
20.736
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[11]_1_s
17.183
17.732
core/ID16[12]_1_s
17.732
17.767
core/ID16[13]_1_s
17.767
17.802
core/ID16[14]_1_s
17.802
17.837
core/ID16[15]_1_s
17.837
18.307
core/RegDIH_7_s2
18.725
19.280
core/RegDIH_7_s0
19.677
20.048
core/regs/RegsH_RegsH_0_1_s0
20.736
=====
SETUP
-4.224
20.691
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
8.327
8.844
core/mcode/mcycles_d_1_s14
9.320
9.875
core/n374_s11
11.575
12.028
core/n967_s11
12.712
13.083
core/n967_s5
13.087
13.458
core/n1840_s5
14.123
14.678
core/n440_s13
15.412
15.929
core/n452_s11
17.161
17.430
core/n978_s7
17.608
18.061
core/n978_s3
18.475
18.937
core/n978_s0
18.938
19.493
core/A_3_s0
20.691
=====
SETUP
-4.215
20.681
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
8.327
8.844
core/mcode/mcycles_d_1_s14
9.320
9.875
core/n374_s11
11.575
12.028
core/n967_s11
12.712
13.083
core/n967_s5
13.087
13.458
core/n1840_s5
14.123
14.678
core/n440_s13
15.412
15.929
core/n445_s11
16.890
17.159
core/n971_s6
17.338
17.791
core/n971_s9
18.204
18.753
core/n971_s0
18.925
19.378
core/A_10_s0
20.681
=====
SETUP
-4.191
20.658
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsL_RegsL_0_0_s1
15.469
15.986
core/ID16[0]_1_s
16.641
17.190
core/ID16[1]_1_s
17.190
17.660
core/RegDIL_1_s5
17.840
18.410
core/RegDIL_1_s3
18.411
18.873
core/RegDIL_1_s2
19.046
19.616
core/RegDIL_1_s0
19.788
20.159
core/regs/RegsL_RegsL_0_0_s1
20.658
=====
SETUP
-4.180
20.646
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsL_RegsL_0_0_s1
15.469
15.986
core/ID16[0]_1_s
16.641
17.190
core/ID16[1]_1_s
17.190
17.226
core/ID16[2]_1_s
17.226
17.261
core/ID16[3]_1_s
17.261
17.296
core/ID16[4]_1_s
17.296
17.331
core/ID16[5]_1_s
17.331
17.366
core/ID16[6]_1_s
17.366
17.836
core/RegDIL_6_s2
18.259
18.829
core/RegDIL_6_s0
19.001
19.454
core/regs/RegsL_RegsL_0_1_s1
20.646
=====
SETUP
-4.173
20.639
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n3371_s1
16.205
16.576
core/ACC_6_s5
17.356
17.911
core/F_5_s7
18.771
19.224
core/F_5_s6
19.637
20.099
core/F_3_s0
20.639
=====
SETUP
-4.159
20.625
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsL_RegsL_0_0_s1
15.469
15.986
core/ID16[0]_1_s
16.641
17.190
core/ID16[1]_1_s
17.190
17.226
core/ID16[2]_1_s
17.226
17.261
core/ID16[3]_1_s
17.261
17.731
core/RegDIL_3_s3
18.387
18.942
core/RegDIL_3_s0
19.339
19.856
core/regs/RegsL_RegsL_0_0_s0
20.625
=====
SETUP
-4.158
20.624
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[11]_1_s
17.183
17.732
core/ID16[12]_1_s
17.732
18.202
core/RegDIH_4_s2
18.211
18.582
core/RegDIH_4_s0
19.071
19.588
core/regs/RegsH_RegsH_0_1_s0
20.624
=====
SETUP
-4.142
20.609
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n3371_s1
16.205
16.576
core/ACC_6_s5
17.356
17.911
core/F_1_s9
18.605
19.122
core/F_1_s5
19.915
20.464
core/F_1_s0
20.609
=====
SETUP
-4.135
20.601
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n3371_s1
16.205
16.576
core/ACC_6_s5
17.356
17.911
core/ACC_6_s3
18.847
19.309
core/ACC_1_s0
20.601
=====
SETUP
-4.120
20.586
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n978_s8
7.958
8.475
core/mcode/Set_BusB_To_Z_2_s23
8.901
9.354
core/mcode/mcycles_d_2_s6
10.372
10.834
core/mcode/tstates_0_s5
11.010
11.472
core/mcode/tstates_0_s3
11.473
12.028
core/mcode/tstates_0_s1
12.441
12.990
core/mcode/tstates_0_s
12.992
13.363
core/last_tstate_s19
14.277
14.794
core/last_tstate_s16
14.794
14.897
core/last_tstate_s13
14.897
15.000
core/n1254_s12
16.205
16.576
core/n1254_s5
16.581
17.098
core/F_6_s4
17.786
18.157
core/n1449_s7
18.579
18.950
core/n1449_s5
20.124
20.586
core/F_4_s0
20.586
=====
SETUP
-4.105
20.572
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
8.327
8.844
core/mcode/mcycles_d_1_s14
9.320
9.875
core/n374_s11
11.575
12.028
core/n967_s11
12.712
13.083
core/n967_s5
13.087
13.458
core/n1840_s5
14.123
14.678
core/n447_s13
17.209
17.779
core/n447_s11
17.779
17.884
core/n973_s6
18.063
18.525
core/n973_s8
18.697
19.267
core/n973_s0
19.440
19.811
core/A_8_s0
20.572
=====
SETUP
-4.104
20.571
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[11]_1_s
17.183
17.732
core/ID16[12]_1_s
17.732
17.767
core/ID16[13]_1_s
17.767
17.802
core/ID16[14]_1_s
17.802
18.272
core/RegDIH_6_s2
18.452
19.001
core/RegDIH_6_s0
19.173
19.728
core/regs/RegsH_RegsH_0_1_s0
20.571
=====
SETUP
-4.030
20.496
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsL_RegsL_0_0_s1
15.469
15.986
core/ID16[0]_1_s
16.641
17.190
core/ID16[1]_1_s
17.190
17.226
core/ID16[2]_1_s
17.226
17.261
core/ID16[3]_1_s
17.261
17.296
core/ID16[4]_1_s
17.296
17.331
core/ID16[5]_1_s
17.331
17.366
core/ID16[6]_1_s
17.366
17.836
core/RegDIL_6_s2
18.259
18.829
core/RegDIL_6_s0
19.001
19.454
core/regs/RegsL_RegsL_0_1_s
20.496
=====
SETUP
-4.008
20.475
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s3
7.703
8.258
core/mcode/mcycles_d_2_s12
9.278
9.731
core/mcode/Set_BusB_To_Z_2_s9
10.258
10.711
core/RegDIH_4_s5
11.481
11.852
core/RegAddrA_0_s10
12.546
12.999
core/RegAddrA_2_s9
13.533
13.904
core/RegAddrA_2_s6
14.058
14.511
core/regs/RegsH_RegsH_0_0_s1
16.022
16.539
core/ID16[11]_1_s
17.183
17.732
core/ID16[12]_1_s
17.732
17.767
core/ID16[13]_1_s
17.767
17.802
core/ID16[14]_1_s
17.802
17.837
core/ID16[15]_1_s
17.837
18.307
core/RegDIH_7_s2
18.725
19.280
core/RegDIH_7_s0
19.677
20.048
core/regs/RegsH_RegsH_0_1_s1
20.475
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
core/R_3_s0
4.638
4.840
core/n985_s0
4.843
5.075
core/R_3_s0
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.840
core/n988_s0
4.845
5.077
core/R_0_s0
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_5_s0
4.638
4.840
core/n983_s0
4.845
5.077
core/R_5_s0
5.077
=====
HOLD
0.486
5.135
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.840
core/n1606_s2
4.845
5.135
core/Alternate_s1
5.135
=====
HOLD
0.547
5.196
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t2_s0
4.638
4.839
core/n2247_s2
4.964
5.196
core/Auto_Wait_t1_s0
5.196
=====
HOLD
0.547
5.196
4.649
clk_ibuf
0.000
3.126
core/F_3_s0
4.638
4.839
core/Fp_3_s0
5.196
=====
HOLD
0.549
5.197
4.649
clk_ibuf
0.000
3.126
core/ACC_4_s0
4.638
4.839
core/Ap_4_s0
5.197
=====
HOLD
0.549
5.197
4.649
clk_ibuf
0.000
3.126
core/PC_2_s0
4.638
4.839
core/HaltPC_2_s0
5.197
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t1_s0
4.638
4.839
core/n2249_s1
4.967
5.199
core/Auto_Wait_t2_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/ACC_7_s0
4.638
4.839
core/R_7_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/F_7_s0
4.638
4.839
core/Fp_7_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/PC_7_s0
4.638
4.839
core/HaltPC_7_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/PC_12_s0
4.638
4.839
core/HaltPC_12_s0
5.199
=====
HOLD
0.551
5.200
4.649
clk_ibuf
0.000
3.126
core/mcycle_5_s0
4.638
4.840
core/n2327_s1
4.968
5.200
core/Pre_XY_F_M_1_s0
5.200
=====
HOLD
0.553
5.201
4.649
clk_ibuf
0.000
3.126
core/PC_14_s0
4.638
4.839
core/HaltPC_14_s0
5.201
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/PC_11_s0
4.638
4.839
core/HaltPC_11_s0
5.202
=====
HOLD
0.556
5.205
4.649
clk_ibuf
0.000
3.126
core/PC_9_s0
4.638
4.839
core/HaltPC_9_s0
5.205
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/R_4_s0
4.638
4.840
core/n984_s0
4.842
5.206
core/R_4_s0
5.206
=====
HOLD
0.558
5.206
4.649
clk_ibuf
0.000
3.126
core/ACC_7_s0
4.638
4.840
core/Ap_7_s0
5.206
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/R_6_s0
4.638
4.840
core/n982_s0
4.843
5.207
core/R_6_s0
5.207
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_1_s0
4.638
4.840
core/n987_s0
4.845
5.209
core/R_1_s0
5.209
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_2_s0
4.638
4.840
core/n986_s0
4.845
5.209
core/R_2_s0
5.209
=====
HOLD
0.565
5.214
4.649
clk_ibuf
0.000
3.126
core/PC_3_s0
4.638
4.839
core/HaltPC_3_s0
5.214
=====
HOLD
0.659
5.308
4.649
clk_ibuf
0.000
3.126
core/tstate_5_s0
4.638
4.839
core/n2444_s2
4.964
5.308
core/tstate_6_s0
5.308
=====
HOLD
0.662
5.311
4.649
clk_ibuf
0.000
3.126
core/NMI_s_s0
4.638
4.839
core/n3438_s0
4.967
5.311
core/IntCycle_s0
5.311
