INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/anodecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/ctr_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/muxBus_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxBus_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/segdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/sevsegcontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevsegcontroller
INFO: [VRFC 10-2458] undeclared symbol wMuxOut, assumed default net type wire [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/sevsegcontroller.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sources_1/new/RTMtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RTMtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project12/project_12.2/project_12.2.srcs/sim_1/new/clockdivTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivTB
