and r0, r1, r2, ror #7 
sub r0, r0, #4 
mov r1, r0, lsl #3 
mvn r2, r1 
sub r1, r1, #4 
rsb r3, r1, r2 
