INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.srcs/sources_1/imports/src/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.srcs/sources_1/imports/src/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
