$date
	Thu Jul  3 00:18:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module io_ctrl_tb $end
$var wire 1 ! clk $end
$var wire 1 " ena $end
$var wire 1 # rst $end
$var wire 1 $ ui_in0 $end
$var wire 1 % ui_in1 $end
$var wire 1 & output_pulse $end
$var wire 1 ' load_pulse $end
$var wire 2 ( addr [1:0] $end
$scope module dut $end
$var wire 2 ) addr [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " ena $end
$var wire 1 ' load_pulse $end
$var wire 1 & output_pulse $end
$var wire 1 # rst $end
$var wire 1 $ ui_in0 $end
$var wire 1 % ui_in1 $end
$var reg 2 * counter [1:0] $end
$var reg 1 + prev_in0 $end
$var reg 1 , prev_in1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z,
1+
bx *
bx )
bx (
0'
x&
z%
1$
z#
1"
1!
$end
#5000
0!
#10000
0,
0+
b0 (
b0 )
b0 *
1#
0$
1!
#15001
0&
0%
0"
#20001
0!
0#
#25001
1'
1$
1"
1!
#30001
0!
#35001
0'
b1 (
b1 )
b1 *
1+
1!
#35002
0+
b0 (
b0 )
b0 *
0$
0"
1#
#40002
0!
0#
#45002
1&
1%
1"
1!
#50002
0!
#55002
0&
1,
1!
#60002
0!
#65002
1!
#65003
0,
0%
0"
1#
#70003
0!
0#
#75003
1'
1$
1"
1!
#80003
0!
#85003
0$
0'
b1 (
b1 )
b1 *
1+
1!
#90003
0!
#95003
1&
1'
1%
1$
0"
0+
1!
#100003
0!
#105003
1!
#105004
b0 (
b0 )
b0 *
0&
0'
0%
0$
1#
#110004
0!
0#
#115004
1&
1'
1%
1$
1"
1!
#120004
0!
#125004
0&
0'
b1 (
b1 )
b1 *
1,
1+
1!
#125005
