// Seed: 1151315486
module module_0 ();
  logic [7:0] id_1;
  assign (strong1, weak0) id_1[1] = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd33,
    parameter id_8 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  output supply1 id_5;
  input wire id_4;
  output supply0 id_3;
  output logic [7:0] id_2;
  input wire id_1;
  logic _id_8;
  wor [id_6  -  -1 'd0 : id_8] id_9;
  assign id_2[1] = 1 - id_6;
  assign id_5 = 1'b0;
  assign id_3 = -1;
  wor  id_10 = 1;
  wire id_11;
  module_0 modCall_1 ();
  assign id_5 = id_11;
  assign id_5 = 1 | id_4;
  assign id_9 = 1;
endmodule
