# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../controller_fpga.srcs/sources_1/new/ethernet_Controller_src.vhd" \
"../../../../controller_fpga.srcs/sim_1/new/test_reception_ethernet.vhd" \

# Do not sort compile order
nosort
