<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.985388</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0xf19000: i16 = rotl 0xcd3498, 0xcd36a0
  0xcd3498: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x1a75bd8, 0xf18e60, undef:i64
    0xf18e60: i64 = add 0xcd39e0, 0xf18df8
      0xcd39e0: i64 = bitcast 0xcd37d8
        0xcd37d8: v2i32 = BUILD_VECTOR 0xcd35d0, 0xcd3770
          0xcd35d0: i32 = extract_vector_elt 0xf19138, Constant:i32&lt;2&gt;
            0xf19138: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1a75bd8, 0xcd3978, undef:i64
              0xcd3978: i64 = AssertAlign 0xcd3d20
                0xcd3d20: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %3
                  0xf18918: i64 = Register %3
              0xcd33c8: i64 = undef
            0xcd3be8: i32 = Constant&lt;2&gt;
          0xcd3770: i32 = extract_vector_elt 0xf19138, Constant:i32&lt;3&gt;
            0xf19138: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1a75bd8, 0xcd3978, undef:i64
              0xcd3978: i64 = AssertAlign 0xcd3d20
                0xcd3d20: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %3
                  0xf18918: i64 = Register %3
              0xcd33c8: i64 = undef
            0xcd3708: i32 = Constant&lt;3&gt;
      0xf18df8: i64 = shl 0xcd3360, Constant:i32&lt;1&gt;
        0xcd3360: i64,i1 = MAD_U64_U32 0xcd4060, 0xcd3840, 0xf18cc0
          0xcd4060: i32 = and 0xcd3f90, Constant:i32&lt;65535&gt;
            0xcd3f90: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1a75bd8, 0xcd3f28, undef:i64
              0xcd3f28: i64 = add nuw 0xcd3e58, Constant:i64&lt;4&gt;
                0xcd3e58: i64 = AssertAlign 0xf192d8
                  0xf192d8: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %2

                0xcd3ec0: i64 = Constant&lt;4&gt;
              0xcd33c8: i64 = undef
            0xcd3ff8: i32 = Constant&lt;65535&gt;
          0xcd3840: i32,ch = CopyFromReg 0x1a75bd8, Register:i32 %4
            0xf18a50: i32 = Register %4
          0xf18cc0: i64 = add nuw nsw 0xcd3568, 0xf18c58
            0xcd3568: i64 = zero_extend 0xf18f98
              0xf18f98: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1a75bd8, 0xcd4198, undef:i64
                0xcd4198: i64 = add 0xf187e0, Constant:i64&lt;28&gt;
                  0xf187e0: i64 = AssertAlign 0xcd3d20

                  0xf19270: i64 = Constant&lt;28&gt;
                0xcd33c8: i64 = undef
            0xf18c58: i64 = zero_extend 0xf189e8
              0xf189e8: i32 = AssertZext 0xcd3cb8, ValueType:ch:i10
                0xcd3cb8: i32,ch = CopyFromReg 0x1a75bd8, Register:i32 %0
                  0xf18b20: i32 = Register %0
        0xcd3b18: i32 = Constant&lt;1&gt;
    0xcd33c8: i64 = undef
  0xcd36a0: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x1a75bd8, 0xf18f30, undef:i64
    0xf18f30: i64 = add 0xcd3500, 0xf18df8
      0xcd3500: i64 = bitcast 0xcd3c50
        0xcd3c50: v2i32 = BUILD_VECTOR 0xf18848, 0xcd3b80
          0xf18848: i32 = extract_vector_elt 0xcd3430, Constant:i32&lt;0&gt;
            0xcd3430: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1a75bd8, 0xcd32f8, undef:i64
              0xcd32f8: i64 = add nuw 0xcd3978, Constant:i64&lt;16&gt;
                0xcd3978: i64 = AssertAlign 0xcd3d20
                  0xcd3d20: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %3

                0xcd3290: i64 = Constant&lt;16&gt;
              0xcd33c8: i64 = undef
            0xcd3a48: i32 = Constant&lt;0&gt;
          0xcd3b80: i32 = extract_vector_elt 0xcd3430, Constant:i32&lt;1&gt;
            0xcd3430: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1a75bd8, 0xcd32f8, undef:i64
              0xcd32f8: i64 = add nuw 0xcd3978, Constant:i64&lt;16&gt;
                0xcd3978: i64 = AssertAlign 0xcd3d20
                  0xcd3d20: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %3

                0xcd3290: i64 = Constant&lt;16&gt;
              0xcd33c8: i64 = undef
            0xcd3b18: i32 = Constant&lt;1&gt;
      0xf18df8: i64 = shl 0xcd3360, Constant:i32&lt;1&gt;
        0xcd3360: i64,i1 = MAD_U64_U32 0xcd4060, 0xcd3840, 0xf18cc0
          0xcd4060: i32 = and 0xcd3f90, Constant:i32&lt;65535&gt;
            0xcd3f90: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1a75bd8, 0xcd3f28, undef:i64
              0xcd3f28: i64 = add nuw 0xcd3e58, Constant:i64&lt;4&gt;
                0xcd3e58: i64 = AssertAlign 0xf192d8
                  0xf192d8: i64,ch = CopyFromReg 0x1a75bd8, Register:i64 %2

                0xcd3ec0: i64 = Constant&lt;4&gt;
              0xcd33c8: i64 = undef
            0xcd3ff8: i32 = Constant&lt;65535&gt;
          0xcd3840: i32,ch = CopyFromReg 0x1a75bd8, Register:i32 %4
            0xf18a50: i32 = Register %4
          0xf18cc0: i64 = add nuw nsw 0xcd3568, 0xf18c58
            0xcd3568: i64 = zero_extend 0xf18f98
              0xf18f98: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1a75bd8, 0xcd4198, undef:i64
                0xcd4198: i64 = add 0xf187e0, Constant:i64&lt;28&gt;
                  0xf187e0: i64 = AssertAlign 0xcd3d20

                  0xf19270: i64 = Constant&lt;28&gt;
                0xcd33c8: i64 = undef
            0xf18c58: i64 = zero_extend 0xf189e8
              0xf189e8: i32 = AssertZext 0xcd3cb8, ValueType:ch:i10
                0xcd3cb8: i32,ch = CopyFromReg 0x1a75bd8, Register:i32 %0
                  0xf18b20: i32 = Register %0
        0xcd3b18: i32 = Constant&lt;1&gt;
    0xcd33c8: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
