|CPU
pc_count <= CU_mp:inst2.pc_count
clock => CU_mp:inst2.clock
clock => instructions_mem:inst.clock
clock => pc:inst1.clock
ins[0] <= instructions_mem:inst.q[0]
ins[1] <= instructions_mem:inst.q[1]
ins[2] <= instructions_mem:inst.q[2]
ins[3] <= instructions_mem:inst.q[3]
ins[4] <= instructions_mem:inst.q[4]
ins[5] <= instructions_mem:inst.q[5]
ins[6] <= instructions_mem:inst.q[6]
ins[7] <= instructions_mem:inst.q[7]
ins[8] <= instructions_mem:inst.q[8]
ins[9] <= instructions_mem:inst.q[9]
ins[10] <= instructions_mem:inst.q[10]
ins[11] <= instructions_mem:inst.q[11]
ins[12] <= instructions_mem:inst.q[12]
ins[13] <= instructions_mem:inst.q[13]
ins[14] <= instructions_mem:inst.q[14]
ins[15] <= instructions_mem:inst.q[15]
ins[16] <= instructions_mem:inst.q[16]
ins[17] <= instructions_mem:inst.q[17]
ins[18] <= instructions_mem:inst.q[18]
ins[19] <= instructions_mem:inst.q[19]
ins[20] <= instructions_mem:inst.q[20]
ins[21] <= instructions_mem:inst.q[21]
ins[22] <= instructions_mem:inst.q[22]
ins[23] <= instructions_mem:inst.q[23]
ins[24] <= instructions_mem:inst.q[24]
ins[25] <= instructions_mem:inst.q[25]
ins[26] <= instructions_mem:inst.q[26]
ins[27] <= instructions_mem:inst.q[27]
ins[28] <= instructions_mem:inst.q[28]
ins[29] <= instructions_mem:inst.q[29]
ins[30] <= instructions_mem:inst.q[30]
ins[31] <= instructions_mem:inst.q[31]
ins_mem_en <= CU_mp:inst2.ins_mem_en
sel_mem_data <= CU_mp:inst2.sel_mem_data
word <= CU_mp:inst2.word
reg_rd_en_a <= CU_mp:inst2.reg_rd_en_a
reg_rd_en_b <= CU_mp:inst2.reg_rd_en_b
reg_wr_en <= CU_mp:inst2.reg_wr_en
out[0] <= ALU:inst13.result[0]
out[1] <= ALU:inst13.result[1]
out[2] <= ALU:inst13.result[2]
out[3] <= ALU:inst13.result[3]
out[4] <= ALU:inst13.result[4]
out[5] <= ALU:inst13.result[5]
out[6] <= ALU:inst13.result[6]
out[7] <= ALU:inst13.result[7]
out[8] <= ALU:inst13.result[8]
out[9] <= ALU:inst13.result[9]
out[10] <= ALU:inst13.result[10]
out[11] <= ALU:inst13.result[11]
out[12] <= ALU:inst13.result[12]
out[13] <= ALU:inst13.result[13]
out[14] <= ALU:inst13.result[14]
out[15] <= ALU:inst13.result[15]
out[16] <= ALU:inst13.result[16]
out[17] <= ALU:inst13.result[17]
out[18] <= ALU:inst13.result[18]
out[19] <= ALU:inst13.result[19]
out[20] <= ALU:inst13.result[20]
out[21] <= ALU:inst13.result[21]
out[22] <= ALU:inst13.result[22]
out[23] <= ALU:inst13.result[23]
out[24] <= ALU:inst13.result[24]
out[25] <= ALU:inst13.result[25]
out[26] <= ALU:inst13.result[26]
out[27] <= ALU:inst13.result[27]
out[28] <= ALU:inst13.result[28]
out[29] <= ALU:inst13.result[29]
out[30] <= ALU:inst13.result[30]
out[31] <= ALU:inst13.result[31]
clock_reg => registers_mem:inst9.clock
clock_reg => main_mem:inst7.clock
out_mem[0] <= main_mem:inst7.out32[0]
out_mem[1] <= main_mem:inst7.out32[1]
out_mem[2] <= main_mem:inst7.out32[2]
out_mem[3] <= main_mem:inst7.out32[3]
out_mem[4] <= main_mem:inst7.out32[4]
out_mem[5] <= main_mem:inst7.out32[5]
out_mem[6] <= main_mem:inst7.out32[6]
out_mem[7] <= main_mem:inst7.out32[7]
out_mem[8] <= main_mem:inst7.out32[8]
out_mem[9] <= main_mem:inst7.out32[9]
out_mem[10] <= main_mem:inst7.out32[10]
out_mem[11] <= main_mem:inst7.out32[11]
out_mem[12] <= main_mem:inst7.out32[12]
out_mem[13] <= main_mem:inst7.out32[13]
out_mem[14] <= main_mem:inst7.out32[14]
out_mem[15] <= main_mem:inst7.out32[15]
out_mem[16] <= main_mem:inst7.out32[16]
out_mem[17] <= main_mem:inst7.out32[17]
out_mem[18] <= main_mem:inst7.out32[18]
out_mem[19] <= main_mem:inst7.out32[19]
out_mem[20] <= main_mem:inst7.out32[20]
out_mem[21] <= main_mem:inst7.out32[21]
out_mem[22] <= main_mem:inst7.out32[22]
out_mem[23] <= main_mem:inst7.out32[23]
out_mem[24] <= main_mem:inst7.out32[24]
out_mem[25] <= main_mem:inst7.out32[25]
out_mem[26] <= main_mem:inst7.out32[26]
out_mem[27] <= main_mem:inst7.out32[27]
out_mem[28] <= main_mem:inst7.out32[28]
out_mem[29] <= main_mem:inst7.out32[29]
out_mem[30] <= main_mem:inst7.out32[30]
out_mem[31] <= main_mem:inst7.out32[31]
pc[0] <= pc:inst1.q[0]
pc[1] <= pc:inst1.q[1]
pc[2] <= pc:inst1.q[2]
pc[3] <= pc:inst1.q[3]
qa[0] <= registers_mem:inst9.out32_a[0]
qa[1] <= registers_mem:inst9.out32_a[1]
qa[2] <= registers_mem:inst9.out32_a[2]
qa[3] <= registers_mem:inst9.out32_a[3]
qa[4] <= registers_mem:inst9.out32_a[4]
qa[5] <= registers_mem:inst9.out32_a[5]
qa[6] <= registers_mem:inst9.out32_a[6]
qa[7] <= registers_mem:inst9.out32_a[7]
qa[8] <= registers_mem:inst9.out32_a[8]
qa[9] <= registers_mem:inst9.out32_a[9]
qa[10] <= registers_mem:inst9.out32_a[10]
qa[11] <= registers_mem:inst9.out32_a[11]
qa[12] <= registers_mem:inst9.out32_a[12]
qa[13] <= registers_mem:inst9.out32_a[13]
qa[14] <= registers_mem:inst9.out32_a[14]
qa[15] <= registers_mem:inst9.out32_a[15]
qa[16] <= registers_mem:inst9.out32_a[16]
qa[17] <= registers_mem:inst9.out32_a[17]
qa[18] <= registers_mem:inst9.out32_a[18]
qa[19] <= registers_mem:inst9.out32_a[19]
qa[20] <= registers_mem:inst9.out32_a[20]
qa[21] <= registers_mem:inst9.out32_a[21]
qa[22] <= registers_mem:inst9.out32_a[22]
qa[23] <= registers_mem:inst9.out32_a[23]
qa[24] <= registers_mem:inst9.out32_a[24]
qa[25] <= registers_mem:inst9.out32_a[25]
qa[26] <= registers_mem:inst9.out32_a[26]
qa[27] <= registers_mem:inst9.out32_a[27]
qa[28] <= registers_mem:inst9.out32_a[28]
qa[29] <= registers_mem:inst9.out32_a[29]
qa[30] <= registers_mem:inst9.out32_a[30]
qa[31] <= registers_mem:inst9.out32_a[31]
qa8[0] <= registers_mem:inst9.out8_a[0]
qa8[1] <= registers_mem:inst9.out8_a[1]
qa8[2] <= registers_mem:inst9.out8_a[2]
qa8[3] <= registers_mem:inst9.out8_a[3]
qa8[4] <= registers_mem:inst9.out8_a[4]
qa8[5] <= registers_mem:inst9.out8_a[5]
qa8[6] <= registers_mem:inst9.out8_a[6]
qa8[7] <= registers_mem:inst9.out8_a[7]
qb[0] <= out_b[0].DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= out_b[1].DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= out_b[2].DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= out_b[3].DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= out_b[4].DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= out_b[5].DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= out_b[6].DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= out_b[7].DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= out_b[8].DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= out_b[9].DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= out_b[10].DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= out_b[11].DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= out_b[12].DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= out_b[13].DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= out_b[14].DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= out_b[15].DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= out_b[16].DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= out_b[17].DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= out_b[18].DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= out_b[19].DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= out_b[20].DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= out_b[21].DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= out_b[22].DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= out_b[23].DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= out_b[24].DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= out_b[25].DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= out_b[26].DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= out_b[27].DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= out_b[28].DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= out_b[29].DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= out_b[30].DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= out_b[31].DB_MAX_OUTPUT_PORT_TYPE
qb8[0] <= registers_mem:inst9.out8_b[0]
qb8[1] <= registers_mem:inst9.out8_b[1]
qb8[2] <= registers_mem:inst9.out8_b[2]
qb8[3] <= registers_mem:inst9.out8_b[3]
qb8[4] <= registers_mem:inst9.out8_b[4]
qb8[5] <= registers_mem:inst9.out8_b[5]
qb8[6] <= registers_mem:inst9.out8_b[6]
qb8[7] <= registers_mem:inst9.out8_b[7]


|CPU|CU_mp:inst2
reg_wr_en <= out[0].DB_MAX_OUTPUT_PORT_TYPE
clock => inst5.IN0
clock => pc_micro:inst.clock
opcode[0] => inst16.IN0
opcode[0] => inst12.IN0
opcode[1] => inst15.IN0
opcode[1] => inst12.IN2
opcode[2] => inst14.IN0
opcode[2] => inst12.IN1
opcode[3] => inst11.IN0
opcode[3] => inst12.IN3
opcode[4] => inst10.IN0
opcode[4] => inst12.IN5
opcode[5] => inst12.IN4
word <= out[3].DB_MAX_OUTPUT_PORT_TYPE
sel_mem_data <= out[4].DB_MAX_OUTPUT_PORT_TYPE
reg_rd_en_a <= out[2].DB_MAX_OUTPUT_PORT_TYPE
reg_rd_en_b <= out[1].DB_MAX_OUTPUT_PORT_TYPE
ins_mem_en <= out[5].DB_MAX_OUTPUT_PORT_TYPE
pc_count <= out[6].DB_MAX_OUTPUT_PORT_TYPE
mem_wr_en <= out[7].DB_MAX_OUTPUT_PORT_TYPE
mem_rd_en <= out[8].DB_MAX_OUTPUT_PORT_TYPE


|CPU|CU_mp:inst2|mux21_13bit:inst18
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data1x[0] => sub_wire4[13].IN1
data1x[1] => sub_wire4[14].IN1
data1x[2] => sub_wire4[15].IN1
data1x[3] => sub_wire4[16].IN1
data1x[4] => sub_wire4[17].IN1
data1x[5] => sub_wire4[18].IN1
data1x[6] => sub_wire4[19].IN1
data1x[7] => sub_wire4[20].IN1
data1x[8] => sub_wire4[21].IN1
data1x[9] => sub_wire4[22].IN1
data1x[10] => sub_wire4[23].IN1
data1x[11] => sub_wire4[24].IN1
data1x[12] => sub_wire4[25].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result


|CPU|CU_mp:inst2|mux21_13bit:inst18|lpm_mux:lpm_mux_component
data[0][0] => mux_apc:auto_generated.data[0]
data[0][1] => mux_apc:auto_generated.data[1]
data[0][2] => mux_apc:auto_generated.data[2]
data[0][3] => mux_apc:auto_generated.data[3]
data[0][4] => mux_apc:auto_generated.data[4]
data[0][5] => mux_apc:auto_generated.data[5]
data[0][6] => mux_apc:auto_generated.data[6]
data[0][7] => mux_apc:auto_generated.data[7]
data[0][8] => mux_apc:auto_generated.data[8]
data[0][9] => mux_apc:auto_generated.data[9]
data[0][10] => mux_apc:auto_generated.data[10]
data[0][11] => mux_apc:auto_generated.data[11]
data[0][12] => mux_apc:auto_generated.data[12]
data[1][0] => mux_apc:auto_generated.data[13]
data[1][1] => mux_apc:auto_generated.data[14]
data[1][2] => mux_apc:auto_generated.data[15]
data[1][3] => mux_apc:auto_generated.data[16]
data[1][4] => mux_apc:auto_generated.data[17]
data[1][5] => mux_apc:auto_generated.data[18]
data[1][6] => mux_apc:auto_generated.data[19]
data[1][7] => mux_apc:auto_generated.data[20]
data[1][8] => mux_apc:auto_generated.data[21]
data[1][9] => mux_apc:auto_generated.data[22]
data[1][10] => mux_apc:auto_generated.data[23]
data[1][11] => mux_apc:auto_generated.data[24]
data[1][12] => mux_apc:auto_generated.data[25]
sel[0] => mux_apc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_apc:auto_generated.result[0]
result[1] <= mux_apc:auto_generated.result[1]
result[2] <= mux_apc:auto_generated.result[2]
result[3] <= mux_apc:auto_generated.result[3]
result[4] <= mux_apc:auto_generated.result[4]
result[5] <= mux_apc:auto_generated.result[5]
result[6] <= mux_apc:auto_generated.result[6]
result[7] <= mux_apc:auto_generated.result[7]
result[8] <= mux_apc:auto_generated.result[8]
result[9] <= mux_apc:auto_generated.result[9]
result[10] <= mux_apc:auto_generated.result[10]
result[11] <= mux_apc:auto_generated.result[11]
result[12] <= mux_apc:auto_generated.result[12]


|CPU|CU_mp:inst2|mux21_13bit:inst18|lpm_mux:lpm_mux_component|mux_apc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|CU_mp:inst2|micro_mem:inst1
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8881:auto_generated.address_a[0]
address_a[1] => altsyncram_8881:auto_generated.address_a[1]
address_a[2] => altsyncram_8881:auto_generated.address_a[2]
address_a[3] => altsyncram_8881:auto_generated.address_a[3]
address_a[4] => altsyncram_8881:auto_generated.address_a[4]
address_a[5] => altsyncram_8881:auto_generated.address_a[5]
address_a[6] => altsyncram_8881:auto_generated.address_a[6]
address_a[7] => altsyncram_8881:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8881:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8881:auto_generated.q_a[0]
q_a[1] <= altsyncram_8881:auto_generated.q_a[1]
q_a[2] <= altsyncram_8881:auto_generated.q_a[2]
q_a[3] <= altsyncram_8881:auto_generated.q_a[3]
q_a[4] <= altsyncram_8881:auto_generated.q_a[4]
q_a[5] <= altsyncram_8881:auto_generated.q_a[5]
q_a[6] <= altsyncram_8881:auto_generated.q_a[6]
q_a[7] <= altsyncram_8881:auto_generated.q_a[7]
q_a[8] <= altsyncram_8881:auto_generated.q_a[8]
q_a[9] <= altsyncram_8881:auto_generated.q_a[9]
q_a[10] <= altsyncram_8881:auto_generated.q_a[10]
q_a[11] <= altsyncram_8881:auto_generated.q_a[11]
q_a[12] <= altsyncram_8881:auto_generated.q_a[12]
q_a[13] <= altsyncram_8881:auto_generated.q_a[13]
q_a[14] <= altsyncram_8881:auto_generated.q_a[14]
q_a[15] <= altsyncram_8881:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|CU_mp:inst2|micro_mem:inst1|altsyncram:altsyncram_component|altsyncram_8881:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|CPU|CU_mp:inst2|pc_micro:inst
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
sload => sload~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|CPU|CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component
clock => cntr_4oj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4oj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_4oj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4oj:auto_generated.sload
data[0] => cntr_4oj:auto_generated.data[0]
data[1] => cntr_4oj:auto_generated.data[1]
data[2] => cntr_4oj:auto_generated.data[2]
data[3] => cntr_4oj:auto_generated.data[3]
data[4] => cntr_4oj:auto_generated.data[4]
data[5] => cntr_4oj:auto_generated.data[5]
data[6] => cntr_4oj:auto_generated.data[6]
data[7] => cntr_4oj:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_4oj:auto_generated.q[0]
q[1] <= cntr_4oj:auto_generated.q[1]
q[2] <= cntr_4oj:auto_generated.q[2]
q[3] <= cntr_4oj:auto_generated.q[3]
q[4] <= cntr_4oj:auto_generated.q[4]
q[5] <= cntr_4oj:auto_generated.q[5]
q[6] <= cntr_4oj:auto_generated.q[6]
q[7] <= cntr_4oj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU|CU_mp:inst2|pc_micro:inst|lpm_counter:lpm_counter_component|cntr_4oj:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|CPU|CU_mp:inst2|mux81_1bit:inst6
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
data4 => sub_wire3[4].IN1
data5 => sub_wire3[5].IN1
data6 => sub_wire3[6].IN1
data7 => sub_wire3[7].IN1
sel[0] => sel[0]~2.IN1
sel[1] => sel[1]~1.IN1
sel[2] => sel[2]~0.IN1
result <= lpm_mux:lpm_mux_component.result


|CPU|CU_mp:inst2|mux81_1bit:inst6|lpm_mux:lpm_mux_component
data[0][0] => mux_vnc:auto_generated.data[0]
data[1][0] => mux_vnc:auto_generated.data[1]
data[2][0] => mux_vnc:auto_generated.data[2]
data[3][0] => mux_vnc:auto_generated.data[3]
data[4][0] => mux_vnc:auto_generated.data[4]
data[5][0] => mux_vnc:auto_generated.data[5]
data[6][0] => mux_vnc:auto_generated.data[6]
data[7][0] => mux_vnc:auto_generated.data[7]
sel[0] => mux_vnc:auto_generated.sel[0]
sel[1] => mux_vnc:auto_generated.sel[1]
sel[2] => mux_vnc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vnc:auto_generated.result[0]


|CPU|CU_mp:inst2|mux81_1bit:inst6|lpm_mux:lpm_mux_component|mux_vnc:auto_generated
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|CU_mp:inst2|one_const:inst13
result[0] <= lpm_constant:lpm_constant_component.result


|CPU|CU_mp:inst2|one_const:inst13|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|CPU|CU_mp:inst2|zero_const_1bit:inst9
result[0] <= lpm_constant:lpm_constant_component.result


|CPU|CU_mp:inst2|zero_const_1bit:inst9|lpm_constant:lpm_constant_component
result[0] <= <GND>


|CPU|CU_mp:inst2|zero_const_13bit:inst19
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result
result[10] <= lpm_constant:lpm_constant_component.result
result[11] <= lpm_constant:lpm_constant_component.result
result[12] <= lpm_constant:lpm_constant_component.result


|CPU|CU_mp:inst2|zero_const_13bit:inst19|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>


|CPU|instructions_mem:inst
address[0] => address[0]~3.IN1
address[1] => address[1]~2.IN1
address[2] => address[2]~1.IN1
address[3] => address[3]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|CPU|instructions_mem:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r991:auto_generated.address_a[0]
address_a[1] => altsyncram_r991:auto_generated.address_a[1]
address_a[2] => altsyncram_r991:auto_generated.address_a[2]
address_a[3] => altsyncram_r991:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r991:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_r991:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r991:auto_generated.q_a[0]
q_a[1] <= altsyncram_r991:auto_generated.q_a[1]
q_a[2] <= altsyncram_r991:auto_generated.q_a[2]
q_a[3] <= altsyncram_r991:auto_generated.q_a[3]
q_a[4] <= altsyncram_r991:auto_generated.q_a[4]
q_a[5] <= altsyncram_r991:auto_generated.q_a[5]
q_a[6] <= altsyncram_r991:auto_generated.q_a[6]
q_a[7] <= altsyncram_r991:auto_generated.q_a[7]
q_a[8] <= altsyncram_r991:auto_generated.q_a[8]
q_a[9] <= altsyncram_r991:auto_generated.q_a[9]
q_a[10] <= altsyncram_r991:auto_generated.q_a[10]
q_a[11] <= altsyncram_r991:auto_generated.q_a[11]
q_a[12] <= altsyncram_r991:auto_generated.q_a[12]
q_a[13] <= altsyncram_r991:auto_generated.q_a[13]
q_a[14] <= altsyncram_r991:auto_generated.q_a[14]
q_a[15] <= altsyncram_r991:auto_generated.q_a[15]
q_a[16] <= altsyncram_r991:auto_generated.q_a[16]
q_a[17] <= altsyncram_r991:auto_generated.q_a[17]
q_a[18] <= altsyncram_r991:auto_generated.q_a[18]
q_a[19] <= altsyncram_r991:auto_generated.q_a[19]
q_a[20] <= altsyncram_r991:auto_generated.q_a[20]
q_a[21] <= altsyncram_r991:auto_generated.q_a[21]
q_a[22] <= altsyncram_r991:auto_generated.q_a[22]
q_a[23] <= altsyncram_r991:auto_generated.q_a[23]
q_a[24] <= altsyncram_r991:auto_generated.q_a[24]
q_a[25] <= altsyncram_r991:auto_generated.q_a[25]
q_a[26] <= altsyncram_r991:auto_generated.q_a[26]
q_a[27] <= altsyncram_r991:auto_generated.q_a[27]
q_a[28] <= altsyncram_r991:auto_generated.q_a[28]
q_a[29] <= altsyncram_r991:auto_generated.q_a[29]
q_a[30] <= altsyncram_r991:auto_generated.q_a[30]
q_a[31] <= altsyncram_r991:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|instructions_mem:inst|altsyncram:altsyncram_component|altsyncram_r991:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|CPU|pc:inst1
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
sload => sload~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q


|CPU|pc:inst1|lpm_counter:lpm_counter_component
clock => cntr_0oj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0oj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_0oj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_0oj:auto_generated.sload
data[0] => cntr_0oj:auto_generated.data[0]
data[1] => cntr_0oj:auto_generated.data[1]
data[2] => cntr_0oj:auto_generated.data[2]
data[3] => cntr_0oj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_0oj:auto_generated.q[0]
q[1] <= cntr_0oj:auto_generated.q[1]
q[2] <= cntr_0oj:auto_generated.q[2]
q[3] <= cntr_0oj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU|pc:inst1|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT


|CPU|ALU:inst13
result[0] <= mux_gate:inst.result[0]
result[1] <= mux_gate:inst.result[1]
result[2] <= mux_gate:inst.result[2]
result[3] <= mux_gate:inst.result[3]
result[4] <= mux_gate:inst.result[4]
result[5] <= mux_gate:inst.result[5]
result[6] <= mux_gate:inst.result[6]
result[7] <= mux_gate:inst.result[7]
result[8] <= mux_gate:inst.result[8]
result[9] <= mux_gate:inst.result[9]
result[10] <= mux_gate:inst.result[10]
result[11] <= mux_gate:inst.result[11]
result[12] <= mux_gate:inst.result[12]
result[13] <= mux_gate:inst.result[13]
result[14] <= mux_gate:inst.result[14]
result[15] <= mux_gate:inst.result[15]
result[16] <= mux_gate:inst.result[16]
result[17] <= mux_gate:inst.result[17]
result[18] <= mux_gate:inst.result[18]
result[19] <= mux_gate:inst.result[19]
result[20] <= mux_gate:inst.result[20]
result[21] <= mux_gate:inst.result[21]
result[22] <= mux_gate:inst.result[22]
result[23] <= mux_gate:inst.result[23]
result[24] <= mux_gate:inst.result[24]
result[25] <= mux_gate:inst.result[25]
result[26] <= mux_gate:inst.result[26]
result[27] <= mux_gate:inst.result[27]
result[28] <= mux_gate:inst.result[28]
result[29] <= mux_gate:inst.result[29]
result[30] <= mux_gate:inst.result[30]
result[31] <= mux_gate:inst.result[31]
dataa[0] => xor_gate:inst6.data0x[0]
dataa[0] => shift_left:inst22.data[0]
dataa[0] => shift_right:inst23.data[0]
dataa[0] => rotate_left:inst25.data[0]
dataa[0] => rotate_right:inst26.data[0]
dataa[0] => adder:inst19.dataa[0]
dataa[0] => subtractor:inst20.dataa[0]
dataa[0] => mult:inst1.dataa[0]
dataa[0] => div:inst2.numer[0]
dataa[0] => comp:inst3.dataa[0]
dataa[0] => mux21_gate:max.data1x[0]
dataa[0] => mux21_gate:min.data0x[0]
dataa[0] => not_gate:inst4.data[0]
dataa[0] => and_gate:inst5.data0x[0]
dataa[1] => xor_gate:inst6.data0x[1]
dataa[1] => shift_left:inst22.data[1]
dataa[1] => shift_right:inst23.data[1]
dataa[1] => rotate_left:inst25.data[1]
dataa[1] => rotate_right:inst26.data[1]
dataa[1] => adder:inst19.dataa[1]
dataa[1] => subtractor:inst20.dataa[1]
dataa[1] => mult:inst1.dataa[1]
dataa[1] => div:inst2.numer[1]
dataa[1] => comp:inst3.dataa[1]
dataa[1] => mux21_gate:max.data1x[1]
dataa[1] => mux21_gate:min.data0x[1]
dataa[1] => not_gate:inst4.data[1]
dataa[1] => and_gate:inst5.data0x[1]
dataa[2] => xor_gate:inst6.data0x[2]
dataa[2] => shift_left:inst22.data[2]
dataa[2] => shift_right:inst23.data[2]
dataa[2] => rotate_left:inst25.data[2]
dataa[2] => rotate_right:inst26.data[2]
dataa[2] => adder:inst19.dataa[2]
dataa[2] => subtractor:inst20.dataa[2]
dataa[2] => mult:inst1.dataa[2]
dataa[2] => div:inst2.numer[2]
dataa[2] => comp:inst3.dataa[2]
dataa[2] => mux21_gate:max.data1x[2]
dataa[2] => mux21_gate:min.data0x[2]
dataa[2] => not_gate:inst4.data[2]
dataa[2] => and_gate:inst5.data0x[2]
dataa[3] => xor_gate:inst6.data0x[3]
dataa[3] => shift_left:inst22.data[3]
dataa[3] => shift_right:inst23.data[3]
dataa[3] => rotate_left:inst25.data[3]
dataa[3] => rotate_right:inst26.data[3]
dataa[3] => adder:inst19.dataa[3]
dataa[3] => subtractor:inst20.dataa[3]
dataa[3] => mult:inst1.dataa[3]
dataa[3] => div:inst2.numer[3]
dataa[3] => comp:inst3.dataa[3]
dataa[3] => mux21_gate:max.data1x[3]
dataa[3] => mux21_gate:min.data0x[3]
dataa[3] => not_gate:inst4.data[3]
dataa[3] => and_gate:inst5.data0x[3]
dataa[4] => xor_gate:inst6.data0x[4]
dataa[4] => shift_left:inst22.data[4]
dataa[4] => shift_right:inst23.data[4]
dataa[4] => rotate_left:inst25.data[4]
dataa[4] => rotate_right:inst26.data[4]
dataa[4] => adder:inst19.dataa[4]
dataa[4] => subtractor:inst20.dataa[4]
dataa[4] => mult:inst1.dataa[4]
dataa[4] => div:inst2.numer[4]
dataa[4] => comp:inst3.dataa[4]
dataa[4] => mux21_gate:max.data1x[4]
dataa[4] => mux21_gate:min.data0x[4]
dataa[4] => not_gate:inst4.data[4]
dataa[4] => and_gate:inst5.data0x[4]
dataa[5] => xor_gate:inst6.data0x[5]
dataa[5] => shift_left:inst22.data[5]
dataa[5] => shift_right:inst23.data[5]
dataa[5] => rotate_left:inst25.data[5]
dataa[5] => rotate_right:inst26.data[5]
dataa[5] => adder:inst19.dataa[5]
dataa[5] => subtractor:inst20.dataa[5]
dataa[5] => mult:inst1.dataa[5]
dataa[5] => div:inst2.numer[5]
dataa[5] => comp:inst3.dataa[5]
dataa[5] => mux21_gate:max.data1x[5]
dataa[5] => mux21_gate:min.data0x[5]
dataa[5] => not_gate:inst4.data[5]
dataa[5] => and_gate:inst5.data0x[5]
dataa[6] => xor_gate:inst6.data0x[6]
dataa[6] => shift_left:inst22.data[6]
dataa[6] => shift_right:inst23.data[6]
dataa[6] => rotate_left:inst25.data[6]
dataa[6] => rotate_right:inst26.data[6]
dataa[6] => adder:inst19.dataa[6]
dataa[6] => subtractor:inst20.dataa[6]
dataa[6] => mult:inst1.dataa[6]
dataa[6] => div:inst2.numer[6]
dataa[6] => comp:inst3.dataa[6]
dataa[6] => mux21_gate:max.data1x[6]
dataa[6] => mux21_gate:min.data0x[6]
dataa[6] => not_gate:inst4.data[6]
dataa[6] => and_gate:inst5.data0x[6]
dataa[7] => xor_gate:inst6.data0x[7]
dataa[7] => shift_left:inst22.data[7]
dataa[7] => shift_right:inst23.data[7]
dataa[7] => rotate_left:inst25.data[7]
dataa[7] => rotate_right:inst26.data[7]
dataa[7] => adder:inst19.dataa[7]
dataa[7] => subtractor:inst20.dataa[7]
dataa[7] => mult:inst1.dataa[7]
dataa[7] => div:inst2.numer[7]
dataa[7] => comp:inst3.dataa[7]
dataa[7] => mux21_gate:max.data1x[7]
dataa[7] => mux21_gate:min.data0x[7]
dataa[7] => not_gate:inst4.data[7]
dataa[7] => and_gate:inst5.data0x[7]
dataa[8] => xor_gate:inst6.data0x[8]
dataa[8] => shift_left:inst22.data[8]
dataa[8] => shift_right:inst23.data[8]
dataa[8] => rotate_left:inst25.data[8]
dataa[8] => rotate_right:inst26.data[8]
dataa[8] => adder:inst19.dataa[8]
dataa[8] => subtractor:inst20.dataa[8]
dataa[8] => mult:inst1.dataa[8]
dataa[8] => div:inst2.numer[8]
dataa[8] => comp:inst3.dataa[8]
dataa[8] => mux21_gate:max.data1x[8]
dataa[8] => mux21_gate:min.data0x[8]
dataa[8] => not_gate:inst4.data[8]
dataa[8] => and_gate:inst5.data0x[8]
dataa[9] => xor_gate:inst6.data0x[9]
dataa[9] => shift_left:inst22.data[9]
dataa[9] => shift_right:inst23.data[9]
dataa[9] => rotate_left:inst25.data[9]
dataa[9] => rotate_right:inst26.data[9]
dataa[9] => adder:inst19.dataa[9]
dataa[9] => subtractor:inst20.dataa[9]
dataa[9] => mult:inst1.dataa[9]
dataa[9] => div:inst2.numer[9]
dataa[9] => comp:inst3.dataa[9]
dataa[9] => mux21_gate:max.data1x[9]
dataa[9] => mux21_gate:min.data0x[9]
dataa[9] => not_gate:inst4.data[9]
dataa[9] => and_gate:inst5.data0x[9]
dataa[10] => xor_gate:inst6.data0x[10]
dataa[10] => shift_left:inst22.data[10]
dataa[10] => shift_right:inst23.data[10]
dataa[10] => rotate_left:inst25.data[10]
dataa[10] => rotate_right:inst26.data[10]
dataa[10] => adder:inst19.dataa[10]
dataa[10] => subtractor:inst20.dataa[10]
dataa[10] => mult:inst1.dataa[10]
dataa[10] => div:inst2.numer[10]
dataa[10] => comp:inst3.dataa[10]
dataa[10] => mux21_gate:max.data1x[10]
dataa[10] => mux21_gate:min.data0x[10]
dataa[10] => not_gate:inst4.data[10]
dataa[10] => and_gate:inst5.data0x[10]
dataa[11] => xor_gate:inst6.data0x[11]
dataa[11] => shift_left:inst22.data[11]
dataa[11] => shift_right:inst23.data[11]
dataa[11] => rotate_left:inst25.data[11]
dataa[11] => rotate_right:inst26.data[11]
dataa[11] => adder:inst19.dataa[11]
dataa[11] => subtractor:inst20.dataa[11]
dataa[11] => mult:inst1.dataa[11]
dataa[11] => div:inst2.numer[11]
dataa[11] => comp:inst3.dataa[11]
dataa[11] => mux21_gate:max.data1x[11]
dataa[11] => mux21_gate:min.data0x[11]
dataa[11] => not_gate:inst4.data[11]
dataa[11] => and_gate:inst5.data0x[11]
dataa[12] => xor_gate:inst6.data0x[12]
dataa[12] => shift_left:inst22.data[12]
dataa[12] => shift_right:inst23.data[12]
dataa[12] => rotate_left:inst25.data[12]
dataa[12] => rotate_right:inst26.data[12]
dataa[12] => adder:inst19.dataa[12]
dataa[12] => subtractor:inst20.dataa[12]
dataa[12] => mult:inst1.dataa[12]
dataa[12] => div:inst2.numer[12]
dataa[12] => comp:inst3.dataa[12]
dataa[12] => mux21_gate:max.data1x[12]
dataa[12] => mux21_gate:min.data0x[12]
dataa[12] => not_gate:inst4.data[12]
dataa[12] => and_gate:inst5.data0x[12]
dataa[13] => xor_gate:inst6.data0x[13]
dataa[13] => shift_left:inst22.data[13]
dataa[13] => shift_right:inst23.data[13]
dataa[13] => rotate_left:inst25.data[13]
dataa[13] => rotate_right:inst26.data[13]
dataa[13] => adder:inst19.dataa[13]
dataa[13] => subtractor:inst20.dataa[13]
dataa[13] => mult:inst1.dataa[13]
dataa[13] => div:inst2.numer[13]
dataa[13] => comp:inst3.dataa[13]
dataa[13] => mux21_gate:max.data1x[13]
dataa[13] => mux21_gate:min.data0x[13]
dataa[13] => not_gate:inst4.data[13]
dataa[13] => and_gate:inst5.data0x[13]
dataa[14] => xor_gate:inst6.data0x[14]
dataa[14] => shift_left:inst22.data[14]
dataa[14] => shift_right:inst23.data[14]
dataa[14] => rotate_left:inst25.data[14]
dataa[14] => rotate_right:inst26.data[14]
dataa[14] => adder:inst19.dataa[14]
dataa[14] => subtractor:inst20.dataa[14]
dataa[14] => mult:inst1.dataa[14]
dataa[14] => div:inst2.numer[14]
dataa[14] => comp:inst3.dataa[14]
dataa[14] => mux21_gate:max.data1x[14]
dataa[14] => mux21_gate:min.data0x[14]
dataa[14] => not_gate:inst4.data[14]
dataa[14] => and_gate:inst5.data0x[14]
dataa[15] => xor_gate:inst6.data0x[15]
dataa[15] => shift_left:inst22.data[15]
dataa[15] => shift_right:inst23.data[15]
dataa[15] => rotate_left:inst25.data[15]
dataa[15] => rotate_right:inst26.data[15]
dataa[15] => adder:inst19.dataa[15]
dataa[15] => subtractor:inst20.dataa[15]
dataa[15] => mult:inst1.dataa[15]
dataa[15] => div:inst2.numer[15]
dataa[15] => comp:inst3.dataa[15]
dataa[15] => mux21_gate:max.data1x[15]
dataa[15] => mux21_gate:min.data0x[15]
dataa[15] => not_gate:inst4.data[15]
dataa[15] => and_gate:inst5.data0x[15]
dataa[16] => xor_gate:inst6.data0x[16]
dataa[16] => shift_left:inst22.data[16]
dataa[16] => shift_right:inst23.data[16]
dataa[16] => rotate_left:inst25.data[16]
dataa[16] => rotate_right:inst26.data[16]
dataa[16] => adder:inst19.dataa[16]
dataa[16] => subtractor:inst20.dataa[16]
dataa[16] => div:inst2.numer[16]
dataa[16] => comp:inst3.dataa[16]
dataa[16] => mux21_gate:max.data1x[16]
dataa[16] => mux21_gate:min.data0x[16]
dataa[16] => not_gate:inst4.data[16]
dataa[16] => and_gate:inst5.data0x[16]
dataa[17] => xor_gate:inst6.data0x[17]
dataa[17] => shift_left:inst22.data[17]
dataa[17] => shift_right:inst23.data[17]
dataa[17] => rotate_left:inst25.data[17]
dataa[17] => rotate_right:inst26.data[17]
dataa[17] => adder:inst19.dataa[17]
dataa[17] => subtractor:inst20.dataa[17]
dataa[17] => div:inst2.numer[17]
dataa[17] => comp:inst3.dataa[17]
dataa[17] => mux21_gate:max.data1x[17]
dataa[17] => mux21_gate:min.data0x[17]
dataa[17] => not_gate:inst4.data[17]
dataa[17] => and_gate:inst5.data0x[17]
dataa[18] => xor_gate:inst6.data0x[18]
dataa[18] => shift_left:inst22.data[18]
dataa[18] => shift_right:inst23.data[18]
dataa[18] => rotate_left:inst25.data[18]
dataa[18] => rotate_right:inst26.data[18]
dataa[18] => adder:inst19.dataa[18]
dataa[18] => subtractor:inst20.dataa[18]
dataa[18] => div:inst2.numer[18]
dataa[18] => comp:inst3.dataa[18]
dataa[18] => mux21_gate:max.data1x[18]
dataa[18] => mux21_gate:min.data0x[18]
dataa[18] => not_gate:inst4.data[18]
dataa[18] => and_gate:inst5.data0x[18]
dataa[19] => xor_gate:inst6.data0x[19]
dataa[19] => shift_left:inst22.data[19]
dataa[19] => shift_right:inst23.data[19]
dataa[19] => rotate_left:inst25.data[19]
dataa[19] => rotate_right:inst26.data[19]
dataa[19] => adder:inst19.dataa[19]
dataa[19] => subtractor:inst20.dataa[19]
dataa[19] => div:inst2.numer[19]
dataa[19] => comp:inst3.dataa[19]
dataa[19] => mux21_gate:max.data1x[19]
dataa[19] => mux21_gate:min.data0x[19]
dataa[19] => not_gate:inst4.data[19]
dataa[19] => and_gate:inst5.data0x[19]
dataa[20] => xor_gate:inst6.data0x[20]
dataa[20] => shift_left:inst22.data[20]
dataa[20] => shift_right:inst23.data[20]
dataa[20] => rotate_left:inst25.data[20]
dataa[20] => rotate_right:inst26.data[20]
dataa[20] => adder:inst19.dataa[20]
dataa[20] => subtractor:inst20.dataa[20]
dataa[20] => div:inst2.numer[20]
dataa[20] => comp:inst3.dataa[20]
dataa[20] => mux21_gate:max.data1x[20]
dataa[20] => mux21_gate:min.data0x[20]
dataa[20] => not_gate:inst4.data[20]
dataa[20] => and_gate:inst5.data0x[20]
dataa[21] => xor_gate:inst6.data0x[21]
dataa[21] => shift_left:inst22.data[21]
dataa[21] => shift_right:inst23.data[21]
dataa[21] => rotate_left:inst25.data[21]
dataa[21] => rotate_right:inst26.data[21]
dataa[21] => adder:inst19.dataa[21]
dataa[21] => subtractor:inst20.dataa[21]
dataa[21] => div:inst2.numer[21]
dataa[21] => comp:inst3.dataa[21]
dataa[21] => mux21_gate:max.data1x[21]
dataa[21] => mux21_gate:min.data0x[21]
dataa[21] => not_gate:inst4.data[21]
dataa[21] => and_gate:inst5.data0x[21]
dataa[22] => xor_gate:inst6.data0x[22]
dataa[22] => shift_left:inst22.data[22]
dataa[22] => shift_right:inst23.data[22]
dataa[22] => rotate_left:inst25.data[22]
dataa[22] => rotate_right:inst26.data[22]
dataa[22] => adder:inst19.dataa[22]
dataa[22] => subtractor:inst20.dataa[22]
dataa[22] => div:inst2.numer[22]
dataa[22] => comp:inst3.dataa[22]
dataa[22] => mux21_gate:max.data1x[22]
dataa[22] => mux21_gate:min.data0x[22]
dataa[22] => not_gate:inst4.data[22]
dataa[22] => and_gate:inst5.data0x[22]
dataa[23] => xor_gate:inst6.data0x[23]
dataa[23] => shift_left:inst22.data[23]
dataa[23] => shift_right:inst23.data[23]
dataa[23] => rotate_left:inst25.data[23]
dataa[23] => rotate_right:inst26.data[23]
dataa[23] => adder:inst19.dataa[23]
dataa[23] => subtractor:inst20.dataa[23]
dataa[23] => div:inst2.numer[23]
dataa[23] => comp:inst3.dataa[23]
dataa[23] => mux21_gate:max.data1x[23]
dataa[23] => mux21_gate:min.data0x[23]
dataa[23] => not_gate:inst4.data[23]
dataa[23] => and_gate:inst5.data0x[23]
dataa[24] => xor_gate:inst6.data0x[24]
dataa[24] => shift_left:inst22.data[24]
dataa[24] => shift_right:inst23.data[24]
dataa[24] => rotate_left:inst25.data[24]
dataa[24] => rotate_right:inst26.data[24]
dataa[24] => adder:inst19.dataa[24]
dataa[24] => subtractor:inst20.dataa[24]
dataa[24] => div:inst2.numer[24]
dataa[24] => comp:inst3.dataa[24]
dataa[24] => mux21_gate:max.data1x[24]
dataa[24] => mux21_gate:min.data0x[24]
dataa[24] => not_gate:inst4.data[24]
dataa[24] => and_gate:inst5.data0x[24]
dataa[25] => xor_gate:inst6.data0x[25]
dataa[25] => shift_left:inst22.data[25]
dataa[25] => shift_right:inst23.data[25]
dataa[25] => rotate_left:inst25.data[25]
dataa[25] => rotate_right:inst26.data[25]
dataa[25] => adder:inst19.dataa[25]
dataa[25] => subtractor:inst20.dataa[25]
dataa[25] => div:inst2.numer[25]
dataa[25] => comp:inst3.dataa[25]
dataa[25] => mux21_gate:max.data1x[25]
dataa[25] => mux21_gate:min.data0x[25]
dataa[25] => not_gate:inst4.data[25]
dataa[25] => and_gate:inst5.data0x[25]
dataa[26] => xor_gate:inst6.data0x[26]
dataa[26] => shift_left:inst22.data[26]
dataa[26] => shift_right:inst23.data[26]
dataa[26] => rotate_left:inst25.data[26]
dataa[26] => rotate_right:inst26.data[26]
dataa[26] => adder:inst19.dataa[26]
dataa[26] => subtractor:inst20.dataa[26]
dataa[26] => div:inst2.numer[26]
dataa[26] => comp:inst3.dataa[26]
dataa[26] => mux21_gate:max.data1x[26]
dataa[26] => mux21_gate:min.data0x[26]
dataa[26] => not_gate:inst4.data[26]
dataa[26] => and_gate:inst5.data0x[26]
dataa[27] => xor_gate:inst6.data0x[27]
dataa[27] => shift_left:inst22.data[27]
dataa[27] => shift_right:inst23.data[27]
dataa[27] => rotate_left:inst25.data[27]
dataa[27] => rotate_right:inst26.data[27]
dataa[27] => adder:inst19.dataa[27]
dataa[27] => subtractor:inst20.dataa[27]
dataa[27] => div:inst2.numer[27]
dataa[27] => comp:inst3.dataa[27]
dataa[27] => mux21_gate:max.data1x[27]
dataa[27] => mux21_gate:min.data0x[27]
dataa[27] => not_gate:inst4.data[27]
dataa[27] => and_gate:inst5.data0x[27]
dataa[28] => xor_gate:inst6.data0x[28]
dataa[28] => shift_left:inst22.data[28]
dataa[28] => shift_right:inst23.data[28]
dataa[28] => rotate_left:inst25.data[28]
dataa[28] => rotate_right:inst26.data[28]
dataa[28] => adder:inst19.dataa[28]
dataa[28] => subtractor:inst20.dataa[28]
dataa[28] => div:inst2.numer[28]
dataa[28] => comp:inst3.dataa[28]
dataa[28] => mux21_gate:max.data1x[28]
dataa[28] => mux21_gate:min.data0x[28]
dataa[28] => not_gate:inst4.data[28]
dataa[28] => and_gate:inst5.data0x[28]
dataa[29] => xor_gate:inst6.data0x[29]
dataa[29] => shift_left:inst22.data[29]
dataa[29] => shift_right:inst23.data[29]
dataa[29] => rotate_left:inst25.data[29]
dataa[29] => rotate_right:inst26.data[29]
dataa[29] => adder:inst19.dataa[29]
dataa[29] => subtractor:inst20.dataa[29]
dataa[29] => div:inst2.numer[29]
dataa[29] => comp:inst3.dataa[29]
dataa[29] => mux21_gate:max.data1x[29]
dataa[29] => mux21_gate:min.data0x[29]
dataa[29] => not_gate:inst4.data[29]
dataa[29] => and_gate:inst5.data0x[29]
dataa[30] => xor_gate:inst6.data0x[30]
dataa[30] => shift_left:inst22.data[30]
dataa[30] => shift_right:inst23.data[30]
dataa[30] => rotate_left:inst25.data[30]
dataa[30] => rotate_right:inst26.data[30]
dataa[30] => adder:inst19.dataa[30]
dataa[30] => subtractor:inst20.dataa[30]
dataa[30] => div:inst2.numer[30]
dataa[30] => comp:inst3.dataa[30]
dataa[30] => mux21_gate:max.data1x[30]
dataa[30] => mux21_gate:min.data0x[30]
dataa[30] => not_gate:inst4.data[30]
dataa[30] => and_gate:inst5.data0x[30]
dataa[31] => xor_gate:inst6.data0x[31]
dataa[31] => shift_left:inst22.data[31]
dataa[31] => shift_right:inst23.data[31]
dataa[31] => rotate_left:inst25.data[31]
dataa[31] => rotate_right:inst26.data[31]
dataa[31] => adder:inst19.dataa[31]
dataa[31] => subtractor:inst20.dataa[31]
dataa[31] => div:inst2.numer[31]
dataa[31] => comp:inst3.dataa[31]
dataa[31] => mux21_gate:max.data1x[31]
dataa[31] => mux21_gate:min.data0x[31]
dataa[31] => not_gate:inst4.data[31]
dataa[31] => and_gate:inst5.data0x[31]
datab[0] => xor_gate:inst6.data1x[0]
datab[0] => adder:inst19.datab[0]
datab[0] => subtractor:inst20.datab[0]
datab[0] => mult:inst1.datab[0]
datab[0] => div:inst2.denom[0]
datab[0] => comp:inst3.datab[0]
datab[0] => mux21_gate:max.data0x[0]
datab[0] => mux21_gate:min.data1x[0]
datab[0] => and_gate:inst5.data1x[0]
datab[1] => xor_gate:inst6.data1x[1]
datab[1] => adder:inst19.datab[1]
datab[1] => subtractor:inst20.datab[1]
datab[1] => mult:inst1.datab[1]
datab[1] => div:inst2.denom[1]
datab[1] => comp:inst3.datab[1]
datab[1] => mux21_gate:max.data0x[1]
datab[1] => mux21_gate:min.data1x[1]
datab[1] => and_gate:inst5.data1x[1]
datab[2] => xor_gate:inst6.data1x[2]
datab[2] => adder:inst19.datab[2]
datab[2] => subtractor:inst20.datab[2]
datab[2] => mult:inst1.datab[2]
datab[2] => div:inst2.denom[2]
datab[2] => comp:inst3.datab[2]
datab[2] => mux21_gate:max.data0x[2]
datab[2] => mux21_gate:min.data1x[2]
datab[2] => and_gate:inst5.data1x[2]
datab[3] => xor_gate:inst6.data1x[3]
datab[3] => adder:inst19.datab[3]
datab[3] => subtractor:inst20.datab[3]
datab[3] => mult:inst1.datab[3]
datab[3] => div:inst2.denom[3]
datab[3] => comp:inst3.datab[3]
datab[3] => mux21_gate:max.data0x[3]
datab[3] => mux21_gate:min.data1x[3]
datab[3] => and_gate:inst5.data1x[3]
datab[4] => xor_gate:inst6.data1x[4]
datab[4] => adder:inst19.datab[4]
datab[4] => subtractor:inst20.datab[4]
datab[4] => mult:inst1.datab[4]
datab[4] => div:inst2.denom[4]
datab[4] => comp:inst3.datab[4]
datab[4] => mux21_gate:max.data0x[4]
datab[4] => mux21_gate:min.data1x[4]
datab[4] => and_gate:inst5.data1x[4]
datab[5] => xor_gate:inst6.data1x[5]
datab[5] => adder:inst19.datab[5]
datab[5] => subtractor:inst20.datab[5]
datab[5] => mult:inst1.datab[5]
datab[5] => div:inst2.denom[5]
datab[5] => comp:inst3.datab[5]
datab[5] => mux21_gate:max.data0x[5]
datab[5] => mux21_gate:min.data1x[5]
datab[5] => and_gate:inst5.data1x[5]
datab[6] => xor_gate:inst6.data1x[6]
datab[6] => adder:inst19.datab[6]
datab[6] => subtractor:inst20.datab[6]
datab[6] => mult:inst1.datab[6]
datab[6] => div:inst2.denom[6]
datab[6] => comp:inst3.datab[6]
datab[6] => mux21_gate:max.data0x[6]
datab[6] => mux21_gate:min.data1x[6]
datab[6] => and_gate:inst5.data1x[6]
datab[7] => xor_gate:inst6.data1x[7]
datab[7] => adder:inst19.datab[7]
datab[7] => subtractor:inst20.datab[7]
datab[7] => mult:inst1.datab[7]
datab[7] => div:inst2.denom[7]
datab[7] => comp:inst3.datab[7]
datab[7] => mux21_gate:max.data0x[7]
datab[7] => mux21_gate:min.data1x[7]
datab[7] => and_gate:inst5.data1x[7]
datab[8] => xor_gate:inst6.data1x[8]
datab[8] => adder:inst19.datab[8]
datab[8] => subtractor:inst20.datab[8]
datab[8] => mult:inst1.datab[8]
datab[8] => div:inst2.denom[8]
datab[8] => comp:inst3.datab[8]
datab[8] => mux21_gate:max.data0x[8]
datab[8] => mux21_gate:min.data1x[8]
datab[8] => and_gate:inst5.data1x[8]
datab[9] => xor_gate:inst6.data1x[9]
datab[9] => adder:inst19.datab[9]
datab[9] => subtractor:inst20.datab[9]
datab[9] => mult:inst1.datab[9]
datab[9] => div:inst2.denom[9]
datab[9] => comp:inst3.datab[9]
datab[9] => mux21_gate:max.data0x[9]
datab[9] => mux21_gate:min.data1x[9]
datab[9] => and_gate:inst5.data1x[9]
datab[10] => xor_gate:inst6.data1x[10]
datab[10] => adder:inst19.datab[10]
datab[10] => subtractor:inst20.datab[10]
datab[10] => mult:inst1.datab[10]
datab[10] => div:inst2.denom[10]
datab[10] => comp:inst3.datab[10]
datab[10] => mux21_gate:max.data0x[10]
datab[10] => mux21_gate:min.data1x[10]
datab[10] => and_gate:inst5.data1x[10]
datab[11] => xor_gate:inst6.data1x[11]
datab[11] => adder:inst19.datab[11]
datab[11] => subtractor:inst20.datab[11]
datab[11] => mult:inst1.datab[11]
datab[11] => div:inst2.denom[11]
datab[11] => comp:inst3.datab[11]
datab[11] => mux21_gate:max.data0x[11]
datab[11] => mux21_gate:min.data1x[11]
datab[11] => and_gate:inst5.data1x[11]
datab[12] => xor_gate:inst6.data1x[12]
datab[12] => adder:inst19.datab[12]
datab[12] => subtractor:inst20.datab[12]
datab[12] => mult:inst1.datab[12]
datab[12] => div:inst2.denom[12]
datab[12] => comp:inst3.datab[12]
datab[12] => mux21_gate:max.data0x[12]
datab[12] => mux21_gate:min.data1x[12]
datab[12] => and_gate:inst5.data1x[12]
datab[13] => xor_gate:inst6.data1x[13]
datab[13] => adder:inst19.datab[13]
datab[13] => subtractor:inst20.datab[13]
datab[13] => mult:inst1.datab[13]
datab[13] => div:inst2.denom[13]
datab[13] => comp:inst3.datab[13]
datab[13] => mux21_gate:max.data0x[13]
datab[13] => mux21_gate:min.data1x[13]
datab[13] => and_gate:inst5.data1x[13]
datab[14] => xor_gate:inst6.data1x[14]
datab[14] => adder:inst19.datab[14]
datab[14] => subtractor:inst20.datab[14]
datab[14] => mult:inst1.datab[14]
datab[14] => div:inst2.denom[14]
datab[14] => comp:inst3.datab[14]
datab[14] => mux21_gate:max.data0x[14]
datab[14] => mux21_gate:min.data1x[14]
datab[14] => and_gate:inst5.data1x[14]
datab[15] => xor_gate:inst6.data1x[15]
datab[15] => adder:inst19.datab[15]
datab[15] => subtractor:inst20.datab[15]
datab[15] => mult:inst1.datab[15]
datab[15] => div:inst2.denom[15]
datab[15] => comp:inst3.datab[15]
datab[15] => mux21_gate:max.data0x[15]
datab[15] => mux21_gate:min.data1x[15]
datab[15] => and_gate:inst5.data1x[15]
datab[16] => xor_gate:inst6.data1x[16]
datab[16] => adder:inst19.datab[16]
datab[16] => subtractor:inst20.datab[16]
datab[16] => div:inst2.denom[16]
datab[16] => comp:inst3.datab[16]
datab[16] => mux21_gate:max.data0x[16]
datab[16] => mux21_gate:min.data1x[16]
datab[16] => and_gate:inst5.data1x[16]
datab[17] => xor_gate:inst6.data1x[17]
datab[17] => adder:inst19.datab[17]
datab[17] => subtractor:inst20.datab[17]
datab[17] => div:inst2.denom[17]
datab[17] => comp:inst3.datab[17]
datab[17] => mux21_gate:max.data0x[17]
datab[17] => mux21_gate:min.data1x[17]
datab[17] => and_gate:inst5.data1x[17]
datab[18] => xor_gate:inst6.data1x[18]
datab[18] => adder:inst19.datab[18]
datab[18] => subtractor:inst20.datab[18]
datab[18] => div:inst2.denom[18]
datab[18] => comp:inst3.datab[18]
datab[18] => mux21_gate:max.data0x[18]
datab[18] => mux21_gate:min.data1x[18]
datab[18] => and_gate:inst5.data1x[18]
datab[19] => xor_gate:inst6.data1x[19]
datab[19] => adder:inst19.datab[19]
datab[19] => subtractor:inst20.datab[19]
datab[19] => div:inst2.denom[19]
datab[19] => comp:inst3.datab[19]
datab[19] => mux21_gate:max.data0x[19]
datab[19] => mux21_gate:min.data1x[19]
datab[19] => and_gate:inst5.data1x[19]
datab[20] => xor_gate:inst6.data1x[20]
datab[20] => adder:inst19.datab[20]
datab[20] => subtractor:inst20.datab[20]
datab[20] => div:inst2.denom[20]
datab[20] => comp:inst3.datab[20]
datab[20] => mux21_gate:max.data0x[20]
datab[20] => mux21_gate:min.data1x[20]
datab[20] => and_gate:inst5.data1x[20]
datab[21] => xor_gate:inst6.data1x[21]
datab[21] => adder:inst19.datab[21]
datab[21] => subtractor:inst20.datab[21]
datab[21] => div:inst2.denom[21]
datab[21] => comp:inst3.datab[21]
datab[21] => mux21_gate:max.data0x[21]
datab[21] => mux21_gate:min.data1x[21]
datab[21] => and_gate:inst5.data1x[21]
datab[22] => xor_gate:inst6.data1x[22]
datab[22] => adder:inst19.datab[22]
datab[22] => subtractor:inst20.datab[22]
datab[22] => div:inst2.denom[22]
datab[22] => comp:inst3.datab[22]
datab[22] => mux21_gate:max.data0x[22]
datab[22] => mux21_gate:min.data1x[22]
datab[22] => and_gate:inst5.data1x[22]
datab[23] => xor_gate:inst6.data1x[23]
datab[23] => adder:inst19.datab[23]
datab[23] => subtractor:inst20.datab[23]
datab[23] => div:inst2.denom[23]
datab[23] => comp:inst3.datab[23]
datab[23] => mux21_gate:max.data0x[23]
datab[23] => mux21_gate:min.data1x[23]
datab[23] => and_gate:inst5.data1x[23]
datab[24] => xor_gate:inst6.data1x[24]
datab[24] => adder:inst19.datab[24]
datab[24] => subtractor:inst20.datab[24]
datab[24] => div:inst2.denom[24]
datab[24] => comp:inst3.datab[24]
datab[24] => mux21_gate:max.data0x[24]
datab[24] => mux21_gate:min.data1x[24]
datab[24] => and_gate:inst5.data1x[24]
datab[25] => xor_gate:inst6.data1x[25]
datab[25] => adder:inst19.datab[25]
datab[25] => subtractor:inst20.datab[25]
datab[25] => div:inst2.denom[25]
datab[25] => comp:inst3.datab[25]
datab[25] => mux21_gate:max.data0x[25]
datab[25] => mux21_gate:min.data1x[25]
datab[25] => and_gate:inst5.data1x[25]
datab[26] => xor_gate:inst6.data1x[26]
datab[26] => adder:inst19.datab[26]
datab[26] => subtractor:inst20.datab[26]
datab[26] => div:inst2.denom[26]
datab[26] => comp:inst3.datab[26]
datab[26] => mux21_gate:max.data0x[26]
datab[26] => mux21_gate:min.data1x[26]
datab[26] => and_gate:inst5.data1x[26]
datab[27] => xor_gate:inst6.data1x[27]
datab[27] => adder:inst19.datab[27]
datab[27] => subtractor:inst20.datab[27]
datab[27] => div:inst2.denom[27]
datab[27] => comp:inst3.datab[27]
datab[27] => mux21_gate:max.data0x[27]
datab[27] => mux21_gate:min.data1x[27]
datab[27] => and_gate:inst5.data1x[27]
datab[28] => xor_gate:inst6.data1x[28]
datab[28] => adder:inst19.datab[28]
datab[28] => subtractor:inst20.datab[28]
datab[28] => div:inst2.denom[28]
datab[28] => comp:inst3.datab[28]
datab[28] => mux21_gate:max.data0x[28]
datab[28] => mux21_gate:min.data1x[28]
datab[28] => and_gate:inst5.data1x[28]
datab[29] => xor_gate:inst6.data1x[29]
datab[29] => adder:inst19.datab[29]
datab[29] => subtractor:inst20.datab[29]
datab[29] => div:inst2.denom[29]
datab[29] => comp:inst3.datab[29]
datab[29] => mux21_gate:max.data0x[29]
datab[29] => mux21_gate:min.data1x[29]
datab[29] => and_gate:inst5.data1x[29]
datab[30] => xor_gate:inst6.data1x[30]
datab[30] => adder:inst19.datab[30]
datab[30] => subtractor:inst20.datab[30]
datab[30] => div:inst2.denom[30]
datab[30] => comp:inst3.datab[30]
datab[30] => mux21_gate:max.data0x[30]
datab[30] => mux21_gate:min.data1x[30]
datab[30] => and_gate:inst5.data1x[30]
datab[31] => xor_gate:inst6.data1x[31]
datab[31] => adder:inst19.datab[31]
datab[31] => subtractor:inst20.datab[31]
datab[31] => div:inst2.denom[31]
datab[31] => comp:inst3.datab[31]
datab[31] => mux21_gate:max.data0x[31]
datab[31] => mux21_gate:min.data1x[31]
datab[31] => and_gate:inst5.data1x[31]
amount[0] => shift_left:inst22.distance[0]
amount[0] => shift_right:inst23.distance[0]
amount[0] => rotate_left:inst25.distance[0]
amount[0] => rotate_right:inst26.distance[0]
amount[1] => shift_left:inst22.distance[1]
amount[1] => shift_right:inst23.distance[1]
amount[1] => rotate_left:inst25.distance[1]
amount[1] => rotate_right:inst26.distance[1]
amount[2] => shift_left:inst22.distance[2]
amount[2] => shift_right:inst23.distance[2]
amount[2] => rotate_left:inst25.distance[2]
amount[2] => rotate_right:inst26.distance[2]
amount[3] => shift_left:inst22.distance[3]
amount[3] => shift_right:inst23.distance[3]
amount[3] => rotate_left:inst25.distance[3]
amount[3] => rotate_right:inst26.distance[3]
amount[4] => shift_left:inst22.distance[4]
amount[4] => shift_right:inst23.distance[4]
amount[4] => rotate_left:inst25.distance[4]
amount[4] => rotate_right:inst26.distance[4]
sel[0] => mux_gate:inst.sel[0]
sel[1] => mux_gate:inst.sel[1]
sel[2] => mux_gate:inst.sel[2]
sel[3] => mux_gate:inst.sel[3]
sel[4] => mux_gate:inst.sel[4]
sel[5] => mux_gate:inst.sel[5]


|CPU|ALU:inst13|mux_gate:inst
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data10x[0] => sub_wire2[320].IN1
data10x[1] => sub_wire2[321].IN1
data10x[2] => sub_wire2[322].IN1
data10x[3] => sub_wire2[323].IN1
data10x[4] => sub_wire2[324].IN1
data10x[5] => sub_wire2[325].IN1
data10x[6] => sub_wire2[326].IN1
data10x[7] => sub_wire2[327].IN1
data10x[8] => sub_wire2[328].IN1
data10x[9] => sub_wire2[329].IN1
data10x[10] => sub_wire2[330].IN1
data10x[11] => sub_wire2[331].IN1
data10x[12] => sub_wire2[332].IN1
data10x[13] => sub_wire2[333].IN1
data10x[14] => sub_wire2[334].IN1
data10x[15] => sub_wire2[335].IN1
data10x[16] => sub_wire2[336].IN1
data10x[17] => sub_wire2[337].IN1
data10x[18] => sub_wire2[338].IN1
data10x[19] => sub_wire2[339].IN1
data10x[20] => sub_wire2[340].IN1
data10x[21] => sub_wire2[341].IN1
data10x[22] => sub_wire2[342].IN1
data10x[23] => sub_wire2[343].IN1
data10x[24] => sub_wire2[344].IN1
data10x[25] => sub_wire2[345].IN1
data10x[26] => sub_wire2[346].IN1
data10x[27] => sub_wire2[347].IN1
data10x[28] => sub_wire2[348].IN1
data10x[29] => sub_wire2[349].IN1
data10x[30] => sub_wire2[350].IN1
data10x[31] => sub_wire2[351].IN1
data11x[0] => sub_wire2[352].IN1
data11x[1] => sub_wire2[353].IN1
data11x[2] => sub_wire2[354].IN1
data11x[3] => sub_wire2[355].IN1
data11x[4] => sub_wire2[356].IN1
data11x[5] => sub_wire2[357].IN1
data11x[6] => sub_wire2[358].IN1
data11x[7] => sub_wire2[359].IN1
data11x[8] => sub_wire2[360].IN1
data11x[9] => sub_wire2[361].IN1
data11x[10] => sub_wire2[362].IN1
data11x[11] => sub_wire2[363].IN1
data11x[12] => sub_wire2[364].IN1
data11x[13] => sub_wire2[365].IN1
data11x[14] => sub_wire2[366].IN1
data11x[15] => sub_wire2[367].IN1
data11x[16] => sub_wire2[368].IN1
data11x[17] => sub_wire2[369].IN1
data11x[18] => sub_wire2[370].IN1
data11x[19] => sub_wire2[371].IN1
data11x[20] => sub_wire2[372].IN1
data11x[21] => sub_wire2[373].IN1
data11x[22] => sub_wire2[374].IN1
data11x[23] => sub_wire2[375].IN1
data11x[24] => sub_wire2[376].IN1
data11x[25] => sub_wire2[377].IN1
data11x[26] => sub_wire2[378].IN1
data11x[27] => sub_wire2[379].IN1
data11x[28] => sub_wire2[380].IN1
data11x[29] => sub_wire2[381].IN1
data11x[30] => sub_wire2[382].IN1
data11x[31] => sub_wire2[383].IN1
data12x[0] => sub_wire2[384].IN1
data12x[1] => sub_wire2[385].IN1
data12x[2] => sub_wire2[386].IN1
data12x[3] => sub_wire2[387].IN1
data12x[4] => sub_wire2[388].IN1
data12x[5] => sub_wire2[389].IN1
data12x[6] => sub_wire2[390].IN1
data12x[7] => sub_wire2[391].IN1
data12x[8] => sub_wire2[392].IN1
data12x[9] => sub_wire2[393].IN1
data12x[10] => sub_wire2[394].IN1
data12x[11] => sub_wire2[395].IN1
data12x[12] => sub_wire2[396].IN1
data12x[13] => sub_wire2[397].IN1
data12x[14] => sub_wire2[398].IN1
data12x[15] => sub_wire2[399].IN1
data12x[16] => sub_wire2[400].IN1
data12x[17] => sub_wire2[401].IN1
data12x[18] => sub_wire2[402].IN1
data12x[19] => sub_wire2[403].IN1
data12x[20] => sub_wire2[404].IN1
data12x[21] => sub_wire2[405].IN1
data12x[22] => sub_wire2[406].IN1
data12x[23] => sub_wire2[407].IN1
data12x[24] => sub_wire2[408].IN1
data12x[25] => sub_wire2[409].IN1
data12x[26] => sub_wire2[410].IN1
data12x[27] => sub_wire2[411].IN1
data12x[28] => sub_wire2[412].IN1
data12x[29] => sub_wire2[413].IN1
data12x[30] => sub_wire2[414].IN1
data12x[31] => sub_wire2[415].IN1
data13x[0] => sub_wire2[416].IN1
data13x[1] => sub_wire2[417].IN1
data13x[2] => sub_wire2[418].IN1
data13x[3] => sub_wire2[419].IN1
data13x[4] => sub_wire2[420].IN1
data13x[5] => sub_wire2[421].IN1
data13x[6] => sub_wire2[422].IN1
data13x[7] => sub_wire2[423].IN1
data13x[8] => sub_wire2[424].IN1
data13x[9] => sub_wire2[425].IN1
data13x[10] => sub_wire2[426].IN1
data13x[11] => sub_wire2[427].IN1
data13x[12] => sub_wire2[428].IN1
data13x[13] => sub_wire2[429].IN1
data13x[14] => sub_wire2[430].IN1
data13x[15] => sub_wire2[431].IN1
data13x[16] => sub_wire2[432].IN1
data13x[17] => sub_wire2[433].IN1
data13x[18] => sub_wire2[434].IN1
data13x[19] => sub_wire2[435].IN1
data13x[20] => sub_wire2[436].IN1
data13x[21] => sub_wire2[437].IN1
data13x[22] => sub_wire2[438].IN1
data13x[23] => sub_wire2[439].IN1
data13x[24] => sub_wire2[440].IN1
data13x[25] => sub_wire2[441].IN1
data13x[26] => sub_wire2[442].IN1
data13x[27] => sub_wire2[443].IN1
data13x[28] => sub_wire2[444].IN1
data13x[29] => sub_wire2[445].IN1
data13x[30] => sub_wire2[446].IN1
data13x[31] => sub_wire2[447].IN1
data14x[0] => sub_wire2[448].IN1
data14x[1] => sub_wire2[449].IN1
data14x[2] => sub_wire2[450].IN1
data14x[3] => sub_wire2[451].IN1
data14x[4] => sub_wire2[452].IN1
data14x[5] => sub_wire2[453].IN1
data14x[6] => sub_wire2[454].IN1
data14x[7] => sub_wire2[455].IN1
data14x[8] => sub_wire2[456].IN1
data14x[9] => sub_wire2[457].IN1
data14x[10] => sub_wire2[458].IN1
data14x[11] => sub_wire2[459].IN1
data14x[12] => sub_wire2[460].IN1
data14x[13] => sub_wire2[461].IN1
data14x[14] => sub_wire2[462].IN1
data14x[15] => sub_wire2[463].IN1
data14x[16] => sub_wire2[464].IN1
data14x[17] => sub_wire2[465].IN1
data14x[18] => sub_wire2[466].IN1
data14x[19] => sub_wire2[467].IN1
data14x[20] => sub_wire2[468].IN1
data14x[21] => sub_wire2[469].IN1
data14x[22] => sub_wire2[470].IN1
data14x[23] => sub_wire2[471].IN1
data14x[24] => sub_wire2[472].IN1
data14x[25] => sub_wire2[473].IN1
data14x[26] => sub_wire2[474].IN1
data14x[27] => sub_wire2[475].IN1
data14x[28] => sub_wire2[476].IN1
data14x[29] => sub_wire2[477].IN1
data14x[30] => sub_wire2[478].IN1
data14x[31] => sub_wire2[479].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
data2x[0] => sub_wire2[64].IN1
data2x[1] => sub_wire2[65].IN1
data2x[2] => sub_wire2[66].IN1
data2x[3] => sub_wire2[67].IN1
data2x[4] => sub_wire2[68].IN1
data2x[5] => sub_wire2[69].IN1
data2x[6] => sub_wire2[70].IN1
data2x[7] => sub_wire2[71].IN1
data2x[8] => sub_wire2[72].IN1
data2x[9] => sub_wire2[73].IN1
data2x[10] => sub_wire2[74].IN1
data2x[11] => sub_wire2[75].IN1
data2x[12] => sub_wire2[76].IN1
data2x[13] => sub_wire2[77].IN1
data2x[14] => sub_wire2[78].IN1
data2x[15] => sub_wire2[79].IN1
data2x[16] => sub_wire2[80].IN1
data2x[17] => sub_wire2[81].IN1
data2x[18] => sub_wire2[82].IN1
data2x[19] => sub_wire2[83].IN1
data2x[20] => sub_wire2[84].IN1
data2x[21] => sub_wire2[85].IN1
data2x[22] => sub_wire2[86].IN1
data2x[23] => sub_wire2[87].IN1
data2x[24] => sub_wire2[88].IN1
data2x[25] => sub_wire2[89].IN1
data2x[26] => sub_wire2[90].IN1
data2x[27] => sub_wire2[91].IN1
data2x[28] => sub_wire2[92].IN1
data2x[29] => sub_wire2[93].IN1
data2x[30] => sub_wire2[94].IN1
data2x[31] => sub_wire2[95].IN1
data3x[0] => sub_wire2[96].IN1
data3x[1] => sub_wire2[97].IN1
data3x[2] => sub_wire2[98].IN1
data3x[3] => sub_wire2[99].IN1
data3x[4] => sub_wire2[100].IN1
data3x[5] => sub_wire2[101].IN1
data3x[6] => sub_wire2[102].IN1
data3x[7] => sub_wire2[103].IN1
data3x[8] => sub_wire2[104].IN1
data3x[9] => sub_wire2[105].IN1
data3x[10] => sub_wire2[106].IN1
data3x[11] => sub_wire2[107].IN1
data3x[12] => sub_wire2[108].IN1
data3x[13] => sub_wire2[109].IN1
data3x[14] => sub_wire2[110].IN1
data3x[15] => sub_wire2[111].IN1
data3x[16] => sub_wire2[112].IN1
data3x[17] => sub_wire2[113].IN1
data3x[18] => sub_wire2[114].IN1
data3x[19] => sub_wire2[115].IN1
data3x[20] => sub_wire2[116].IN1
data3x[21] => sub_wire2[117].IN1
data3x[22] => sub_wire2[118].IN1
data3x[23] => sub_wire2[119].IN1
data3x[24] => sub_wire2[120].IN1
data3x[25] => sub_wire2[121].IN1
data3x[26] => sub_wire2[122].IN1
data3x[27] => sub_wire2[123].IN1
data3x[28] => sub_wire2[124].IN1
data3x[29] => sub_wire2[125].IN1
data3x[30] => sub_wire2[126].IN1
data3x[31] => sub_wire2[127].IN1
data4x[0] => sub_wire2[128].IN1
data4x[1] => sub_wire2[129].IN1
data4x[2] => sub_wire2[130].IN1
data4x[3] => sub_wire2[131].IN1
data4x[4] => sub_wire2[132].IN1
data4x[5] => sub_wire2[133].IN1
data4x[6] => sub_wire2[134].IN1
data4x[7] => sub_wire2[135].IN1
data4x[8] => sub_wire2[136].IN1
data4x[9] => sub_wire2[137].IN1
data4x[10] => sub_wire2[138].IN1
data4x[11] => sub_wire2[139].IN1
data4x[12] => sub_wire2[140].IN1
data4x[13] => sub_wire2[141].IN1
data4x[14] => sub_wire2[142].IN1
data4x[15] => sub_wire2[143].IN1
data4x[16] => sub_wire2[144].IN1
data4x[17] => sub_wire2[145].IN1
data4x[18] => sub_wire2[146].IN1
data4x[19] => sub_wire2[147].IN1
data4x[20] => sub_wire2[148].IN1
data4x[21] => sub_wire2[149].IN1
data4x[22] => sub_wire2[150].IN1
data4x[23] => sub_wire2[151].IN1
data4x[24] => sub_wire2[152].IN1
data4x[25] => sub_wire2[153].IN1
data4x[26] => sub_wire2[154].IN1
data4x[27] => sub_wire2[155].IN1
data4x[28] => sub_wire2[156].IN1
data4x[29] => sub_wire2[157].IN1
data4x[30] => sub_wire2[158].IN1
data4x[31] => sub_wire2[159].IN1
data5x[0] => sub_wire2[160].IN1
data5x[1] => sub_wire2[161].IN1
data5x[2] => sub_wire2[162].IN1
data5x[3] => sub_wire2[163].IN1
data5x[4] => sub_wire2[164].IN1
data5x[5] => sub_wire2[165].IN1
data5x[6] => sub_wire2[166].IN1
data5x[7] => sub_wire2[167].IN1
data5x[8] => sub_wire2[168].IN1
data5x[9] => sub_wire2[169].IN1
data5x[10] => sub_wire2[170].IN1
data5x[11] => sub_wire2[171].IN1
data5x[12] => sub_wire2[172].IN1
data5x[13] => sub_wire2[173].IN1
data5x[14] => sub_wire2[174].IN1
data5x[15] => sub_wire2[175].IN1
data5x[16] => sub_wire2[176].IN1
data5x[17] => sub_wire2[177].IN1
data5x[18] => sub_wire2[178].IN1
data5x[19] => sub_wire2[179].IN1
data5x[20] => sub_wire2[180].IN1
data5x[21] => sub_wire2[181].IN1
data5x[22] => sub_wire2[182].IN1
data5x[23] => sub_wire2[183].IN1
data5x[24] => sub_wire2[184].IN1
data5x[25] => sub_wire2[185].IN1
data5x[26] => sub_wire2[186].IN1
data5x[27] => sub_wire2[187].IN1
data5x[28] => sub_wire2[188].IN1
data5x[29] => sub_wire2[189].IN1
data5x[30] => sub_wire2[190].IN1
data5x[31] => sub_wire2[191].IN1
data6x[0] => sub_wire2[192].IN1
data6x[1] => sub_wire2[193].IN1
data6x[2] => sub_wire2[194].IN1
data6x[3] => sub_wire2[195].IN1
data6x[4] => sub_wire2[196].IN1
data6x[5] => sub_wire2[197].IN1
data6x[6] => sub_wire2[198].IN1
data6x[7] => sub_wire2[199].IN1
data6x[8] => sub_wire2[200].IN1
data6x[9] => sub_wire2[201].IN1
data6x[10] => sub_wire2[202].IN1
data6x[11] => sub_wire2[203].IN1
data6x[12] => sub_wire2[204].IN1
data6x[13] => sub_wire2[205].IN1
data6x[14] => sub_wire2[206].IN1
data6x[15] => sub_wire2[207].IN1
data6x[16] => sub_wire2[208].IN1
data6x[17] => sub_wire2[209].IN1
data6x[18] => sub_wire2[210].IN1
data6x[19] => sub_wire2[211].IN1
data6x[20] => sub_wire2[212].IN1
data6x[21] => sub_wire2[213].IN1
data6x[22] => sub_wire2[214].IN1
data6x[23] => sub_wire2[215].IN1
data6x[24] => sub_wire2[216].IN1
data6x[25] => sub_wire2[217].IN1
data6x[26] => sub_wire2[218].IN1
data6x[27] => sub_wire2[219].IN1
data6x[28] => sub_wire2[220].IN1
data6x[29] => sub_wire2[221].IN1
data6x[30] => sub_wire2[222].IN1
data6x[31] => sub_wire2[223].IN1
data7x[0] => sub_wire2[224].IN1
data7x[1] => sub_wire2[225].IN1
data7x[2] => sub_wire2[226].IN1
data7x[3] => sub_wire2[227].IN1
data7x[4] => sub_wire2[228].IN1
data7x[5] => sub_wire2[229].IN1
data7x[6] => sub_wire2[230].IN1
data7x[7] => sub_wire2[231].IN1
data7x[8] => sub_wire2[232].IN1
data7x[9] => sub_wire2[233].IN1
data7x[10] => sub_wire2[234].IN1
data7x[11] => sub_wire2[235].IN1
data7x[12] => sub_wire2[236].IN1
data7x[13] => sub_wire2[237].IN1
data7x[14] => sub_wire2[238].IN1
data7x[15] => sub_wire2[239].IN1
data7x[16] => sub_wire2[240].IN1
data7x[17] => sub_wire2[241].IN1
data7x[18] => sub_wire2[242].IN1
data7x[19] => sub_wire2[243].IN1
data7x[20] => sub_wire2[244].IN1
data7x[21] => sub_wire2[245].IN1
data7x[22] => sub_wire2[246].IN1
data7x[23] => sub_wire2[247].IN1
data7x[24] => sub_wire2[248].IN1
data7x[25] => sub_wire2[249].IN1
data7x[26] => sub_wire2[250].IN1
data7x[27] => sub_wire2[251].IN1
data7x[28] => sub_wire2[252].IN1
data7x[29] => sub_wire2[253].IN1
data7x[30] => sub_wire2[254].IN1
data7x[31] => sub_wire2[255].IN1
data8x[0] => sub_wire2[256].IN1
data8x[1] => sub_wire2[257].IN1
data8x[2] => sub_wire2[258].IN1
data8x[3] => sub_wire2[259].IN1
data8x[4] => sub_wire2[260].IN1
data8x[5] => sub_wire2[261].IN1
data8x[6] => sub_wire2[262].IN1
data8x[7] => sub_wire2[263].IN1
data8x[8] => sub_wire2[264].IN1
data8x[9] => sub_wire2[265].IN1
data8x[10] => sub_wire2[266].IN1
data8x[11] => sub_wire2[267].IN1
data8x[12] => sub_wire2[268].IN1
data8x[13] => sub_wire2[269].IN1
data8x[14] => sub_wire2[270].IN1
data8x[15] => sub_wire2[271].IN1
data8x[16] => sub_wire2[272].IN1
data8x[17] => sub_wire2[273].IN1
data8x[18] => sub_wire2[274].IN1
data8x[19] => sub_wire2[275].IN1
data8x[20] => sub_wire2[276].IN1
data8x[21] => sub_wire2[277].IN1
data8x[22] => sub_wire2[278].IN1
data8x[23] => sub_wire2[279].IN1
data8x[24] => sub_wire2[280].IN1
data8x[25] => sub_wire2[281].IN1
data8x[26] => sub_wire2[282].IN1
data8x[27] => sub_wire2[283].IN1
data8x[28] => sub_wire2[284].IN1
data8x[29] => sub_wire2[285].IN1
data8x[30] => sub_wire2[286].IN1
data8x[31] => sub_wire2[287].IN1
data9x[0] => sub_wire2[288].IN1
data9x[1] => sub_wire2[289].IN1
data9x[2] => sub_wire2[290].IN1
data9x[3] => sub_wire2[291].IN1
data9x[4] => sub_wire2[292].IN1
data9x[5] => sub_wire2[293].IN1
data9x[6] => sub_wire2[294].IN1
data9x[7] => sub_wire2[295].IN1
data9x[8] => sub_wire2[296].IN1
data9x[9] => sub_wire2[297].IN1
data9x[10] => sub_wire2[298].IN1
data9x[11] => sub_wire2[299].IN1
data9x[12] => sub_wire2[300].IN1
data9x[13] => sub_wire2[301].IN1
data9x[14] => sub_wire2[302].IN1
data9x[15] => sub_wire2[303].IN1
data9x[16] => sub_wire2[304].IN1
data9x[17] => sub_wire2[305].IN1
data9x[18] => sub_wire2[306].IN1
data9x[19] => sub_wire2[307].IN1
data9x[20] => sub_wire2[308].IN1
data9x[21] => sub_wire2[309].IN1
data9x[22] => sub_wire2[310].IN1
data9x[23] => sub_wire2[311].IN1
data9x[24] => sub_wire2[312].IN1
data9x[25] => sub_wire2[313].IN1
data9x[26] => sub_wire2[314].IN1
data9x[27] => sub_wire2[315].IN1
data9x[28] => sub_wire2[316].IN1
data9x[29] => sub_wire2[317].IN1
data9x[30] => sub_wire2[318].IN1
data9x[31] => sub_wire2[319].IN1
sel[0] => sel[0]~3.IN1
sel[1] => sel[1]~2.IN1
sel[2] => sel[2]~1.IN1
sel[3] => sel[3]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result
result[24] <= lpm_mux:lpm_mux_component.result
result[25] <= lpm_mux:lpm_mux_component.result
result[26] <= lpm_mux:lpm_mux_component.result
result[27] <= lpm_mux:lpm_mux_component.result
result[28] <= lpm_mux:lpm_mux_component.result
result[29] <= lpm_mux:lpm_mux_component.result
result[30] <= lpm_mux:lpm_mux_component.result
result[31] <= lpm_mux:lpm_mux_component.result


|CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_2rc:auto_generated.data[0]
data[0][1] => mux_2rc:auto_generated.data[1]
data[0][2] => mux_2rc:auto_generated.data[2]
data[0][3] => mux_2rc:auto_generated.data[3]
data[0][4] => mux_2rc:auto_generated.data[4]
data[0][5] => mux_2rc:auto_generated.data[5]
data[0][6] => mux_2rc:auto_generated.data[6]
data[0][7] => mux_2rc:auto_generated.data[7]
data[0][8] => mux_2rc:auto_generated.data[8]
data[0][9] => mux_2rc:auto_generated.data[9]
data[0][10] => mux_2rc:auto_generated.data[10]
data[0][11] => mux_2rc:auto_generated.data[11]
data[0][12] => mux_2rc:auto_generated.data[12]
data[0][13] => mux_2rc:auto_generated.data[13]
data[0][14] => mux_2rc:auto_generated.data[14]
data[0][15] => mux_2rc:auto_generated.data[15]
data[0][16] => mux_2rc:auto_generated.data[16]
data[0][17] => mux_2rc:auto_generated.data[17]
data[0][18] => mux_2rc:auto_generated.data[18]
data[0][19] => mux_2rc:auto_generated.data[19]
data[0][20] => mux_2rc:auto_generated.data[20]
data[0][21] => mux_2rc:auto_generated.data[21]
data[0][22] => mux_2rc:auto_generated.data[22]
data[0][23] => mux_2rc:auto_generated.data[23]
data[0][24] => mux_2rc:auto_generated.data[24]
data[0][25] => mux_2rc:auto_generated.data[25]
data[0][26] => mux_2rc:auto_generated.data[26]
data[0][27] => mux_2rc:auto_generated.data[27]
data[0][28] => mux_2rc:auto_generated.data[28]
data[0][29] => mux_2rc:auto_generated.data[29]
data[0][30] => mux_2rc:auto_generated.data[30]
data[0][31] => mux_2rc:auto_generated.data[31]
data[1][0] => mux_2rc:auto_generated.data[32]
data[1][1] => mux_2rc:auto_generated.data[33]
data[1][2] => mux_2rc:auto_generated.data[34]
data[1][3] => mux_2rc:auto_generated.data[35]
data[1][4] => mux_2rc:auto_generated.data[36]
data[1][5] => mux_2rc:auto_generated.data[37]
data[1][6] => mux_2rc:auto_generated.data[38]
data[1][7] => mux_2rc:auto_generated.data[39]
data[1][8] => mux_2rc:auto_generated.data[40]
data[1][9] => mux_2rc:auto_generated.data[41]
data[1][10] => mux_2rc:auto_generated.data[42]
data[1][11] => mux_2rc:auto_generated.data[43]
data[1][12] => mux_2rc:auto_generated.data[44]
data[1][13] => mux_2rc:auto_generated.data[45]
data[1][14] => mux_2rc:auto_generated.data[46]
data[1][15] => mux_2rc:auto_generated.data[47]
data[1][16] => mux_2rc:auto_generated.data[48]
data[1][17] => mux_2rc:auto_generated.data[49]
data[1][18] => mux_2rc:auto_generated.data[50]
data[1][19] => mux_2rc:auto_generated.data[51]
data[1][20] => mux_2rc:auto_generated.data[52]
data[1][21] => mux_2rc:auto_generated.data[53]
data[1][22] => mux_2rc:auto_generated.data[54]
data[1][23] => mux_2rc:auto_generated.data[55]
data[1][24] => mux_2rc:auto_generated.data[56]
data[1][25] => mux_2rc:auto_generated.data[57]
data[1][26] => mux_2rc:auto_generated.data[58]
data[1][27] => mux_2rc:auto_generated.data[59]
data[1][28] => mux_2rc:auto_generated.data[60]
data[1][29] => mux_2rc:auto_generated.data[61]
data[1][30] => mux_2rc:auto_generated.data[62]
data[1][31] => mux_2rc:auto_generated.data[63]
data[2][0] => mux_2rc:auto_generated.data[64]
data[2][1] => mux_2rc:auto_generated.data[65]
data[2][2] => mux_2rc:auto_generated.data[66]
data[2][3] => mux_2rc:auto_generated.data[67]
data[2][4] => mux_2rc:auto_generated.data[68]
data[2][5] => mux_2rc:auto_generated.data[69]
data[2][6] => mux_2rc:auto_generated.data[70]
data[2][7] => mux_2rc:auto_generated.data[71]
data[2][8] => mux_2rc:auto_generated.data[72]
data[2][9] => mux_2rc:auto_generated.data[73]
data[2][10] => mux_2rc:auto_generated.data[74]
data[2][11] => mux_2rc:auto_generated.data[75]
data[2][12] => mux_2rc:auto_generated.data[76]
data[2][13] => mux_2rc:auto_generated.data[77]
data[2][14] => mux_2rc:auto_generated.data[78]
data[2][15] => mux_2rc:auto_generated.data[79]
data[2][16] => mux_2rc:auto_generated.data[80]
data[2][17] => mux_2rc:auto_generated.data[81]
data[2][18] => mux_2rc:auto_generated.data[82]
data[2][19] => mux_2rc:auto_generated.data[83]
data[2][20] => mux_2rc:auto_generated.data[84]
data[2][21] => mux_2rc:auto_generated.data[85]
data[2][22] => mux_2rc:auto_generated.data[86]
data[2][23] => mux_2rc:auto_generated.data[87]
data[2][24] => mux_2rc:auto_generated.data[88]
data[2][25] => mux_2rc:auto_generated.data[89]
data[2][26] => mux_2rc:auto_generated.data[90]
data[2][27] => mux_2rc:auto_generated.data[91]
data[2][28] => mux_2rc:auto_generated.data[92]
data[2][29] => mux_2rc:auto_generated.data[93]
data[2][30] => mux_2rc:auto_generated.data[94]
data[2][31] => mux_2rc:auto_generated.data[95]
data[3][0] => mux_2rc:auto_generated.data[96]
data[3][1] => mux_2rc:auto_generated.data[97]
data[3][2] => mux_2rc:auto_generated.data[98]
data[3][3] => mux_2rc:auto_generated.data[99]
data[3][4] => mux_2rc:auto_generated.data[100]
data[3][5] => mux_2rc:auto_generated.data[101]
data[3][6] => mux_2rc:auto_generated.data[102]
data[3][7] => mux_2rc:auto_generated.data[103]
data[3][8] => mux_2rc:auto_generated.data[104]
data[3][9] => mux_2rc:auto_generated.data[105]
data[3][10] => mux_2rc:auto_generated.data[106]
data[3][11] => mux_2rc:auto_generated.data[107]
data[3][12] => mux_2rc:auto_generated.data[108]
data[3][13] => mux_2rc:auto_generated.data[109]
data[3][14] => mux_2rc:auto_generated.data[110]
data[3][15] => mux_2rc:auto_generated.data[111]
data[3][16] => mux_2rc:auto_generated.data[112]
data[3][17] => mux_2rc:auto_generated.data[113]
data[3][18] => mux_2rc:auto_generated.data[114]
data[3][19] => mux_2rc:auto_generated.data[115]
data[3][20] => mux_2rc:auto_generated.data[116]
data[3][21] => mux_2rc:auto_generated.data[117]
data[3][22] => mux_2rc:auto_generated.data[118]
data[3][23] => mux_2rc:auto_generated.data[119]
data[3][24] => mux_2rc:auto_generated.data[120]
data[3][25] => mux_2rc:auto_generated.data[121]
data[3][26] => mux_2rc:auto_generated.data[122]
data[3][27] => mux_2rc:auto_generated.data[123]
data[3][28] => mux_2rc:auto_generated.data[124]
data[3][29] => mux_2rc:auto_generated.data[125]
data[3][30] => mux_2rc:auto_generated.data[126]
data[3][31] => mux_2rc:auto_generated.data[127]
data[4][0] => mux_2rc:auto_generated.data[128]
data[4][1] => mux_2rc:auto_generated.data[129]
data[4][2] => mux_2rc:auto_generated.data[130]
data[4][3] => mux_2rc:auto_generated.data[131]
data[4][4] => mux_2rc:auto_generated.data[132]
data[4][5] => mux_2rc:auto_generated.data[133]
data[4][6] => mux_2rc:auto_generated.data[134]
data[4][7] => mux_2rc:auto_generated.data[135]
data[4][8] => mux_2rc:auto_generated.data[136]
data[4][9] => mux_2rc:auto_generated.data[137]
data[4][10] => mux_2rc:auto_generated.data[138]
data[4][11] => mux_2rc:auto_generated.data[139]
data[4][12] => mux_2rc:auto_generated.data[140]
data[4][13] => mux_2rc:auto_generated.data[141]
data[4][14] => mux_2rc:auto_generated.data[142]
data[4][15] => mux_2rc:auto_generated.data[143]
data[4][16] => mux_2rc:auto_generated.data[144]
data[4][17] => mux_2rc:auto_generated.data[145]
data[4][18] => mux_2rc:auto_generated.data[146]
data[4][19] => mux_2rc:auto_generated.data[147]
data[4][20] => mux_2rc:auto_generated.data[148]
data[4][21] => mux_2rc:auto_generated.data[149]
data[4][22] => mux_2rc:auto_generated.data[150]
data[4][23] => mux_2rc:auto_generated.data[151]
data[4][24] => mux_2rc:auto_generated.data[152]
data[4][25] => mux_2rc:auto_generated.data[153]
data[4][26] => mux_2rc:auto_generated.data[154]
data[4][27] => mux_2rc:auto_generated.data[155]
data[4][28] => mux_2rc:auto_generated.data[156]
data[4][29] => mux_2rc:auto_generated.data[157]
data[4][30] => mux_2rc:auto_generated.data[158]
data[4][31] => mux_2rc:auto_generated.data[159]
data[5][0] => mux_2rc:auto_generated.data[160]
data[5][1] => mux_2rc:auto_generated.data[161]
data[5][2] => mux_2rc:auto_generated.data[162]
data[5][3] => mux_2rc:auto_generated.data[163]
data[5][4] => mux_2rc:auto_generated.data[164]
data[5][5] => mux_2rc:auto_generated.data[165]
data[5][6] => mux_2rc:auto_generated.data[166]
data[5][7] => mux_2rc:auto_generated.data[167]
data[5][8] => mux_2rc:auto_generated.data[168]
data[5][9] => mux_2rc:auto_generated.data[169]
data[5][10] => mux_2rc:auto_generated.data[170]
data[5][11] => mux_2rc:auto_generated.data[171]
data[5][12] => mux_2rc:auto_generated.data[172]
data[5][13] => mux_2rc:auto_generated.data[173]
data[5][14] => mux_2rc:auto_generated.data[174]
data[5][15] => mux_2rc:auto_generated.data[175]
data[5][16] => mux_2rc:auto_generated.data[176]
data[5][17] => mux_2rc:auto_generated.data[177]
data[5][18] => mux_2rc:auto_generated.data[178]
data[5][19] => mux_2rc:auto_generated.data[179]
data[5][20] => mux_2rc:auto_generated.data[180]
data[5][21] => mux_2rc:auto_generated.data[181]
data[5][22] => mux_2rc:auto_generated.data[182]
data[5][23] => mux_2rc:auto_generated.data[183]
data[5][24] => mux_2rc:auto_generated.data[184]
data[5][25] => mux_2rc:auto_generated.data[185]
data[5][26] => mux_2rc:auto_generated.data[186]
data[5][27] => mux_2rc:auto_generated.data[187]
data[5][28] => mux_2rc:auto_generated.data[188]
data[5][29] => mux_2rc:auto_generated.data[189]
data[5][30] => mux_2rc:auto_generated.data[190]
data[5][31] => mux_2rc:auto_generated.data[191]
data[6][0] => mux_2rc:auto_generated.data[192]
data[6][1] => mux_2rc:auto_generated.data[193]
data[6][2] => mux_2rc:auto_generated.data[194]
data[6][3] => mux_2rc:auto_generated.data[195]
data[6][4] => mux_2rc:auto_generated.data[196]
data[6][5] => mux_2rc:auto_generated.data[197]
data[6][6] => mux_2rc:auto_generated.data[198]
data[6][7] => mux_2rc:auto_generated.data[199]
data[6][8] => mux_2rc:auto_generated.data[200]
data[6][9] => mux_2rc:auto_generated.data[201]
data[6][10] => mux_2rc:auto_generated.data[202]
data[6][11] => mux_2rc:auto_generated.data[203]
data[6][12] => mux_2rc:auto_generated.data[204]
data[6][13] => mux_2rc:auto_generated.data[205]
data[6][14] => mux_2rc:auto_generated.data[206]
data[6][15] => mux_2rc:auto_generated.data[207]
data[6][16] => mux_2rc:auto_generated.data[208]
data[6][17] => mux_2rc:auto_generated.data[209]
data[6][18] => mux_2rc:auto_generated.data[210]
data[6][19] => mux_2rc:auto_generated.data[211]
data[6][20] => mux_2rc:auto_generated.data[212]
data[6][21] => mux_2rc:auto_generated.data[213]
data[6][22] => mux_2rc:auto_generated.data[214]
data[6][23] => mux_2rc:auto_generated.data[215]
data[6][24] => mux_2rc:auto_generated.data[216]
data[6][25] => mux_2rc:auto_generated.data[217]
data[6][26] => mux_2rc:auto_generated.data[218]
data[6][27] => mux_2rc:auto_generated.data[219]
data[6][28] => mux_2rc:auto_generated.data[220]
data[6][29] => mux_2rc:auto_generated.data[221]
data[6][30] => mux_2rc:auto_generated.data[222]
data[6][31] => mux_2rc:auto_generated.data[223]
data[7][0] => mux_2rc:auto_generated.data[224]
data[7][1] => mux_2rc:auto_generated.data[225]
data[7][2] => mux_2rc:auto_generated.data[226]
data[7][3] => mux_2rc:auto_generated.data[227]
data[7][4] => mux_2rc:auto_generated.data[228]
data[7][5] => mux_2rc:auto_generated.data[229]
data[7][6] => mux_2rc:auto_generated.data[230]
data[7][7] => mux_2rc:auto_generated.data[231]
data[7][8] => mux_2rc:auto_generated.data[232]
data[7][9] => mux_2rc:auto_generated.data[233]
data[7][10] => mux_2rc:auto_generated.data[234]
data[7][11] => mux_2rc:auto_generated.data[235]
data[7][12] => mux_2rc:auto_generated.data[236]
data[7][13] => mux_2rc:auto_generated.data[237]
data[7][14] => mux_2rc:auto_generated.data[238]
data[7][15] => mux_2rc:auto_generated.data[239]
data[7][16] => mux_2rc:auto_generated.data[240]
data[7][17] => mux_2rc:auto_generated.data[241]
data[7][18] => mux_2rc:auto_generated.data[242]
data[7][19] => mux_2rc:auto_generated.data[243]
data[7][20] => mux_2rc:auto_generated.data[244]
data[7][21] => mux_2rc:auto_generated.data[245]
data[7][22] => mux_2rc:auto_generated.data[246]
data[7][23] => mux_2rc:auto_generated.data[247]
data[7][24] => mux_2rc:auto_generated.data[248]
data[7][25] => mux_2rc:auto_generated.data[249]
data[7][26] => mux_2rc:auto_generated.data[250]
data[7][27] => mux_2rc:auto_generated.data[251]
data[7][28] => mux_2rc:auto_generated.data[252]
data[7][29] => mux_2rc:auto_generated.data[253]
data[7][30] => mux_2rc:auto_generated.data[254]
data[7][31] => mux_2rc:auto_generated.data[255]
data[8][0] => mux_2rc:auto_generated.data[256]
data[8][1] => mux_2rc:auto_generated.data[257]
data[8][2] => mux_2rc:auto_generated.data[258]
data[8][3] => mux_2rc:auto_generated.data[259]
data[8][4] => mux_2rc:auto_generated.data[260]
data[8][5] => mux_2rc:auto_generated.data[261]
data[8][6] => mux_2rc:auto_generated.data[262]
data[8][7] => mux_2rc:auto_generated.data[263]
data[8][8] => mux_2rc:auto_generated.data[264]
data[8][9] => mux_2rc:auto_generated.data[265]
data[8][10] => mux_2rc:auto_generated.data[266]
data[8][11] => mux_2rc:auto_generated.data[267]
data[8][12] => mux_2rc:auto_generated.data[268]
data[8][13] => mux_2rc:auto_generated.data[269]
data[8][14] => mux_2rc:auto_generated.data[270]
data[8][15] => mux_2rc:auto_generated.data[271]
data[8][16] => mux_2rc:auto_generated.data[272]
data[8][17] => mux_2rc:auto_generated.data[273]
data[8][18] => mux_2rc:auto_generated.data[274]
data[8][19] => mux_2rc:auto_generated.data[275]
data[8][20] => mux_2rc:auto_generated.data[276]
data[8][21] => mux_2rc:auto_generated.data[277]
data[8][22] => mux_2rc:auto_generated.data[278]
data[8][23] => mux_2rc:auto_generated.data[279]
data[8][24] => mux_2rc:auto_generated.data[280]
data[8][25] => mux_2rc:auto_generated.data[281]
data[8][26] => mux_2rc:auto_generated.data[282]
data[8][27] => mux_2rc:auto_generated.data[283]
data[8][28] => mux_2rc:auto_generated.data[284]
data[8][29] => mux_2rc:auto_generated.data[285]
data[8][30] => mux_2rc:auto_generated.data[286]
data[8][31] => mux_2rc:auto_generated.data[287]
data[9][0] => mux_2rc:auto_generated.data[288]
data[9][1] => mux_2rc:auto_generated.data[289]
data[9][2] => mux_2rc:auto_generated.data[290]
data[9][3] => mux_2rc:auto_generated.data[291]
data[9][4] => mux_2rc:auto_generated.data[292]
data[9][5] => mux_2rc:auto_generated.data[293]
data[9][6] => mux_2rc:auto_generated.data[294]
data[9][7] => mux_2rc:auto_generated.data[295]
data[9][8] => mux_2rc:auto_generated.data[296]
data[9][9] => mux_2rc:auto_generated.data[297]
data[9][10] => mux_2rc:auto_generated.data[298]
data[9][11] => mux_2rc:auto_generated.data[299]
data[9][12] => mux_2rc:auto_generated.data[300]
data[9][13] => mux_2rc:auto_generated.data[301]
data[9][14] => mux_2rc:auto_generated.data[302]
data[9][15] => mux_2rc:auto_generated.data[303]
data[9][16] => mux_2rc:auto_generated.data[304]
data[9][17] => mux_2rc:auto_generated.data[305]
data[9][18] => mux_2rc:auto_generated.data[306]
data[9][19] => mux_2rc:auto_generated.data[307]
data[9][20] => mux_2rc:auto_generated.data[308]
data[9][21] => mux_2rc:auto_generated.data[309]
data[9][22] => mux_2rc:auto_generated.data[310]
data[9][23] => mux_2rc:auto_generated.data[311]
data[9][24] => mux_2rc:auto_generated.data[312]
data[9][25] => mux_2rc:auto_generated.data[313]
data[9][26] => mux_2rc:auto_generated.data[314]
data[9][27] => mux_2rc:auto_generated.data[315]
data[9][28] => mux_2rc:auto_generated.data[316]
data[9][29] => mux_2rc:auto_generated.data[317]
data[9][30] => mux_2rc:auto_generated.data[318]
data[9][31] => mux_2rc:auto_generated.data[319]
data[10][0] => mux_2rc:auto_generated.data[320]
data[10][1] => mux_2rc:auto_generated.data[321]
data[10][2] => mux_2rc:auto_generated.data[322]
data[10][3] => mux_2rc:auto_generated.data[323]
data[10][4] => mux_2rc:auto_generated.data[324]
data[10][5] => mux_2rc:auto_generated.data[325]
data[10][6] => mux_2rc:auto_generated.data[326]
data[10][7] => mux_2rc:auto_generated.data[327]
data[10][8] => mux_2rc:auto_generated.data[328]
data[10][9] => mux_2rc:auto_generated.data[329]
data[10][10] => mux_2rc:auto_generated.data[330]
data[10][11] => mux_2rc:auto_generated.data[331]
data[10][12] => mux_2rc:auto_generated.data[332]
data[10][13] => mux_2rc:auto_generated.data[333]
data[10][14] => mux_2rc:auto_generated.data[334]
data[10][15] => mux_2rc:auto_generated.data[335]
data[10][16] => mux_2rc:auto_generated.data[336]
data[10][17] => mux_2rc:auto_generated.data[337]
data[10][18] => mux_2rc:auto_generated.data[338]
data[10][19] => mux_2rc:auto_generated.data[339]
data[10][20] => mux_2rc:auto_generated.data[340]
data[10][21] => mux_2rc:auto_generated.data[341]
data[10][22] => mux_2rc:auto_generated.data[342]
data[10][23] => mux_2rc:auto_generated.data[343]
data[10][24] => mux_2rc:auto_generated.data[344]
data[10][25] => mux_2rc:auto_generated.data[345]
data[10][26] => mux_2rc:auto_generated.data[346]
data[10][27] => mux_2rc:auto_generated.data[347]
data[10][28] => mux_2rc:auto_generated.data[348]
data[10][29] => mux_2rc:auto_generated.data[349]
data[10][30] => mux_2rc:auto_generated.data[350]
data[10][31] => mux_2rc:auto_generated.data[351]
data[11][0] => mux_2rc:auto_generated.data[352]
data[11][1] => mux_2rc:auto_generated.data[353]
data[11][2] => mux_2rc:auto_generated.data[354]
data[11][3] => mux_2rc:auto_generated.data[355]
data[11][4] => mux_2rc:auto_generated.data[356]
data[11][5] => mux_2rc:auto_generated.data[357]
data[11][6] => mux_2rc:auto_generated.data[358]
data[11][7] => mux_2rc:auto_generated.data[359]
data[11][8] => mux_2rc:auto_generated.data[360]
data[11][9] => mux_2rc:auto_generated.data[361]
data[11][10] => mux_2rc:auto_generated.data[362]
data[11][11] => mux_2rc:auto_generated.data[363]
data[11][12] => mux_2rc:auto_generated.data[364]
data[11][13] => mux_2rc:auto_generated.data[365]
data[11][14] => mux_2rc:auto_generated.data[366]
data[11][15] => mux_2rc:auto_generated.data[367]
data[11][16] => mux_2rc:auto_generated.data[368]
data[11][17] => mux_2rc:auto_generated.data[369]
data[11][18] => mux_2rc:auto_generated.data[370]
data[11][19] => mux_2rc:auto_generated.data[371]
data[11][20] => mux_2rc:auto_generated.data[372]
data[11][21] => mux_2rc:auto_generated.data[373]
data[11][22] => mux_2rc:auto_generated.data[374]
data[11][23] => mux_2rc:auto_generated.data[375]
data[11][24] => mux_2rc:auto_generated.data[376]
data[11][25] => mux_2rc:auto_generated.data[377]
data[11][26] => mux_2rc:auto_generated.data[378]
data[11][27] => mux_2rc:auto_generated.data[379]
data[11][28] => mux_2rc:auto_generated.data[380]
data[11][29] => mux_2rc:auto_generated.data[381]
data[11][30] => mux_2rc:auto_generated.data[382]
data[11][31] => mux_2rc:auto_generated.data[383]
data[12][0] => mux_2rc:auto_generated.data[384]
data[12][1] => mux_2rc:auto_generated.data[385]
data[12][2] => mux_2rc:auto_generated.data[386]
data[12][3] => mux_2rc:auto_generated.data[387]
data[12][4] => mux_2rc:auto_generated.data[388]
data[12][5] => mux_2rc:auto_generated.data[389]
data[12][6] => mux_2rc:auto_generated.data[390]
data[12][7] => mux_2rc:auto_generated.data[391]
data[12][8] => mux_2rc:auto_generated.data[392]
data[12][9] => mux_2rc:auto_generated.data[393]
data[12][10] => mux_2rc:auto_generated.data[394]
data[12][11] => mux_2rc:auto_generated.data[395]
data[12][12] => mux_2rc:auto_generated.data[396]
data[12][13] => mux_2rc:auto_generated.data[397]
data[12][14] => mux_2rc:auto_generated.data[398]
data[12][15] => mux_2rc:auto_generated.data[399]
data[12][16] => mux_2rc:auto_generated.data[400]
data[12][17] => mux_2rc:auto_generated.data[401]
data[12][18] => mux_2rc:auto_generated.data[402]
data[12][19] => mux_2rc:auto_generated.data[403]
data[12][20] => mux_2rc:auto_generated.data[404]
data[12][21] => mux_2rc:auto_generated.data[405]
data[12][22] => mux_2rc:auto_generated.data[406]
data[12][23] => mux_2rc:auto_generated.data[407]
data[12][24] => mux_2rc:auto_generated.data[408]
data[12][25] => mux_2rc:auto_generated.data[409]
data[12][26] => mux_2rc:auto_generated.data[410]
data[12][27] => mux_2rc:auto_generated.data[411]
data[12][28] => mux_2rc:auto_generated.data[412]
data[12][29] => mux_2rc:auto_generated.data[413]
data[12][30] => mux_2rc:auto_generated.data[414]
data[12][31] => mux_2rc:auto_generated.data[415]
data[13][0] => mux_2rc:auto_generated.data[416]
data[13][1] => mux_2rc:auto_generated.data[417]
data[13][2] => mux_2rc:auto_generated.data[418]
data[13][3] => mux_2rc:auto_generated.data[419]
data[13][4] => mux_2rc:auto_generated.data[420]
data[13][5] => mux_2rc:auto_generated.data[421]
data[13][6] => mux_2rc:auto_generated.data[422]
data[13][7] => mux_2rc:auto_generated.data[423]
data[13][8] => mux_2rc:auto_generated.data[424]
data[13][9] => mux_2rc:auto_generated.data[425]
data[13][10] => mux_2rc:auto_generated.data[426]
data[13][11] => mux_2rc:auto_generated.data[427]
data[13][12] => mux_2rc:auto_generated.data[428]
data[13][13] => mux_2rc:auto_generated.data[429]
data[13][14] => mux_2rc:auto_generated.data[430]
data[13][15] => mux_2rc:auto_generated.data[431]
data[13][16] => mux_2rc:auto_generated.data[432]
data[13][17] => mux_2rc:auto_generated.data[433]
data[13][18] => mux_2rc:auto_generated.data[434]
data[13][19] => mux_2rc:auto_generated.data[435]
data[13][20] => mux_2rc:auto_generated.data[436]
data[13][21] => mux_2rc:auto_generated.data[437]
data[13][22] => mux_2rc:auto_generated.data[438]
data[13][23] => mux_2rc:auto_generated.data[439]
data[13][24] => mux_2rc:auto_generated.data[440]
data[13][25] => mux_2rc:auto_generated.data[441]
data[13][26] => mux_2rc:auto_generated.data[442]
data[13][27] => mux_2rc:auto_generated.data[443]
data[13][28] => mux_2rc:auto_generated.data[444]
data[13][29] => mux_2rc:auto_generated.data[445]
data[13][30] => mux_2rc:auto_generated.data[446]
data[13][31] => mux_2rc:auto_generated.data[447]
data[14][0] => mux_2rc:auto_generated.data[448]
data[14][1] => mux_2rc:auto_generated.data[449]
data[14][2] => mux_2rc:auto_generated.data[450]
data[14][3] => mux_2rc:auto_generated.data[451]
data[14][4] => mux_2rc:auto_generated.data[452]
data[14][5] => mux_2rc:auto_generated.data[453]
data[14][6] => mux_2rc:auto_generated.data[454]
data[14][7] => mux_2rc:auto_generated.data[455]
data[14][8] => mux_2rc:auto_generated.data[456]
data[14][9] => mux_2rc:auto_generated.data[457]
data[14][10] => mux_2rc:auto_generated.data[458]
data[14][11] => mux_2rc:auto_generated.data[459]
data[14][12] => mux_2rc:auto_generated.data[460]
data[14][13] => mux_2rc:auto_generated.data[461]
data[14][14] => mux_2rc:auto_generated.data[462]
data[14][15] => mux_2rc:auto_generated.data[463]
data[14][16] => mux_2rc:auto_generated.data[464]
data[14][17] => mux_2rc:auto_generated.data[465]
data[14][18] => mux_2rc:auto_generated.data[466]
data[14][19] => mux_2rc:auto_generated.data[467]
data[14][20] => mux_2rc:auto_generated.data[468]
data[14][21] => mux_2rc:auto_generated.data[469]
data[14][22] => mux_2rc:auto_generated.data[470]
data[14][23] => mux_2rc:auto_generated.data[471]
data[14][24] => mux_2rc:auto_generated.data[472]
data[14][25] => mux_2rc:auto_generated.data[473]
data[14][26] => mux_2rc:auto_generated.data[474]
data[14][27] => mux_2rc:auto_generated.data[475]
data[14][28] => mux_2rc:auto_generated.data[476]
data[14][29] => mux_2rc:auto_generated.data[477]
data[14][30] => mux_2rc:auto_generated.data[478]
data[14][31] => mux_2rc:auto_generated.data[479]
sel[0] => mux_2rc:auto_generated.sel[0]
sel[1] => mux_2rc:auto_generated.sel[1]
sel[2] => mux_2rc:auto_generated.sel[2]
sel[3] => mux_2rc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2rc:auto_generated.result[0]
result[1] <= mux_2rc:auto_generated.result[1]
result[2] <= mux_2rc:auto_generated.result[2]
result[3] <= mux_2rc:auto_generated.result[3]
result[4] <= mux_2rc:auto_generated.result[4]
result[5] <= mux_2rc:auto_generated.result[5]
result[6] <= mux_2rc:auto_generated.result[6]
result[7] <= mux_2rc:auto_generated.result[7]
result[8] <= mux_2rc:auto_generated.result[8]
result[9] <= mux_2rc:auto_generated.result[9]
result[10] <= mux_2rc:auto_generated.result[10]
result[11] <= mux_2rc:auto_generated.result[11]
result[12] <= mux_2rc:auto_generated.result[12]
result[13] <= mux_2rc:auto_generated.result[13]
result[14] <= mux_2rc:auto_generated.result[14]
result[15] <= mux_2rc:auto_generated.result[15]
result[16] <= mux_2rc:auto_generated.result[16]
result[17] <= mux_2rc:auto_generated.result[17]
result[18] <= mux_2rc:auto_generated.result[18]
result[19] <= mux_2rc:auto_generated.result[19]
result[20] <= mux_2rc:auto_generated.result[20]
result[21] <= mux_2rc:auto_generated.result[21]
result[22] <= mux_2rc:auto_generated.result[22]
result[23] <= mux_2rc:auto_generated.result[23]
result[24] <= mux_2rc:auto_generated.result[24]
result[25] <= mux_2rc:auto_generated.result[25]
result[26] <= mux_2rc:auto_generated.result[26]
result[27] <= mux_2rc:auto_generated.result[27]
result[28] <= mux_2rc:auto_generated.result[28]
result[29] <= mux_2rc:auto_generated.result[29]
result[30] <= mux_2rc:auto_generated.result[30]
result[31] <= mux_2rc:auto_generated.result[31]


|CPU|ALU:inst13|mux_gate:inst|lpm_mux:lpm_mux_component|mux_2rc:auto_generated
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l4_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l4_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l4_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l4_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l4_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l4_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l4_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l4_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l4_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l4_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l4_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l4_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l4_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l4_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l4_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l4_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l4_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l4_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l4_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l4_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|not_gate:inst8
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
result[0] <= lpm_inv:lpm_inv_component.result
result[1] <= lpm_inv:lpm_inv_component.result
result[2] <= lpm_inv:lpm_inv_component.result
result[3] <= lpm_inv:lpm_inv_component.result
result[4] <= lpm_inv:lpm_inv_component.result
result[5] <= lpm_inv:lpm_inv_component.result
result[6] <= lpm_inv:lpm_inv_component.result
result[7] <= lpm_inv:lpm_inv_component.result
result[8] <= lpm_inv:lpm_inv_component.result
result[9] <= lpm_inv:lpm_inv_component.result
result[10] <= lpm_inv:lpm_inv_component.result
result[11] <= lpm_inv:lpm_inv_component.result
result[12] <= lpm_inv:lpm_inv_component.result
result[13] <= lpm_inv:lpm_inv_component.result
result[14] <= lpm_inv:lpm_inv_component.result
result[15] <= lpm_inv:lpm_inv_component.result
result[16] <= lpm_inv:lpm_inv_component.result
result[17] <= lpm_inv:lpm_inv_component.result
result[18] <= lpm_inv:lpm_inv_component.result
result[19] <= lpm_inv:lpm_inv_component.result
result[20] <= lpm_inv:lpm_inv_component.result
result[21] <= lpm_inv:lpm_inv_component.result
result[22] <= lpm_inv:lpm_inv_component.result
result[23] <= lpm_inv:lpm_inv_component.result
result[24] <= lpm_inv:lpm_inv_component.result
result[25] <= lpm_inv:lpm_inv_component.result
result[26] <= lpm_inv:lpm_inv_component.result
result[27] <= lpm_inv:lpm_inv_component.result
result[28] <= lpm_inv:lpm_inv_component.result
result[29] <= lpm_inv:lpm_inv_component.result
result[30] <= lpm_inv:lpm_inv_component.result
result[31] <= lpm_inv:lpm_inv_component.result


|CPU|ALU:inst13|not_gate:inst8|lpm_inv:lpm_inv_component


|CPU|ALU:inst13|xor_gate:inst6
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
result[0] <= lpm_xor:lpm_xor_component.result
result[1] <= lpm_xor:lpm_xor_component.result
result[2] <= lpm_xor:lpm_xor_component.result
result[3] <= lpm_xor:lpm_xor_component.result
result[4] <= lpm_xor:lpm_xor_component.result
result[5] <= lpm_xor:lpm_xor_component.result
result[6] <= lpm_xor:lpm_xor_component.result
result[7] <= lpm_xor:lpm_xor_component.result
result[8] <= lpm_xor:lpm_xor_component.result
result[9] <= lpm_xor:lpm_xor_component.result
result[10] <= lpm_xor:lpm_xor_component.result
result[11] <= lpm_xor:lpm_xor_component.result
result[12] <= lpm_xor:lpm_xor_component.result
result[13] <= lpm_xor:lpm_xor_component.result
result[14] <= lpm_xor:lpm_xor_component.result
result[15] <= lpm_xor:lpm_xor_component.result
result[16] <= lpm_xor:lpm_xor_component.result
result[17] <= lpm_xor:lpm_xor_component.result
result[18] <= lpm_xor:lpm_xor_component.result
result[19] <= lpm_xor:lpm_xor_component.result
result[20] <= lpm_xor:lpm_xor_component.result
result[21] <= lpm_xor:lpm_xor_component.result
result[22] <= lpm_xor:lpm_xor_component.result
result[23] <= lpm_xor:lpm_xor_component.result
result[24] <= lpm_xor:lpm_xor_component.result
result[25] <= lpm_xor:lpm_xor_component.result
result[26] <= lpm_xor:lpm_xor_component.result
result[27] <= lpm_xor:lpm_xor_component.result
result[28] <= lpm_xor:lpm_xor_component.result
result[29] <= lpm_xor:lpm_xor_component.result
result[30] <= lpm_xor:lpm_xor_component.result
result[31] <= lpm_xor:lpm_xor_component.result


|CPU|ALU:inst13|xor_gate:inst6|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[0][16] => xor_cascade[16][1].IN1
data[0][17] => xor_cascade[17][1].IN1
data[0][18] => xor_cascade[18][1].IN1
data[0][19] => xor_cascade[19][1].IN1
data[0][20] => xor_cascade[20][1].IN1
data[0][21] => xor_cascade[21][1].IN1
data[0][22] => xor_cascade[22][1].IN1
data[0][23] => xor_cascade[23][1].IN1
data[0][24] => xor_cascade[24][1].IN1
data[0][25] => xor_cascade[25][1].IN1
data[0][26] => xor_cascade[26][1].IN1
data[0][27] => xor_cascade[27][1].IN1
data[0][28] => xor_cascade[28][1].IN1
data[0][29] => xor_cascade[29][1].IN1
data[0][30] => xor_cascade[30][1].IN1
data[0][31] => xor_cascade[31][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
data[1][16] => xor_cascade[16][1].IN0
data[1][17] => xor_cascade[17][1].IN0
data[1][18] => xor_cascade[18][1].IN0
data[1][19] => xor_cascade[19][1].IN0
data[1][20] => xor_cascade[20][1].IN0
data[1][21] => xor_cascade[21][1].IN0
data[1][22] => xor_cascade[22][1].IN0
data[1][23] => xor_cascade[23][1].IN0
data[1][24] => xor_cascade[24][1].IN0
data[1][25] => xor_cascade[25][1].IN0
data[1][26] => xor_cascade[26][1].IN0
data[1][27] => xor_cascade[27][1].IN0
data[1][28] => xor_cascade[28][1].IN0
data[1][29] => xor_cascade[29][1].IN0
data[1][30] => xor_cascade[30][1].IN0
data[1][31] => xor_cascade[31][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor_cascade[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor_cascade[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor_cascade[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor_cascade[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor_cascade[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor_cascade[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor_cascade[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor_cascade[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor_cascade[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor_cascade[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor_cascade[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor_cascade[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor_cascade[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor_cascade[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor_cascade[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor_cascade[31][1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|shift_left:inst22
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
distance[0] => distance[0]~4.IN1
distance[1] => distance[1]~3.IN1
distance[2] => distance[2]~2.IN1
distance[3] => distance[3]~1.IN1
distance[4] => distance[4]~0.IN1
overflow <= lpm_clshift:lpm_clshift_component.overflow
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result
result[8] <= lpm_clshift:lpm_clshift_component.result
result[9] <= lpm_clshift:lpm_clshift_component.result
result[10] <= lpm_clshift:lpm_clshift_component.result
result[11] <= lpm_clshift:lpm_clshift_component.result
result[12] <= lpm_clshift:lpm_clshift_component.result
result[13] <= lpm_clshift:lpm_clshift_component.result
result[14] <= lpm_clshift:lpm_clshift_component.result
result[15] <= lpm_clshift:lpm_clshift_component.result
result[16] <= lpm_clshift:lpm_clshift_component.result
result[17] <= lpm_clshift:lpm_clshift_component.result
result[18] <= lpm_clshift:lpm_clshift_component.result
result[19] <= lpm_clshift:lpm_clshift_component.result
result[20] <= lpm_clshift:lpm_clshift_component.result
result[21] <= lpm_clshift:lpm_clshift_component.result
result[22] <= lpm_clshift:lpm_clshift_component.result
result[23] <= lpm_clshift:lpm_clshift_component.result
result[24] <= lpm_clshift:lpm_clshift_component.result
result[25] <= lpm_clshift:lpm_clshift_component.result
result[26] <= lpm_clshift:lpm_clshift_component.result
result[27] <= lpm_clshift:lpm_clshift_component.result
result[28] <= lpm_clshift:lpm_clshift_component.result
result[29] <= lpm_clshift:lpm_clshift_component.result
result[30] <= lpm_clshift:lpm_clshift_component.result
result[31] <= lpm_clshift:lpm_clshift_component.result
underflow <= lpm_clshift:lpm_clshift_component.underflow


|CPU|ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_nrd:auto_generated.data[0]
data[1] => lpm_clshift_nrd:auto_generated.data[1]
data[2] => lpm_clshift_nrd:auto_generated.data[2]
data[3] => lpm_clshift_nrd:auto_generated.data[3]
data[4] => lpm_clshift_nrd:auto_generated.data[4]
data[5] => lpm_clshift_nrd:auto_generated.data[5]
data[6] => lpm_clshift_nrd:auto_generated.data[6]
data[7] => lpm_clshift_nrd:auto_generated.data[7]
data[8] => lpm_clshift_nrd:auto_generated.data[8]
data[9] => lpm_clshift_nrd:auto_generated.data[9]
data[10] => lpm_clshift_nrd:auto_generated.data[10]
data[11] => lpm_clshift_nrd:auto_generated.data[11]
data[12] => lpm_clshift_nrd:auto_generated.data[12]
data[13] => lpm_clshift_nrd:auto_generated.data[13]
data[14] => lpm_clshift_nrd:auto_generated.data[14]
data[15] => lpm_clshift_nrd:auto_generated.data[15]
data[16] => lpm_clshift_nrd:auto_generated.data[16]
data[17] => lpm_clshift_nrd:auto_generated.data[17]
data[18] => lpm_clshift_nrd:auto_generated.data[18]
data[19] => lpm_clshift_nrd:auto_generated.data[19]
data[20] => lpm_clshift_nrd:auto_generated.data[20]
data[21] => lpm_clshift_nrd:auto_generated.data[21]
data[22] => lpm_clshift_nrd:auto_generated.data[22]
data[23] => lpm_clshift_nrd:auto_generated.data[23]
data[24] => lpm_clshift_nrd:auto_generated.data[24]
data[25] => lpm_clshift_nrd:auto_generated.data[25]
data[26] => lpm_clshift_nrd:auto_generated.data[26]
data[27] => lpm_clshift_nrd:auto_generated.data[27]
data[28] => lpm_clshift_nrd:auto_generated.data[28]
data[29] => lpm_clshift_nrd:auto_generated.data[29]
data[30] => lpm_clshift_nrd:auto_generated.data[30]
data[31] => lpm_clshift_nrd:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_nrd:auto_generated.distance[0]
distance[1] => lpm_clshift_nrd:auto_generated.distance[1]
distance[2] => lpm_clshift_nrd:auto_generated.distance[2]
distance[3] => lpm_clshift_nrd:auto_generated.distance[3]
distance[4] => lpm_clshift_nrd:auto_generated.distance[4]
overflow <= lpm_clshift_nrd:auto_generated.overflow
result[0] <= lpm_clshift_nrd:auto_generated.result[0]
result[1] <= lpm_clshift_nrd:auto_generated.result[1]
result[2] <= lpm_clshift_nrd:auto_generated.result[2]
result[3] <= lpm_clshift_nrd:auto_generated.result[3]
result[4] <= lpm_clshift_nrd:auto_generated.result[4]
result[5] <= lpm_clshift_nrd:auto_generated.result[5]
result[6] <= lpm_clshift_nrd:auto_generated.result[6]
result[7] <= lpm_clshift_nrd:auto_generated.result[7]
result[8] <= lpm_clshift_nrd:auto_generated.result[8]
result[9] <= lpm_clshift_nrd:auto_generated.result[9]
result[10] <= lpm_clshift_nrd:auto_generated.result[10]
result[11] <= lpm_clshift_nrd:auto_generated.result[11]
result[12] <= lpm_clshift_nrd:auto_generated.result[12]
result[13] <= lpm_clshift_nrd:auto_generated.result[13]
result[14] <= lpm_clshift_nrd:auto_generated.result[14]
result[15] <= lpm_clshift_nrd:auto_generated.result[15]
result[16] <= lpm_clshift_nrd:auto_generated.result[16]
result[17] <= lpm_clshift_nrd:auto_generated.result[17]
result[18] <= lpm_clshift_nrd:auto_generated.result[18]
result[19] <= lpm_clshift_nrd:auto_generated.result[19]
result[20] <= lpm_clshift_nrd:auto_generated.result[20]
result[21] <= lpm_clshift_nrd:auto_generated.result[21]
result[22] <= lpm_clshift_nrd:auto_generated.result[22]
result[23] <= lpm_clshift_nrd:auto_generated.result[23]
result[24] <= lpm_clshift_nrd:auto_generated.result[24]
result[25] <= lpm_clshift_nrd:auto_generated.result[25]
result[26] <= lpm_clshift_nrd:auto_generated.result[26]
result[27] <= lpm_clshift_nrd:auto_generated.result[27]
result[28] <= lpm_clshift_nrd:auto_generated.result[28]
result[29] <= lpm_clshift_nrd:auto_generated.result[29]
result[30] <= lpm_clshift_nrd:auto_generated.result[30]
result[31] <= lpm_clshift_nrd:auto_generated.result[31]
underflow <= lpm_clshift_nrd:auto_generated.underflow


|CPU|ALU:inst13|shift_left:inst22|lpm_clshift:lpm_clshift_component|lpm_clshift_nrd:auto_generated
result[0] <= sbit_w[160].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[161].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[162].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[163].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[164].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[165].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[166].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[167].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[168].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[169].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[170].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[171].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[172].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[173].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[174].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[175].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[176].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[177].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[178].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[179].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[180].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[181].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[182].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[183].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[184].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[185].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[186].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[187].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[188].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[189].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[190].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[191].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|shift_right:inst23
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
distance[0] => distance[0]~4.IN1
distance[1] => distance[1]~3.IN1
distance[2] => distance[2]~2.IN1
distance[3] => distance[3]~1.IN1
distance[4] => distance[4]~0.IN1
overflow <= lpm_clshift:lpm_clshift_component.overflow
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result
result[8] <= lpm_clshift:lpm_clshift_component.result
result[9] <= lpm_clshift:lpm_clshift_component.result
result[10] <= lpm_clshift:lpm_clshift_component.result
result[11] <= lpm_clshift:lpm_clshift_component.result
result[12] <= lpm_clshift:lpm_clshift_component.result
result[13] <= lpm_clshift:lpm_clshift_component.result
result[14] <= lpm_clshift:lpm_clshift_component.result
result[15] <= lpm_clshift:lpm_clshift_component.result
result[16] <= lpm_clshift:lpm_clshift_component.result
result[17] <= lpm_clshift:lpm_clshift_component.result
result[18] <= lpm_clshift:lpm_clshift_component.result
result[19] <= lpm_clshift:lpm_clshift_component.result
result[20] <= lpm_clshift:lpm_clshift_component.result
result[21] <= lpm_clshift:lpm_clshift_component.result
result[22] <= lpm_clshift:lpm_clshift_component.result
result[23] <= lpm_clshift:lpm_clshift_component.result
result[24] <= lpm_clshift:lpm_clshift_component.result
result[25] <= lpm_clshift:lpm_clshift_component.result
result[26] <= lpm_clshift:lpm_clshift_component.result
result[27] <= lpm_clshift:lpm_clshift_component.result
result[28] <= lpm_clshift:lpm_clshift_component.result
result[29] <= lpm_clshift:lpm_clshift_component.result
result[30] <= lpm_clshift:lpm_clshift_component.result
result[31] <= lpm_clshift:lpm_clshift_component.result
underflow <= lpm_clshift:lpm_clshift_component.underflow


|CPU|ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_oqe:auto_generated.data[0]
data[1] => lpm_clshift_oqe:auto_generated.data[1]
data[2] => lpm_clshift_oqe:auto_generated.data[2]
data[3] => lpm_clshift_oqe:auto_generated.data[3]
data[4] => lpm_clshift_oqe:auto_generated.data[4]
data[5] => lpm_clshift_oqe:auto_generated.data[5]
data[6] => lpm_clshift_oqe:auto_generated.data[6]
data[7] => lpm_clshift_oqe:auto_generated.data[7]
data[8] => lpm_clshift_oqe:auto_generated.data[8]
data[9] => lpm_clshift_oqe:auto_generated.data[9]
data[10] => lpm_clshift_oqe:auto_generated.data[10]
data[11] => lpm_clshift_oqe:auto_generated.data[11]
data[12] => lpm_clshift_oqe:auto_generated.data[12]
data[13] => lpm_clshift_oqe:auto_generated.data[13]
data[14] => lpm_clshift_oqe:auto_generated.data[14]
data[15] => lpm_clshift_oqe:auto_generated.data[15]
data[16] => lpm_clshift_oqe:auto_generated.data[16]
data[17] => lpm_clshift_oqe:auto_generated.data[17]
data[18] => lpm_clshift_oqe:auto_generated.data[18]
data[19] => lpm_clshift_oqe:auto_generated.data[19]
data[20] => lpm_clshift_oqe:auto_generated.data[20]
data[21] => lpm_clshift_oqe:auto_generated.data[21]
data[22] => lpm_clshift_oqe:auto_generated.data[22]
data[23] => lpm_clshift_oqe:auto_generated.data[23]
data[24] => lpm_clshift_oqe:auto_generated.data[24]
data[25] => lpm_clshift_oqe:auto_generated.data[25]
data[26] => lpm_clshift_oqe:auto_generated.data[26]
data[27] => lpm_clshift_oqe:auto_generated.data[27]
data[28] => lpm_clshift_oqe:auto_generated.data[28]
data[29] => lpm_clshift_oqe:auto_generated.data[29]
data[30] => lpm_clshift_oqe:auto_generated.data[30]
data[31] => lpm_clshift_oqe:auto_generated.data[31]
direction => lpm_clshift_oqe:auto_generated.direction
distance[0] => lpm_clshift_oqe:auto_generated.distance[0]
distance[1] => lpm_clshift_oqe:auto_generated.distance[1]
distance[2] => lpm_clshift_oqe:auto_generated.distance[2]
distance[3] => lpm_clshift_oqe:auto_generated.distance[3]
distance[4] => lpm_clshift_oqe:auto_generated.distance[4]
overflow <= lpm_clshift_oqe:auto_generated.overflow
result[0] <= lpm_clshift_oqe:auto_generated.result[0]
result[1] <= lpm_clshift_oqe:auto_generated.result[1]
result[2] <= lpm_clshift_oqe:auto_generated.result[2]
result[3] <= lpm_clshift_oqe:auto_generated.result[3]
result[4] <= lpm_clshift_oqe:auto_generated.result[4]
result[5] <= lpm_clshift_oqe:auto_generated.result[5]
result[6] <= lpm_clshift_oqe:auto_generated.result[6]
result[7] <= lpm_clshift_oqe:auto_generated.result[7]
result[8] <= lpm_clshift_oqe:auto_generated.result[8]
result[9] <= lpm_clshift_oqe:auto_generated.result[9]
result[10] <= lpm_clshift_oqe:auto_generated.result[10]
result[11] <= lpm_clshift_oqe:auto_generated.result[11]
result[12] <= lpm_clshift_oqe:auto_generated.result[12]
result[13] <= lpm_clshift_oqe:auto_generated.result[13]
result[14] <= lpm_clshift_oqe:auto_generated.result[14]
result[15] <= lpm_clshift_oqe:auto_generated.result[15]
result[16] <= lpm_clshift_oqe:auto_generated.result[16]
result[17] <= lpm_clshift_oqe:auto_generated.result[17]
result[18] <= lpm_clshift_oqe:auto_generated.result[18]
result[19] <= lpm_clshift_oqe:auto_generated.result[19]
result[20] <= lpm_clshift_oqe:auto_generated.result[20]
result[21] <= lpm_clshift_oqe:auto_generated.result[21]
result[22] <= lpm_clshift_oqe:auto_generated.result[22]
result[23] <= lpm_clshift_oqe:auto_generated.result[23]
result[24] <= lpm_clshift_oqe:auto_generated.result[24]
result[25] <= lpm_clshift_oqe:auto_generated.result[25]
result[26] <= lpm_clshift_oqe:auto_generated.result[26]
result[27] <= lpm_clshift_oqe:auto_generated.result[27]
result[28] <= lpm_clshift_oqe:auto_generated.result[28]
result[29] <= lpm_clshift_oqe:auto_generated.result[29]
result[30] <= lpm_clshift_oqe:auto_generated.result[30]
result[31] <= lpm_clshift_oqe:auto_generated.result[31]
underflow <= lpm_clshift_oqe:auto_generated.underflow


|CPU|ALU:inst13|shift_right:inst23|lpm_clshift:lpm_clshift_component|lpm_clshift_oqe:auto_generated
result[0] <= sbit_w[160].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[161].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[162].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[163].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[164].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[165].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[166].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[167].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[168].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[169].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[170].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[171].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[172].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[173].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[174].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[175].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[176].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[177].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[178].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[179].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[180].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[181].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[182].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[183].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[184].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[185].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[186].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[187].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[188].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[189].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[190].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[191].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|rotate_left:inst25
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
distance[0] => distance[0]~4.IN1
distance[1] => distance[1]~3.IN1
distance[2] => distance[2]~2.IN1
distance[3] => distance[3]~1.IN1
distance[4] => distance[4]~0.IN1
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result
result[8] <= lpm_clshift:lpm_clshift_component.result
result[9] <= lpm_clshift:lpm_clshift_component.result
result[10] <= lpm_clshift:lpm_clshift_component.result
result[11] <= lpm_clshift:lpm_clshift_component.result
result[12] <= lpm_clshift:lpm_clshift_component.result
result[13] <= lpm_clshift:lpm_clshift_component.result
result[14] <= lpm_clshift:lpm_clshift_component.result
result[15] <= lpm_clshift:lpm_clshift_component.result
result[16] <= lpm_clshift:lpm_clshift_component.result
result[17] <= lpm_clshift:lpm_clshift_component.result
result[18] <= lpm_clshift:lpm_clshift_component.result
result[19] <= lpm_clshift:lpm_clshift_component.result
result[20] <= lpm_clshift:lpm_clshift_component.result
result[21] <= lpm_clshift:lpm_clshift_component.result
result[22] <= lpm_clshift:lpm_clshift_component.result
result[23] <= lpm_clshift:lpm_clshift_component.result
result[24] <= lpm_clshift:lpm_clshift_component.result
result[25] <= lpm_clshift:lpm_clshift_component.result
result[26] <= lpm_clshift:lpm_clshift_component.result
result[27] <= lpm_clshift:lpm_clshift_component.result
result[28] <= lpm_clshift:lpm_clshift_component.result
result[29] <= lpm_clshift:lpm_clshift_component.result
result[30] <= lpm_clshift:lpm_clshift_component.result
result[31] <= lpm_clshift:lpm_clshift_component.result


|CPU|ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_iib:auto_generated.data[0]
data[1] => lpm_clshift_iib:auto_generated.data[1]
data[2] => lpm_clshift_iib:auto_generated.data[2]
data[3] => lpm_clshift_iib:auto_generated.data[3]
data[4] => lpm_clshift_iib:auto_generated.data[4]
data[5] => lpm_clshift_iib:auto_generated.data[5]
data[6] => lpm_clshift_iib:auto_generated.data[6]
data[7] => lpm_clshift_iib:auto_generated.data[7]
data[8] => lpm_clshift_iib:auto_generated.data[8]
data[9] => lpm_clshift_iib:auto_generated.data[9]
data[10] => lpm_clshift_iib:auto_generated.data[10]
data[11] => lpm_clshift_iib:auto_generated.data[11]
data[12] => lpm_clshift_iib:auto_generated.data[12]
data[13] => lpm_clshift_iib:auto_generated.data[13]
data[14] => lpm_clshift_iib:auto_generated.data[14]
data[15] => lpm_clshift_iib:auto_generated.data[15]
data[16] => lpm_clshift_iib:auto_generated.data[16]
data[17] => lpm_clshift_iib:auto_generated.data[17]
data[18] => lpm_clshift_iib:auto_generated.data[18]
data[19] => lpm_clshift_iib:auto_generated.data[19]
data[20] => lpm_clshift_iib:auto_generated.data[20]
data[21] => lpm_clshift_iib:auto_generated.data[21]
data[22] => lpm_clshift_iib:auto_generated.data[22]
data[23] => lpm_clshift_iib:auto_generated.data[23]
data[24] => lpm_clshift_iib:auto_generated.data[24]
data[25] => lpm_clshift_iib:auto_generated.data[25]
data[26] => lpm_clshift_iib:auto_generated.data[26]
data[27] => lpm_clshift_iib:auto_generated.data[27]
data[28] => lpm_clshift_iib:auto_generated.data[28]
data[29] => lpm_clshift_iib:auto_generated.data[29]
data[30] => lpm_clshift_iib:auto_generated.data[30]
data[31] => lpm_clshift_iib:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_iib:auto_generated.distance[0]
distance[1] => lpm_clshift_iib:auto_generated.distance[1]
distance[2] => lpm_clshift_iib:auto_generated.distance[2]
distance[3] => lpm_clshift_iib:auto_generated.distance[3]
distance[4] => lpm_clshift_iib:auto_generated.distance[4]
overflow <= <GND>
result[0] <= lpm_clshift_iib:auto_generated.result[0]
result[1] <= lpm_clshift_iib:auto_generated.result[1]
result[2] <= lpm_clshift_iib:auto_generated.result[2]
result[3] <= lpm_clshift_iib:auto_generated.result[3]
result[4] <= lpm_clshift_iib:auto_generated.result[4]
result[5] <= lpm_clshift_iib:auto_generated.result[5]
result[6] <= lpm_clshift_iib:auto_generated.result[6]
result[7] <= lpm_clshift_iib:auto_generated.result[7]
result[8] <= lpm_clshift_iib:auto_generated.result[8]
result[9] <= lpm_clshift_iib:auto_generated.result[9]
result[10] <= lpm_clshift_iib:auto_generated.result[10]
result[11] <= lpm_clshift_iib:auto_generated.result[11]
result[12] <= lpm_clshift_iib:auto_generated.result[12]
result[13] <= lpm_clshift_iib:auto_generated.result[13]
result[14] <= lpm_clshift_iib:auto_generated.result[14]
result[15] <= lpm_clshift_iib:auto_generated.result[15]
result[16] <= lpm_clshift_iib:auto_generated.result[16]
result[17] <= lpm_clshift_iib:auto_generated.result[17]
result[18] <= lpm_clshift_iib:auto_generated.result[18]
result[19] <= lpm_clshift_iib:auto_generated.result[19]
result[20] <= lpm_clshift_iib:auto_generated.result[20]
result[21] <= lpm_clshift_iib:auto_generated.result[21]
result[22] <= lpm_clshift_iib:auto_generated.result[22]
result[23] <= lpm_clshift_iib:auto_generated.result[23]
result[24] <= lpm_clshift_iib:auto_generated.result[24]
result[25] <= lpm_clshift_iib:auto_generated.result[25]
result[26] <= lpm_clshift_iib:auto_generated.result[26]
result[27] <= lpm_clshift_iib:auto_generated.result[27]
result[28] <= lpm_clshift_iib:auto_generated.result[28]
result[29] <= lpm_clshift_iib:auto_generated.result[29]
result[30] <= lpm_clshift_iib:auto_generated.result[30]
result[31] <= lpm_clshift_iib:auto_generated.result[31]
underflow <= <GND>


|CPU|ALU:inst13|rotate_left:inst25|lpm_clshift:lpm_clshift_component|lpm_clshift_iib:auto_generated
result[0] <= sbit_w[160].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[161].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[162].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[163].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[164].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[165].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[166].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[167].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[168].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[169].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[170].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[171].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[172].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[173].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[174].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[175].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[176].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[177].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[178].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[179].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[180].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[181].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[182].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[183].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[184].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[185].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[186].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[187].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[188].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[189].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[190].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[191].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|rotate_right:inst26
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
distance[0] => distance[0]~4.IN1
distance[1] => distance[1]~3.IN1
distance[2] => distance[2]~2.IN1
distance[3] => distance[3]~1.IN1
distance[4] => distance[4]~0.IN1
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result
result[8] <= lpm_clshift:lpm_clshift_component.result
result[9] <= lpm_clshift:lpm_clshift_component.result
result[10] <= lpm_clshift:lpm_clshift_component.result
result[11] <= lpm_clshift:lpm_clshift_component.result
result[12] <= lpm_clshift:lpm_clshift_component.result
result[13] <= lpm_clshift:lpm_clshift_component.result
result[14] <= lpm_clshift:lpm_clshift_component.result
result[15] <= lpm_clshift:lpm_clshift_component.result
result[16] <= lpm_clshift:lpm_clshift_component.result
result[17] <= lpm_clshift:lpm_clshift_component.result
result[18] <= lpm_clshift:lpm_clshift_component.result
result[19] <= lpm_clshift:lpm_clshift_component.result
result[20] <= lpm_clshift:lpm_clshift_component.result
result[21] <= lpm_clshift:lpm_clshift_component.result
result[22] <= lpm_clshift:lpm_clshift_component.result
result[23] <= lpm_clshift:lpm_clshift_component.result
result[24] <= lpm_clshift:lpm_clshift_component.result
result[25] <= lpm_clshift:lpm_clshift_component.result
result[26] <= lpm_clshift:lpm_clshift_component.result
result[27] <= lpm_clshift:lpm_clshift_component.result
result[28] <= lpm_clshift:lpm_clshift_component.result
result[29] <= lpm_clshift:lpm_clshift_component.result
result[30] <= lpm_clshift:lpm_clshift_component.result
result[31] <= lpm_clshift:lpm_clshift_component.result


|CPU|ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_jhc:auto_generated.data[0]
data[1] => lpm_clshift_jhc:auto_generated.data[1]
data[2] => lpm_clshift_jhc:auto_generated.data[2]
data[3] => lpm_clshift_jhc:auto_generated.data[3]
data[4] => lpm_clshift_jhc:auto_generated.data[4]
data[5] => lpm_clshift_jhc:auto_generated.data[5]
data[6] => lpm_clshift_jhc:auto_generated.data[6]
data[7] => lpm_clshift_jhc:auto_generated.data[7]
data[8] => lpm_clshift_jhc:auto_generated.data[8]
data[9] => lpm_clshift_jhc:auto_generated.data[9]
data[10] => lpm_clshift_jhc:auto_generated.data[10]
data[11] => lpm_clshift_jhc:auto_generated.data[11]
data[12] => lpm_clshift_jhc:auto_generated.data[12]
data[13] => lpm_clshift_jhc:auto_generated.data[13]
data[14] => lpm_clshift_jhc:auto_generated.data[14]
data[15] => lpm_clshift_jhc:auto_generated.data[15]
data[16] => lpm_clshift_jhc:auto_generated.data[16]
data[17] => lpm_clshift_jhc:auto_generated.data[17]
data[18] => lpm_clshift_jhc:auto_generated.data[18]
data[19] => lpm_clshift_jhc:auto_generated.data[19]
data[20] => lpm_clshift_jhc:auto_generated.data[20]
data[21] => lpm_clshift_jhc:auto_generated.data[21]
data[22] => lpm_clshift_jhc:auto_generated.data[22]
data[23] => lpm_clshift_jhc:auto_generated.data[23]
data[24] => lpm_clshift_jhc:auto_generated.data[24]
data[25] => lpm_clshift_jhc:auto_generated.data[25]
data[26] => lpm_clshift_jhc:auto_generated.data[26]
data[27] => lpm_clshift_jhc:auto_generated.data[27]
data[28] => lpm_clshift_jhc:auto_generated.data[28]
data[29] => lpm_clshift_jhc:auto_generated.data[29]
data[30] => lpm_clshift_jhc:auto_generated.data[30]
data[31] => lpm_clshift_jhc:auto_generated.data[31]
direction => lpm_clshift_jhc:auto_generated.direction
distance[0] => lpm_clshift_jhc:auto_generated.distance[0]
distance[1] => lpm_clshift_jhc:auto_generated.distance[1]
distance[2] => lpm_clshift_jhc:auto_generated.distance[2]
distance[3] => lpm_clshift_jhc:auto_generated.distance[3]
distance[4] => lpm_clshift_jhc:auto_generated.distance[4]
overflow <= <GND>
result[0] <= lpm_clshift_jhc:auto_generated.result[0]
result[1] <= lpm_clshift_jhc:auto_generated.result[1]
result[2] <= lpm_clshift_jhc:auto_generated.result[2]
result[3] <= lpm_clshift_jhc:auto_generated.result[3]
result[4] <= lpm_clshift_jhc:auto_generated.result[4]
result[5] <= lpm_clshift_jhc:auto_generated.result[5]
result[6] <= lpm_clshift_jhc:auto_generated.result[6]
result[7] <= lpm_clshift_jhc:auto_generated.result[7]
result[8] <= lpm_clshift_jhc:auto_generated.result[8]
result[9] <= lpm_clshift_jhc:auto_generated.result[9]
result[10] <= lpm_clshift_jhc:auto_generated.result[10]
result[11] <= lpm_clshift_jhc:auto_generated.result[11]
result[12] <= lpm_clshift_jhc:auto_generated.result[12]
result[13] <= lpm_clshift_jhc:auto_generated.result[13]
result[14] <= lpm_clshift_jhc:auto_generated.result[14]
result[15] <= lpm_clshift_jhc:auto_generated.result[15]
result[16] <= lpm_clshift_jhc:auto_generated.result[16]
result[17] <= lpm_clshift_jhc:auto_generated.result[17]
result[18] <= lpm_clshift_jhc:auto_generated.result[18]
result[19] <= lpm_clshift_jhc:auto_generated.result[19]
result[20] <= lpm_clshift_jhc:auto_generated.result[20]
result[21] <= lpm_clshift_jhc:auto_generated.result[21]
result[22] <= lpm_clshift_jhc:auto_generated.result[22]
result[23] <= lpm_clshift_jhc:auto_generated.result[23]
result[24] <= lpm_clshift_jhc:auto_generated.result[24]
result[25] <= lpm_clshift_jhc:auto_generated.result[25]
result[26] <= lpm_clshift_jhc:auto_generated.result[26]
result[27] <= lpm_clshift_jhc:auto_generated.result[27]
result[28] <= lpm_clshift_jhc:auto_generated.result[28]
result[29] <= lpm_clshift_jhc:auto_generated.result[29]
result[30] <= lpm_clshift_jhc:auto_generated.result[30]
result[31] <= lpm_clshift_jhc:auto_generated.result[31]
underflow <= <GND>


|CPU|ALU:inst13|rotate_right:inst26|lpm_clshift:lpm_clshift_component|lpm_clshift_jhc:auto_generated
result[0] <= sbit_w[160].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[161].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[162].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[163].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[164].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[165].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[166].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[167].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[168].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[169].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[170].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[171].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[172].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[173].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[174].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[175].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[176].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[177].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[178].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[179].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[180].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[181].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[182].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[183].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[184].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[185].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[186].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[187].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[188].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[189].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[190].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[191].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|adder:inst19
dataa[0] => dataa[0]~31.IN1
dataa[1] => dataa[1]~30.IN1
dataa[2] => dataa[2]~29.IN1
dataa[3] => dataa[3]~28.IN1
dataa[4] => dataa[4]~27.IN1
dataa[5] => dataa[5]~26.IN1
dataa[6] => dataa[6]~25.IN1
dataa[7] => dataa[7]~24.IN1
dataa[8] => dataa[8]~23.IN1
dataa[9] => dataa[9]~22.IN1
dataa[10] => dataa[10]~21.IN1
dataa[11] => dataa[11]~20.IN1
dataa[12] => dataa[12]~19.IN1
dataa[13] => dataa[13]~18.IN1
dataa[14] => dataa[14]~17.IN1
dataa[15] => dataa[15]~16.IN1
dataa[16] => dataa[16]~15.IN1
dataa[17] => dataa[17]~14.IN1
dataa[18] => dataa[18]~13.IN1
dataa[19] => dataa[19]~12.IN1
dataa[20] => dataa[20]~11.IN1
dataa[21] => dataa[21]~10.IN1
dataa[22] => dataa[22]~9.IN1
dataa[23] => dataa[23]~8.IN1
dataa[24] => dataa[24]~7.IN1
dataa[25] => dataa[25]~6.IN1
dataa[26] => dataa[26]~5.IN1
dataa[27] => dataa[27]~4.IN1
dataa[28] => dataa[28]~3.IN1
dataa[29] => dataa[29]~2.IN1
dataa[30] => dataa[30]~1.IN1
dataa[31] => dataa[31]~0.IN1
datab[0] => datab[0]~31.IN1
datab[1] => datab[1]~30.IN1
datab[2] => datab[2]~29.IN1
datab[3] => datab[3]~28.IN1
datab[4] => datab[4]~27.IN1
datab[5] => datab[5]~26.IN1
datab[6] => datab[6]~25.IN1
datab[7] => datab[7]~24.IN1
datab[8] => datab[8]~23.IN1
datab[9] => datab[9]~22.IN1
datab[10] => datab[10]~21.IN1
datab[11] => datab[11]~20.IN1
datab[12] => datab[12]~19.IN1
datab[13] => datab[13]~18.IN1
datab[14] => datab[14]~17.IN1
datab[15] => datab[15]~16.IN1
datab[16] => datab[16]~15.IN1
datab[17] => datab[17]~14.IN1
datab[18] => datab[18]~13.IN1
datab[19] => datab[19]~12.IN1
datab[20] => datab[20]~11.IN1
datab[21] => datab[21]~10.IN1
datab[22] => datab[22]~9.IN1
datab[23] => datab[23]~8.IN1
datab[24] => datab[24]~7.IN1
datab[25] => datab[25]~6.IN1
datab[26] => datab[26]~5.IN1
datab[27] => datab[27]~4.IN1
datab[28] => datab[28]~3.IN1
datab[29] => datab[29]~2.IN1
datab[30] => datab[30]~1.IN1
datab[31] => datab[31]~0.IN1
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result
result[27] <= lpm_add_sub:lpm_add_sub_component.result
result[28] <= lpm_add_sub:lpm_add_sub_component.result
result[29] <= lpm_add_sub:lpm_add_sub_component.result
result[30] <= lpm_add_sub:lpm_add_sub_component.result
result[31] <= lpm_add_sub:lpm_add_sub_component.result


|CPU|ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_7ri:auto_generated.dataa[0]
dataa[1] => add_sub_7ri:auto_generated.dataa[1]
dataa[2] => add_sub_7ri:auto_generated.dataa[2]
dataa[3] => add_sub_7ri:auto_generated.dataa[3]
dataa[4] => add_sub_7ri:auto_generated.dataa[4]
dataa[5] => add_sub_7ri:auto_generated.dataa[5]
dataa[6] => add_sub_7ri:auto_generated.dataa[6]
dataa[7] => add_sub_7ri:auto_generated.dataa[7]
dataa[8] => add_sub_7ri:auto_generated.dataa[8]
dataa[9] => add_sub_7ri:auto_generated.dataa[9]
dataa[10] => add_sub_7ri:auto_generated.dataa[10]
dataa[11] => add_sub_7ri:auto_generated.dataa[11]
dataa[12] => add_sub_7ri:auto_generated.dataa[12]
dataa[13] => add_sub_7ri:auto_generated.dataa[13]
dataa[14] => add_sub_7ri:auto_generated.dataa[14]
dataa[15] => add_sub_7ri:auto_generated.dataa[15]
dataa[16] => add_sub_7ri:auto_generated.dataa[16]
dataa[17] => add_sub_7ri:auto_generated.dataa[17]
dataa[18] => add_sub_7ri:auto_generated.dataa[18]
dataa[19] => add_sub_7ri:auto_generated.dataa[19]
dataa[20] => add_sub_7ri:auto_generated.dataa[20]
dataa[21] => add_sub_7ri:auto_generated.dataa[21]
dataa[22] => add_sub_7ri:auto_generated.dataa[22]
dataa[23] => add_sub_7ri:auto_generated.dataa[23]
dataa[24] => add_sub_7ri:auto_generated.dataa[24]
dataa[25] => add_sub_7ri:auto_generated.dataa[25]
dataa[26] => add_sub_7ri:auto_generated.dataa[26]
dataa[27] => add_sub_7ri:auto_generated.dataa[27]
dataa[28] => add_sub_7ri:auto_generated.dataa[28]
dataa[29] => add_sub_7ri:auto_generated.dataa[29]
dataa[30] => add_sub_7ri:auto_generated.dataa[30]
dataa[31] => add_sub_7ri:auto_generated.dataa[31]
datab[0] => add_sub_7ri:auto_generated.datab[0]
datab[1] => add_sub_7ri:auto_generated.datab[1]
datab[2] => add_sub_7ri:auto_generated.datab[2]
datab[3] => add_sub_7ri:auto_generated.datab[3]
datab[4] => add_sub_7ri:auto_generated.datab[4]
datab[5] => add_sub_7ri:auto_generated.datab[5]
datab[6] => add_sub_7ri:auto_generated.datab[6]
datab[7] => add_sub_7ri:auto_generated.datab[7]
datab[8] => add_sub_7ri:auto_generated.datab[8]
datab[9] => add_sub_7ri:auto_generated.datab[9]
datab[10] => add_sub_7ri:auto_generated.datab[10]
datab[11] => add_sub_7ri:auto_generated.datab[11]
datab[12] => add_sub_7ri:auto_generated.datab[12]
datab[13] => add_sub_7ri:auto_generated.datab[13]
datab[14] => add_sub_7ri:auto_generated.datab[14]
datab[15] => add_sub_7ri:auto_generated.datab[15]
datab[16] => add_sub_7ri:auto_generated.datab[16]
datab[17] => add_sub_7ri:auto_generated.datab[17]
datab[18] => add_sub_7ri:auto_generated.datab[18]
datab[19] => add_sub_7ri:auto_generated.datab[19]
datab[20] => add_sub_7ri:auto_generated.datab[20]
datab[21] => add_sub_7ri:auto_generated.datab[21]
datab[22] => add_sub_7ri:auto_generated.datab[22]
datab[23] => add_sub_7ri:auto_generated.datab[23]
datab[24] => add_sub_7ri:auto_generated.datab[24]
datab[25] => add_sub_7ri:auto_generated.datab[25]
datab[26] => add_sub_7ri:auto_generated.datab[26]
datab[27] => add_sub_7ri:auto_generated.datab[27]
datab[28] => add_sub_7ri:auto_generated.datab[28]
datab[29] => add_sub_7ri:auto_generated.datab[29]
datab[30] => add_sub_7ri:auto_generated.datab[30]
datab[31] => add_sub_7ri:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7ri:auto_generated.result[0]
result[1] <= add_sub_7ri:auto_generated.result[1]
result[2] <= add_sub_7ri:auto_generated.result[2]
result[3] <= add_sub_7ri:auto_generated.result[3]
result[4] <= add_sub_7ri:auto_generated.result[4]
result[5] <= add_sub_7ri:auto_generated.result[5]
result[6] <= add_sub_7ri:auto_generated.result[6]
result[7] <= add_sub_7ri:auto_generated.result[7]
result[8] <= add_sub_7ri:auto_generated.result[8]
result[9] <= add_sub_7ri:auto_generated.result[9]
result[10] <= add_sub_7ri:auto_generated.result[10]
result[11] <= add_sub_7ri:auto_generated.result[11]
result[12] <= add_sub_7ri:auto_generated.result[12]
result[13] <= add_sub_7ri:auto_generated.result[13]
result[14] <= add_sub_7ri:auto_generated.result[14]
result[15] <= add_sub_7ri:auto_generated.result[15]
result[16] <= add_sub_7ri:auto_generated.result[16]
result[17] <= add_sub_7ri:auto_generated.result[17]
result[18] <= add_sub_7ri:auto_generated.result[18]
result[19] <= add_sub_7ri:auto_generated.result[19]
result[20] <= add_sub_7ri:auto_generated.result[20]
result[21] <= add_sub_7ri:auto_generated.result[21]
result[22] <= add_sub_7ri:auto_generated.result[22]
result[23] <= add_sub_7ri:auto_generated.result[23]
result[24] <= add_sub_7ri:auto_generated.result[24]
result[25] <= add_sub_7ri:auto_generated.result[25]
result[26] <= add_sub_7ri:auto_generated.result[26]
result[27] <= add_sub_7ri:auto_generated.result[27]
result[28] <= add_sub_7ri:auto_generated.result[28]
result[29] <= add_sub_7ri:auto_generated.result[29]
result[30] <= add_sub_7ri:auto_generated.result[30]
result[31] <= add_sub_7ri:auto_generated.result[31]
cout <= add_sub_7ri:auto_generated.cout
overflow <= add_sub_7ri:auto_generated.overflow


|CPU|ALU:inst13|adder:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7ri:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|subtractor:inst20
dataa[0] => dataa[0]~31.IN1
dataa[1] => dataa[1]~30.IN1
dataa[2] => dataa[2]~29.IN1
dataa[3] => dataa[3]~28.IN1
dataa[4] => dataa[4]~27.IN1
dataa[5] => dataa[5]~26.IN1
dataa[6] => dataa[6]~25.IN1
dataa[7] => dataa[7]~24.IN1
dataa[8] => dataa[8]~23.IN1
dataa[9] => dataa[9]~22.IN1
dataa[10] => dataa[10]~21.IN1
dataa[11] => dataa[11]~20.IN1
dataa[12] => dataa[12]~19.IN1
dataa[13] => dataa[13]~18.IN1
dataa[14] => dataa[14]~17.IN1
dataa[15] => dataa[15]~16.IN1
dataa[16] => dataa[16]~15.IN1
dataa[17] => dataa[17]~14.IN1
dataa[18] => dataa[18]~13.IN1
dataa[19] => dataa[19]~12.IN1
dataa[20] => dataa[20]~11.IN1
dataa[21] => dataa[21]~10.IN1
dataa[22] => dataa[22]~9.IN1
dataa[23] => dataa[23]~8.IN1
dataa[24] => dataa[24]~7.IN1
dataa[25] => dataa[25]~6.IN1
dataa[26] => dataa[26]~5.IN1
dataa[27] => dataa[27]~4.IN1
dataa[28] => dataa[28]~3.IN1
dataa[29] => dataa[29]~2.IN1
dataa[30] => dataa[30]~1.IN1
dataa[31] => dataa[31]~0.IN1
datab[0] => datab[0]~31.IN1
datab[1] => datab[1]~30.IN1
datab[2] => datab[2]~29.IN1
datab[3] => datab[3]~28.IN1
datab[4] => datab[4]~27.IN1
datab[5] => datab[5]~26.IN1
datab[6] => datab[6]~25.IN1
datab[7] => datab[7]~24.IN1
datab[8] => datab[8]~23.IN1
datab[9] => datab[9]~22.IN1
datab[10] => datab[10]~21.IN1
datab[11] => datab[11]~20.IN1
datab[12] => datab[12]~19.IN1
datab[13] => datab[13]~18.IN1
datab[14] => datab[14]~17.IN1
datab[15] => datab[15]~16.IN1
datab[16] => datab[16]~15.IN1
datab[17] => datab[17]~14.IN1
datab[18] => datab[18]~13.IN1
datab[19] => datab[19]~12.IN1
datab[20] => datab[20]~11.IN1
datab[21] => datab[21]~10.IN1
datab[22] => datab[22]~9.IN1
datab[23] => datab[23]~8.IN1
datab[24] => datab[24]~7.IN1
datab[25] => datab[25]~6.IN1
datab[26] => datab[26]~5.IN1
datab[27] => datab[27]~4.IN1
datab[28] => datab[28]~3.IN1
datab[29] => datab[29]~2.IN1
datab[30] => datab[30]~1.IN1
datab[31] => datab[31]~0.IN1
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result
result[27] <= lpm_add_sub:lpm_add_sub_component.result
result[28] <= lpm_add_sub:lpm_add_sub_component.result
result[29] <= lpm_add_sub:lpm_add_sub_component.result
result[30] <= lpm_add_sub:lpm_add_sub_component.result
result[31] <= lpm_add_sub:lpm_add_sub_component.result


|CPU|ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_8si:auto_generated.dataa[0]
dataa[1] => add_sub_8si:auto_generated.dataa[1]
dataa[2] => add_sub_8si:auto_generated.dataa[2]
dataa[3] => add_sub_8si:auto_generated.dataa[3]
dataa[4] => add_sub_8si:auto_generated.dataa[4]
dataa[5] => add_sub_8si:auto_generated.dataa[5]
dataa[6] => add_sub_8si:auto_generated.dataa[6]
dataa[7] => add_sub_8si:auto_generated.dataa[7]
dataa[8] => add_sub_8si:auto_generated.dataa[8]
dataa[9] => add_sub_8si:auto_generated.dataa[9]
dataa[10] => add_sub_8si:auto_generated.dataa[10]
dataa[11] => add_sub_8si:auto_generated.dataa[11]
dataa[12] => add_sub_8si:auto_generated.dataa[12]
dataa[13] => add_sub_8si:auto_generated.dataa[13]
dataa[14] => add_sub_8si:auto_generated.dataa[14]
dataa[15] => add_sub_8si:auto_generated.dataa[15]
dataa[16] => add_sub_8si:auto_generated.dataa[16]
dataa[17] => add_sub_8si:auto_generated.dataa[17]
dataa[18] => add_sub_8si:auto_generated.dataa[18]
dataa[19] => add_sub_8si:auto_generated.dataa[19]
dataa[20] => add_sub_8si:auto_generated.dataa[20]
dataa[21] => add_sub_8si:auto_generated.dataa[21]
dataa[22] => add_sub_8si:auto_generated.dataa[22]
dataa[23] => add_sub_8si:auto_generated.dataa[23]
dataa[24] => add_sub_8si:auto_generated.dataa[24]
dataa[25] => add_sub_8si:auto_generated.dataa[25]
dataa[26] => add_sub_8si:auto_generated.dataa[26]
dataa[27] => add_sub_8si:auto_generated.dataa[27]
dataa[28] => add_sub_8si:auto_generated.dataa[28]
dataa[29] => add_sub_8si:auto_generated.dataa[29]
dataa[30] => add_sub_8si:auto_generated.dataa[30]
dataa[31] => add_sub_8si:auto_generated.dataa[31]
datab[0] => add_sub_8si:auto_generated.datab[0]
datab[1] => add_sub_8si:auto_generated.datab[1]
datab[2] => add_sub_8si:auto_generated.datab[2]
datab[3] => add_sub_8si:auto_generated.datab[3]
datab[4] => add_sub_8si:auto_generated.datab[4]
datab[5] => add_sub_8si:auto_generated.datab[5]
datab[6] => add_sub_8si:auto_generated.datab[6]
datab[7] => add_sub_8si:auto_generated.datab[7]
datab[8] => add_sub_8si:auto_generated.datab[8]
datab[9] => add_sub_8si:auto_generated.datab[9]
datab[10] => add_sub_8si:auto_generated.datab[10]
datab[11] => add_sub_8si:auto_generated.datab[11]
datab[12] => add_sub_8si:auto_generated.datab[12]
datab[13] => add_sub_8si:auto_generated.datab[13]
datab[14] => add_sub_8si:auto_generated.datab[14]
datab[15] => add_sub_8si:auto_generated.datab[15]
datab[16] => add_sub_8si:auto_generated.datab[16]
datab[17] => add_sub_8si:auto_generated.datab[17]
datab[18] => add_sub_8si:auto_generated.datab[18]
datab[19] => add_sub_8si:auto_generated.datab[19]
datab[20] => add_sub_8si:auto_generated.datab[20]
datab[21] => add_sub_8si:auto_generated.datab[21]
datab[22] => add_sub_8si:auto_generated.datab[22]
datab[23] => add_sub_8si:auto_generated.datab[23]
datab[24] => add_sub_8si:auto_generated.datab[24]
datab[25] => add_sub_8si:auto_generated.datab[25]
datab[26] => add_sub_8si:auto_generated.datab[26]
datab[27] => add_sub_8si:auto_generated.datab[27]
datab[28] => add_sub_8si:auto_generated.datab[28]
datab[29] => add_sub_8si:auto_generated.datab[29]
datab[30] => add_sub_8si:auto_generated.datab[30]
datab[31] => add_sub_8si:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8si:auto_generated.result[0]
result[1] <= add_sub_8si:auto_generated.result[1]
result[2] <= add_sub_8si:auto_generated.result[2]
result[3] <= add_sub_8si:auto_generated.result[3]
result[4] <= add_sub_8si:auto_generated.result[4]
result[5] <= add_sub_8si:auto_generated.result[5]
result[6] <= add_sub_8si:auto_generated.result[6]
result[7] <= add_sub_8si:auto_generated.result[7]
result[8] <= add_sub_8si:auto_generated.result[8]
result[9] <= add_sub_8si:auto_generated.result[9]
result[10] <= add_sub_8si:auto_generated.result[10]
result[11] <= add_sub_8si:auto_generated.result[11]
result[12] <= add_sub_8si:auto_generated.result[12]
result[13] <= add_sub_8si:auto_generated.result[13]
result[14] <= add_sub_8si:auto_generated.result[14]
result[15] <= add_sub_8si:auto_generated.result[15]
result[16] <= add_sub_8si:auto_generated.result[16]
result[17] <= add_sub_8si:auto_generated.result[17]
result[18] <= add_sub_8si:auto_generated.result[18]
result[19] <= add_sub_8si:auto_generated.result[19]
result[20] <= add_sub_8si:auto_generated.result[20]
result[21] <= add_sub_8si:auto_generated.result[21]
result[22] <= add_sub_8si:auto_generated.result[22]
result[23] <= add_sub_8si:auto_generated.result[23]
result[24] <= add_sub_8si:auto_generated.result[24]
result[25] <= add_sub_8si:auto_generated.result[25]
result[26] <= add_sub_8si:auto_generated.result[26]
result[27] <= add_sub_8si:auto_generated.result[27]
result[28] <= add_sub_8si:auto_generated.result[28]
result[29] <= add_sub_8si:auto_generated.result[29]
result[30] <= add_sub_8si:auto_generated.result[30]
result[31] <= add_sub_8si:auto_generated.result[31]
cout <= add_sub_8si:auto_generated.cout
overflow <= add_sub_8si:auto_generated.overflow


|CPU|ALU:inst13|subtractor:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_8si:auto_generated
dataa[0] => op_1.IN65
dataa[1] => op_1.IN63
dataa[2] => op_1.IN61
dataa[3] => op_1.IN59
dataa[4] => op_1.IN57
dataa[5] => op_1.IN55
dataa[6] => op_1.IN53
dataa[7] => op_1.IN51
dataa[8] => op_1.IN49
dataa[9] => op_1.IN47
dataa[10] => op_1.IN45
dataa[11] => op_1.IN43
dataa[12] => op_1.IN41
dataa[13] => op_1.IN39
dataa[14] => op_1.IN37
dataa[15] => op_1.IN35
dataa[16] => op_1.IN33
dataa[17] => op_1.IN31
dataa[18] => op_1.IN29
dataa[19] => op_1.IN27
dataa[20] => op_1.IN25
dataa[21] => op_1.IN23
dataa[22] => op_1.IN21
dataa[23] => op_1.IN19
dataa[24] => op_1.IN17
dataa[25] => op_1.IN15
dataa[26] => op_1.IN13
dataa[27] => op_1.IN11
dataa[28] => op_1.IN9
dataa[29] => op_1.IN7
dataa[30] => op_1.IN5
dataa[31] => op_1.IN3
datab[0] => op_1.IN66
datab[1] => op_1.IN64
datab[2] => op_1.IN62
datab[3] => op_1.IN60
datab[4] => op_1.IN58
datab[5] => op_1.IN56
datab[6] => op_1.IN54
datab[7] => op_1.IN52
datab[8] => op_1.IN50
datab[9] => op_1.IN48
datab[10] => op_1.IN46
datab[11] => op_1.IN44
datab[12] => op_1.IN42
datab[13] => op_1.IN40
datab[14] => op_1.IN38
datab[15] => op_1.IN36
datab[16] => op_1.IN34
datab[17] => op_1.IN32
datab[18] => op_1.IN30
datab[19] => op_1.IN28
datab[20] => op_1.IN26
datab[21] => op_1.IN24
datab[22] => op_1.IN22
datab[23] => op_1.IN20
datab[24] => op_1.IN18
datab[25] => op_1.IN16
datab[26] => op_1.IN14
datab[27] => op_1.IN12
datab[28] => op_1.IN10
datab[29] => op_1.IN8
datab[30] => op_1.IN6
datab[31] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|mult:inst1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|CPU|ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component
dataa[0] => mult_55n:auto_generated.dataa[0]
dataa[1] => mult_55n:auto_generated.dataa[1]
dataa[2] => mult_55n:auto_generated.dataa[2]
dataa[3] => mult_55n:auto_generated.dataa[3]
dataa[4] => mult_55n:auto_generated.dataa[4]
dataa[5] => mult_55n:auto_generated.dataa[5]
dataa[6] => mult_55n:auto_generated.dataa[6]
dataa[7] => mult_55n:auto_generated.dataa[7]
dataa[8] => mult_55n:auto_generated.dataa[8]
dataa[9] => mult_55n:auto_generated.dataa[9]
dataa[10] => mult_55n:auto_generated.dataa[10]
dataa[11] => mult_55n:auto_generated.dataa[11]
dataa[12] => mult_55n:auto_generated.dataa[12]
dataa[13] => mult_55n:auto_generated.dataa[13]
dataa[14] => mult_55n:auto_generated.dataa[14]
dataa[15] => mult_55n:auto_generated.dataa[15]
datab[0] => mult_55n:auto_generated.datab[0]
datab[1] => mult_55n:auto_generated.datab[1]
datab[2] => mult_55n:auto_generated.datab[2]
datab[3] => mult_55n:auto_generated.datab[3]
datab[4] => mult_55n:auto_generated.datab[4]
datab[5] => mult_55n:auto_generated.datab[5]
datab[6] => mult_55n:auto_generated.datab[6]
datab[7] => mult_55n:auto_generated.datab[7]
datab[8] => mult_55n:auto_generated.datab[8]
datab[9] => mult_55n:auto_generated.datab[9]
datab[10] => mult_55n:auto_generated.datab[10]
datab[11] => mult_55n:auto_generated.datab[11]
datab[12] => mult_55n:auto_generated.datab[12]
datab[13] => mult_55n:auto_generated.datab[13]
datab[14] => mult_55n:auto_generated.datab[14]
datab[15] => mult_55n:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_55n:auto_generated.result[0]
result[1] <= mult_55n:auto_generated.result[1]
result[2] <= mult_55n:auto_generated.result[2]
result[3] <= mult_55n:auto_generated.result[3]
result[4] <= mult_55n:auto_generated.result[4]
result[5] <= mult_55n:auto_generated.result[5]
result[6] <= mult_55n:auto_generated.result[6]
result[7] <= mult_55n:auto_generated.result[7]
result[8] <= mult_55n:auto_generated.result[8]
result[9] <= mult_55n:auto_generated.result[9]
result[10] <= mult_55n:auto_generated.result[10]
result[11] <= mult_55n:auto_generated.result[11]
result[12] <= mult_55n:auto_generated.result[12]
result[13] <= mult_55n:auto_generated.result[13]
result[14] <= mult_55n:auto_generated.result[14]
result[15] <= mult_55n:auto_generated.result[15]
result[16] <= mult_55n:auto_generated.result[16]
result[17] <= mult_55n:auto_generated.result[17]
result[18] <= mult_55n:auto_generated.result[18]
result[19] <= mult_55n:auto_generated.result[19]
result[20] <= mult_55n:auto_generated.result[20]
result[21] <= mult_55n:auto_generated.result[21]
result[22] <= mult_55n:auto_generated.result[22]
result[23] <= mult_55n:auto_generated.result[23]
result[24] <= mult_55n:auto_generated.result[24]
result[25] <= mult_55n:auto_generated.result[25]
result[26] <= mult_55n:auto_generated.result[26]
result[27] <= mult_55n:auto_generated.result[27]
result[28] <= mult_55n:auto_generated.result[28]
result[29] <= mult_55n:auto_generated.result[29]
result[30] <= mult_55n:auto_generated.result[30]
result[31] <= mult_55n:auto_generated.result[31]


|CPU|ALU:inst13|mult:inst1|lpm_mult:lpm_mult_component|mult_55n:auto_generated
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15
result[16] <= mac_out1.DATAOUT16
result[17] <= mac_out1.DATAOUT17
result[18] <= mac_out1.DATAOUT18
result[19] <= mac_out1.DATAOUT19
result[20] <= mac_out1.DATAOUT20
result[21] <= mac_out1.DATAOUT21
result[22] <= mac_out1.DATAOUT22
result[23] <= mac_out1.DATAOUT23
result[24] <= mac_out1.DATAOUT24
result[25] <= mac_out1.DATAOUT25
result[26] <= mac_out1.DATAOUT26
result[27] <= mac_out1.DATAOUT27
result[28] <= mac_out1.DATAOUT28
result[29] <= mac_out1.DATAOUT29
result[30] <= mac_out1.DATAOUT30
result[31] <= mac_out1.DATAOUT31


|CPU|ALU:inst13|div:inst2
denom[0] => denom[0]~31.IN1
denom[1] => denom[1]~30.IN1
denom[2] => denom[2]~29.IN1
denom[3] => denom[3]~28.IN1
denom[4] => denom[4]~27.IN1
denom[5] => denom[5]~26.IN1
denom[6] => denom[6]~25.IN1
denom[7] => denom[7]~24.IN1
denom[8] => denom[8]~23.IN1
denom[9] => denom[9]~22.IN1
denom[10] => denom[10]~21.IN1
denom[11] => denom[11]~20.IN1
denom[12] => denom[12]~19.IN1
denom[13] => denom[13]~18.IN1
denom[14] => denom[14]~17.IN1
denom[15] => denom[15]~16.IN1
denom[16] => denom[16]~15.IN1
denom[17] => denom[17]~14.IN1
denom[18] => denom[18]~13.IN1
denom[19] => denom[19]~12.IN1
denom[20] => denom[20]~11.IN1
denom[21] => denom[21]~10.IN1
denom[22] => denom[22]~9.IN1
denom[23] => denom[23]~8.IN1
denom[24] => denom[24]~7.IN1
denom[25] => denom[25]~6.IN1
denom[26] => denom[26]~5.IN1
denom[27] => denom[27]~4.IN1
denom[28] => denom[28]~3.IN1
denom[29] => denom[29]~2.IN1
denom[30] => denom[30]~1.IN1
denom[31] => denom[31]~0.IN1
numer[0] => numer[0]~31.IN1
numer[1] => numer[1]~30.IN1
numer[2] => numer[2]~29.IN1
numer[3] => numer[3]~28.IN1
numer[4] => numer[4]~27.IN1
numer[5] => numer[5]~26.IN1
numer[6] => numer[6]~25.IN1
numer[7] => numer[7]~24.IN1
numer[8] => numer[8]~23.IN1
numer[9] => numer[9]~22.IN1
numer[10] => numer[10]~21.IN1
numer[11] => numer[11]~20.IN1
numer[12] => numer[12]~19.IN1
numer[13] => numer[13]~18.IN1
numer[14] => numer[14]~17.IN1
numer[15] => numer[15]~16.IN1
numer[16] => numer[16]~15.IN1
numer[17] => numer[17]~14.IN1
numer[18] => numer[18]~13.IN1
numer[19] => numer[19]~12.IN1
numer[20] => numer[20]~11.IN1
numer[21] => numer[21]~10.IN1
numer[22] => numer[22]~9.IN1
numer[23] => numer[23]~8.IN1
numer[24] => numer[24]~7.IN1
numer[25] => numer[25]~6.IN1
numer[26] => numer[26]~5.IN1
numer[27] => numer[27]~4.IN1
numer[28] => numer[28]~3.IN1
numer[29] => numer[29]~2.IN1
numer[30] => numer[30]~1.IN1
numer[31] => numer[31]~0.IN1
quotient[0] <= lpm_divide:lpm_divide_component.quotient
quotient[1] <= lpm_divide:lpm_divide_component.quotient
quotient[2] <= lpm_divide:lpm_divide_component.quotient
quotient[3] <= lpm_divide:lpm_divide_component.quotient
quotient[4] <= lpm_divide:lpm_divide_component.quotient
quotient[5] <= lpm_divide:lpm_divide_component.quotient
quotient[6] <= lpm_divide:lpm_divide_component.quotient
quotient[7] <= lpm_divide:lpm_divide_component.quotient
quotient[8] <= lpm_divide:lpm_divide_component.quotient
quotient[9] <= lpm_divide:lpm_divide_component.quotient
quotient[10] <= lpm_divide:lpm_divide_component.quotient
quotient[11] <= lpm_divide:lpm_divide_component.quotient
quotient[12] <= lpm_divide:lpm_divide_component.quotient
quotient[13] <= lpm_divide:lpm_divide_component.quotient
quotient[14] <= lpm_divide:lpm_divide_component.quotient
quotient[15] <= lpm_divide:lpm_divide_component.quotient
quotient[16] <= lpm_divide:lpm_divide_component.quotient
quotient[17] <= lpm_divide:lpm_divide_component.quotient
quotient[18] <= lpm_divide:lpm_divide_component.quotient
quotient[19] <= lpm_divide:lpm_divide_component.quotient
quotient[20] <= lpm_divide:lpm_divide_component.quotient
quotient[21] <= lpm_divide:lpm_divide_component.quotient
quotient[22] <= lpm_divide:lpm_divide_component.quotient
quotient[23] <= lpm_divide:lpm_divide_component.quotient
quotient[24] <= lpm_divide:lpm_divide_component.quotient
quotient[25] <= lpm_divide:lpm_divide_component.quotient
quotient[26] <= lpm_divide:lpm_divide_component.quotient
quotient[27] <= lpm_divide:lpm_divide_component.quotient
quotient[28] <= lpm_divide:lpm_divide_component.quotient
quotient[29] <= lpm_divide:lpm_divide_component.quotient
quotient[30] <= lpm_divide:lpm_divide_component.quotient
quotient[31] <= lpm_divide:lpm_divide_component.quotient
remain[0] <= lpm_divide:lpm_divide_component.remain
remain[1] <= lpm_divide:lpm_divide_component.remain
remain[2] <= lpm_divide:lpm_divide_component.remain
remain[3] <= lpm_divide:lpm_divide_component.remain
remain[4] <= lpm_divide:lpm_divide_component.remain
remain[5] <= lpm_divide:lpm_divide_component.remain
remain[6] <= lpm_divide:lpm_divide_component.remain
remain[7] <= lpm_divide:lpm_divide_component.remain
remain[8] <= lpm_divide:lpm_divide_component.remain
remain[9] <= lpm_divide:lpm_divide_component.remain
remain[10] <= lpm_divide:lpm_divide_component.remain
remain[11] <= lpm_divide:lpm_divide_component.remain
remain[12] <= lpm_divide:lpm_divide_component.remain
remain[13] <= lpm_divide:lpm_divide_component.remain
remain[14] <= lpm_divide:lpm_divide_component.remain
remain[15] <= lpm_divide:lpm_divide_component.remain
remain[16] <= lpm_divide:lpm_divide_component.remain
remain[17] <= lpm_divide:lpm_divide_component.remain
remain[18] <= lpm_divide:lpm_divide_component.remain
remain[19] <= lpm_divide:lpm_divide_component.remain
remain[20] <= lpm_divide:lpm_divide_component.remain
remain[21] <= lpm_divide:lpm_divide_component.remain
remain[22] <= lpm_divide:lpm_divide_component.remain
remain[23] <= lpm_divide:lpm_divide_component.remain
remain[24] <= lpm_divide:lpm_divide_component.remain
remain[25] <= lpm_divide:lpm_divide_component.remain
remain[26] <= lpm_divide:lpm_divide_component.remain
remain[27] <= lpm_divide:lpm_divide_component.remain
remain[28] <= lpm_divide:lpm_divide_component.remain
remain[29] <= lpm_divide:lpm_divide_component.remain
remain[30] <= lpm_divide:lpm_divide_component.remain
remain[31] <= lpm_divide:lpm_divide_component.remain


|CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_67s:auto_generated.numer[0]
numer[1] => lpm_divide_67s:auto_generated.numer[1]
numer[2] => lpm_divide_67s:auto_generated.numer[2]
numer[3] => lpm_divide_67s:auto_generated.numer[3]
numer[4] => lpm_divide_67s:auto_generated.numer[4]
numer[5] => lpm_divide_67s:auto_generated.numer[5]
numer[6] => lpm_divide_67s:auto_generated.numer[6]
numer[7] => lpm_divide_67s:auto_generated.numer[7]
numer[8] => lpm_divide_67s:auto_generated.numer[8]
numer[9] => lpm_divide_67s:auto_generated.numer[9]
numer[10] => lpm_divide_67s:auto_generated.numer[10]
numer[11] => lpm_divide_67s:auto_generated.numer[11]
numer[12] => lpm_divide_67s:auto_generated.numer[12]
numer[13] => lpm_divide_67s:auto_generated.numer[13]
numer[14] => lpm_divide_67s:auto_generated.numer[14]
numer[15] => lpm_divide_67s:auto_generated.numer[15]
numer[16] => lpm_divide_67s:auto_generated.numer[16]
numer[17] => lpm_divide_67s:auto_generated.numer[17]
numer[18] => lpm_divide_67s:auto_generated.numer[18]
numer[19] => lpm_divide_67s:auto_generated.numer[19]
numer[20] => lpm_divide_67s:auto_generated.numer[20]
numer[21] => lpm_divide_67s:auto_generated.numer[21]
numer[22] => lpm_divide_67s:auto_generated.numer[22]
numer[23] => lpm_divide_67s:auto_generated.numer[23]
numer[24] => lpm_divide_67s:auto_generated.numer[24]
numer[25] => lpm_divide_67s:auto_generated.numer[25]
numer[26] => lpm_divide_67s:auto_generated.numer[26]
numer[27] => lpm_divide_67s:auto_generated.numer[27]
numer[28] => lpm_divide_67s:auto_generated.numer[28]
numer[29] => lpm_divide_67s:auto_generated.numer[29]
numer[30] => lpm_divide_67s:auto_generated.numer[30]
numer[31] => lpm_divide_67s:auto_generated.numer[31]
denom[0] => lpm_divide_67s:auto_generated.denom[0]
denom[1] => lpm_divide_67s:auto_generated.denom[1]
denom[2] => lpm_divide_67s:auto_generated.denom[2]
denom[3] => lpm_divide_67s:auto_generated.denom[3]
denom[4] => lpm_divide_67s:auto_generated.denom[4]
denom[5] => lpm_divide_67s:auto_generated.denom[5]
denom[6] => lpm_divide_67s:auto_generated.denom[6]
denom[7] => lpm_divide_67s:auto_generated.denom[7]
denom[8] => lpm_divide_67s:auto_generated.denom[8]
denom[9] => lpm_divide_67s:auto_generated.denom[9]
denom[10] => lpm_divide_67s:auto_generated.denom[10]
denom[11] => lpm_divide_67s:auto_generated.denom[11]
denom[12] => lpm_divide_67s:auto_generated.denom[12]
denom[13] => lpm_divide_67s:auto_generated.denom[13]
denom[14] => lpm_divide_67s:auto_generated.denom[14]
denom[15] => lpm_divide_67s:auto_generated.denom[15]
denom[16] => lpm_divide_67s:auto_generated.denom[16]
denom[17] => lpm_divide_67s:auto_generated.denom[17]
denom[18] => lpm_divide_67s:auto_generated.denom[18]
denom[19] => lpm_divide_67s:auto_generated.denom[19]
denom[20] => lpm_divide_67s:auto_generated.denom[20]
denom[21] => lpm_divide_67s:auto_generated.denom[21]
denom[22] => lpm_divide_67s:auto_generated.denom[22]
denom[23] => lpm_divide_67s:auto_generated.denom[23]
denom[24] => lpm_divide_67s:auto_generated.denom[24]
denom[25] => lpm_divide_67s:auto_generated.denom[25]
denom[26] => lpm_divide_67s:auto_generated.denom[26]
denom[27] => lpm_divide_67s:auto_generated.denom[27]
denom[28] => lpm_divide_67s:auto_generated.denom[28]
denom[29] => lpm_divide_67s:auto_generated.denom[29]
denom[30] => lpm_divide_67s:auto_generated.denom[30]
denom[31] => lpm_divide_67s:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_67s:auto_generated.quotient[0]
quotient[1] <= lpm_divide_67s:auto_generated.quotient[1]
quotient[2] <= lpm_divide_67s:auto_generated.quotient[2]
quotient[3] <= lpm_divide_67s:auto_generated.quotient[3]
quotient[4] <= lpm_divide_67s:auto_generated.quotient[4]
quotient[5] <= lpm_divide_67s:auto_generated.quotient[5]
quotient[6] <= lpm_divide_67s:auto_generated.quotient[6]
quotient[7] <= lpm_divide_67s:auto_generated.quotient[7]
quotient[8] <= lpm_divide_67s:auto_generated.quotient[8]
quotient[9] <= lpm_divide_67s:auto_generated.quotient[9]
quotient[10] <= lpm_divide_67s:auto_generated.quotient[10]
quotient[11] <= lpm_divide_67s:auto_generated.quotient[11]
quotient[12] <= lpm_divide_67s:auto_generated.quotient[12]
quotient[13] <= lpm_divide_67s:auto_generated.quotient[13]
quotient[14] <= lpm_divide_67s:auto_generated.quotient[14]
quotient[15] <= lpm_divide_67s:auto_generated.quotient[15]
quotient[16] <= lpm_divide_67s:auto_generated.quotient[16]
quotient[17] <= lpm_divide_67s:auto_generated.quotient[17]
quotient[18] <= lpm_divide_67s:auto_generated.quotient[18]
quotient[19] <= lpm_divide_67s:auto_generated.quotient[19]
quotient[20] <= lpm_divide_67s:auto_generated.quotient[20]
quotient[21] <= lpm_divide_67s:auto_generated.quotient[21]
quotient[22] <= lpm_divide_67s:auto_generated.quotient[22]
quotient[23] <= lpm_divide_67s:auto_generated.quotient[23]
quotient[24] <= lpm_divide_67s:auto_generated.quotient[24]
quotient[25] <= lpm_divide_67s:auto_generated.quotient[25]
quotient[26] <= lpm_divide_67s:auto_generated.quotient[26]
quotient[27] <= lpm_divide_67s:auto_generated.quotient[27]
quotient[28] <= lpm_divide_67s:auto_generated.quotient[28]
quotient[29] <= lpm_divide_67s:auto_generated.quotient[29]
quotient[30] <= lpm_divide_67s:auto_generated.quotient[30]
quotient[31] <= lpm_divide_67s:auto_generated.quotient[31]
remain[0] <= lpm_divide_67s:auto_generated.remain[0]
remain[1] <= lpm_divide_67s:auto_generated.remain[1]
remain[2] <= lpm_divide_67s:auto_generated.remain[2]
remain[3] <= lpm_divide_67s:auto_generated.remain[3]
remain[4] <= lpm_divide_67s:auto_generated.remain[4]
remain[5] <= lpm_divide_67s:auto_generated.remain[5]
remain[6] <= lpm_divide_67s:auto_generated.remain[6]
remain[7] <= lpm_divide_67s:auto_generated.remain[7]
remain[8] <= lpm_divide_67s:auto_generated.remain[8]
remain[9] <= lpm_divide_67s:auto_generated.remain[9]
remain[10] <= lpm_divide_67s:auto_generated.remain[10]
remain[11] <= lpm_divide_67s:auto_generated.remain[11]
remain[12] <= lpm_divide_67s:auto_generated.remain[12]
remain[13] <= lpm_divide_67s:auto_generated.remain[13]
remain[14] <= lpm_divide_67s:auto_generated.remain[14]
remain[15] <= lpm_divide_67s:auto_generated.remain[15]
remain[16] <= lpm_divide_67s:auto_generated.remain[16]
remain[17] <= lpm_divide_67s:auto_generated.remain[17]
remain[18] <= lpm_divide_67s:auto_generated.remain[18]
remain[19] <= lpm_divide_67s:auto_generated.remain[19]
remain[20] <= lpm_divide_67s:auto_generated.remain[20]
remain[21] <= lpm_divide_67s:auto_generated.remain[21]
remain[22] <= lpm_divide_67s:auto_generated.remain[22]
remain[23] <= lpm_divide_67s:auto_generated.remain[23]
remain[24] <= lpm_divide_67s:auto_generated.remain[24]
remain[25] <= lpm_divide_67s:auto_generated.remain[25]
remain[26] <= lpm_divide_67s:auto_generated.remain[26]
remain[27] <= lpm_divide_67s:auto_generated.remain[27]
remain[28] <= lpm_divide_67s:auto_generated.remain[28]
remain[29] <= lpm_divide_67s:auto_generated.remain[29]
remain[30] <= lpm_divide_67s:auto_generated.remain[30]
remain[31] <= lpm_divide_67s:auto_generated.remain[31]


|CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_39h:divider.denominator[0]
denom[1] => sign_div_unsign_39h:divider.denominator[1]
denom[2] => sign_div_unsign_39h:divider.denominator[2]
denom[3] => sign_div_unsign_39h:divider.denominator[3]
denom[4] => sign_div_unsign_39h:divider.denominator[4]
denom[5] => sign_div_unsign_39h:divider.denominator[5]
denom[6] => sign_div_unsign_39h:divider.denominator[6]
denom[7] => sign_div_unsign_39h:divider.denominator[7]
denom[8] => sign_div_unsign_39h:divider.denominator[8]
denom[9] => sign_div_unsign_39h:divider.denominator[9]
denom[10] => sign_div_unsign_39h:divider.denominator[10]
denom[11] => sign_div_unsign_39h:divider.denominator[11]
denom[12] => sign_div_unsign_39h:divider.denominator[12]
denom[13] => sign_div_unsign_39h:divider.denominator[13]
denom[14] => sign_div_unsign_39h:divider.denominator[14]
denom[15] => sign_div_unsign_39h:divider.denominator[15]
denom[16] => sign_div_unsign_39h:divider.denominator[16]
denom[17] => sign_div_unsign_39h:divider.denominator[17]
denom[18] => sign_div_unsign_39h:divider.denominator[18]
denom[19] => sign_div_unsign_39h:divider.denominator[19]
denom[20] => sign_div_unsign_39h:divider.denominator[20]
denom[21] => sign_div_unsign_39h:divider.denominator[21]
denom[22] => sign_div_unsign_39h:divider.denominator[22]
denom[23] => sign_div_unsign_39h:divider.denominator[23]
denom[24] => sign_div_unsign_39h:divider.denominator[24]
denom[25] => sign_div_unsign_39h:divider.denominator[25]
denom[26] => sign_div_unsign_39h:divider.denominator[26]
denom[27] => sign_div_unsign_39h:divider.denominator[27]
denom[28] => sign_div_unsign_39h:divider.denominator[28]
denom[29] => sign_div_unsign_39h:divider.denominator[29]
denom[30] => sign_div_unsign_39h:divider.denominator[30]
denom[31] => sign_div_unsign_39h:divider.denominator[31]
numer[0] => sign_div_unsign_39h:divider.numerator[0]
numer[1] => sign_div_unsign_39h:divider.numerator[1]
numer[2] => sign_div_unsign_39h:divider.numerator[2]
numer[3] => sign_div_unsign_39h:divider.numerator[3]
numer[4] => sign_div_unsign_39h:divider.numerator[4]
numer[5] => sign_div_unsign_39h:divider.numerator[5]
numer[6] => sign_div_unsign_39h:divider.numerator[6]
numer[7] => sign_div_unsign_39h:divider.numerator[7]
numer[8] => sign_div_unsign_39h:divider.numerator[8]
numer[9] => sign_div_unsign_39h:divider.numerator[9]
numer[10] => sign_div_unsign_39h:divider.numerator[10]
numer[11] => sign_div_unsign_39h:divider.numerator[11]
numer[12] => sign_div_unsign_39h:divider.numerator[12]
numer[13] => sign_div_unsign_39h:divider.numerator[13]
numer[14] => sign_div_unsign_39h:divider.numerator[14]
numer[15] => sign_div_unsign_39h:divider.numerator[15]
numer[16] => sign_div_unsign_39h:divider.numerator[16]
numer[17] => sign_div_unsign_39h:divider.numerator[17]
numer[18] => sign_div_unsign_39h:divider.numerator[18]
numer[19] => sign_div_unsign_39h:divider.numerator[19]
numer[20] => sign_div_unsign_39h:divider.numerator[20]
numer[21] => sign_div_unsign_39h:divider.numerator[21]
numer[22] => sign_div_unsign_39h:divider.numerator[22]
numer[23] => sign_div_unsign_39h:divider.numerator[23]
numer[24] => sign_div_unsign_39h:divider.numerator[24]
numer[25] => sign_div_unsign_39h:divider.numerator[25]
numer[26] => sign_div_unsign_39h:divider.numerator[26]
numer[27] => sign_div_unsign_39h:divider.numerator[27]
numer[28] => sign_div_unsign_39h:divider.numerator[28]
numer[29] => sign_div_unsign_39h:divider.numerator[29]
numer[30] => sign_div_unsign_39h:divider.numerator[30]
numer[31] => sign_div_unsign_39h:divider.numerator[31]
quotient[0] <= sign_div_unsign_39h:divider.quotient[0]
quotient[1] <= sign_div_unsign_39h:divider.quotient[1]
quotient[2] <= sign_div_unsign_39h:divider.quotient[2]
quotient[3] <= sign_div_unsign_39h:divider.quotient[3]
quotient[4] <= sign_div_unsign_39h:divider.quotient[4]
quotient[5] <= sign_div_unsign_39h:divider.quotient[5]
quotient[6] <= sign_div_unsign_39h:divider.quotient[6]
quotient[7] <= sign_div_unsign_39h:divider.quotient[7]
quotient[8] <= sign_div_unsign_39h:divider.quotient[8]
quotient[9] <= sign_div_unsign_39h:divider.quotient[9]
quotient[10] <= sign_div_unsign_39h:divider.quotient[10]
quotient[11] <= sign_div_unsign_39h:divider.quotient[11]
quotient[12] <= sign_div_unsign_39h:divider.quotient[12]
quotient[13] <= sign_div_unsign_39h:divider.quotient[13]
quotient[14] <= sign_div_unsign_39h:divider.quotient[14]
quotient[15] <= sign_div_unsign_39h:divider.quotient[15]
quotient[16] <= sign_div_unsign_39h:divider.quotient[16]
quotient[17] <= sign_div_unsign_39h:divider.quotient[17]
quotient[18] <= sign_div_unsign_39h:divider.quotient[18]
quotient[19] <= sign_div_unsign_39h:divider.quotient[19]
quotient[20] <= sign_div_unsign_39h:divider.quotient[20]
quotient[21] <= sign_div_unsign_39h:divider.quotient[21]
quotient[22] <= sign_div_unsign_39h:divider.quotient[22]
quotient[23] <= sign_div_unsign_39h:divider.quotient[23]
quotient[24] <= sign_div_unsign_39h:divider.quotient[24]
quotient[25] <= sign_div_unsign_39h:divider.quotient[25]
quotient[26] <= sign_div_unsign_39h:divider.quotient[26]
quotient[27] <= sign_div_unsign_39h:divider.quotient[27]
quotient[28] <= sign_div_unsign_39h:divider.quotient[28]
quotient[29] <= sign_div_unsign_39h:divider.quotient[29]
quotient[30] <= sign_div_unsign_39h:divider.quotient[30]
quotient[31] <= sign_div_unsign_39h:divider.quotient[31]
remain[0] <= sign_div_unsign_39h:divider.remainder[0]
remain[1] <= sign_div_unsign_39h:divider.remainder[1]
remain[2] <= sign_div_unsign_39h:divider.remainder[2]
remain[3] <= sign_div_unsign_39h:divider.remainder[3]
remain[4] <= sign_div_unsign_39h:divider.remainder[4]
remain[5] <= sign_div_unsign_39h:divider.remainder[5]
remain[6] <= sign_div_unsign_39h:divider.remainder[6]
remain[7] <= sign_div_unsign_39h:divider.remainder[7]
remain[8] <= sign_div_unsign_39h:divider.remainder[8]
remain[9] <= sign_div_unsign_39h:divider.remainder[9]
remain[10] <= sign_div_unsign_39h:divider.remainder[10]
remain[11] <= sign_div_unsign_39h:divider.remainder[11]
remain[12] <= sign_div_unsign_39h:divider.remainder[12]
remain[13] <= sign_div_unsign_39h:divider.remainder[13]
remain[14] <= sign_div_unsign_39h:divider.remainder[14]
remain[15] <= sign_div_unsign_39h:divider.remainder[15]
remain[16] <= sign_div_unsign_39h:divider.remainder[16]
remain[17] <= sign_div_unsign_39h:divider.remainder[17]
remain[18] <= sign_div_unsign_39h:divider.remainder[18]
remain[19] <= sign_div_unsign_39h:divider.remainder[19]
remain[20] <= sign_div_unsign_39h:divider.remainder[20]
remain[21] <= sign_div_unsign_39h:divider.remainder[21]
remain[22] <= sign_div_unsign_39h:divider.remainder[22]
remain[23] <= sign_div_unsign_39h:divider.remainder[23]
remain[24] <= sign_div_unsign_39h:divider.remainder[24]
remain[25] <= sign_div_unsign_39h:divider.remainder[25]
remain[26] <= sign_div_unsign_39h:divider.remainder[26]
remain[27] <= sign_div_unsign_39h:divider.remainder[27]
remain[28] <= sign_div_unsign_39h:divider.remainder[28]
remain[29] <= sign_div_unsign_39h:divider.remainder[29]
remain[30] <= sign_div_unsign_39h:divider.remainder[30]
remain[31] <= sign_div_unsign_39h:divider.remainder[31]


|CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider
denominator[0] => compl_adder1_dataa[0].IN0
denominator[1] => compl_adder1_dataa[1].IN0
denominator[2] => compl_adder1_dataa[2].IN0
denominator[3] => compl_adder1_dataa[3].IN0
denominator[4] => compl_adder1_dataa[4].IN0
denominator[5] => compl_adder1_dataa[5].IN0
denominator[6] => compl_adder1_dataa[6].IN0
denominator[7] => compl_adder1_dataa[7].IN0
denominator[8] => compl_adder1_dataa[8].IN0
denominator[9] => compl_adder1_dataa[9].IN0
denominator[10] => compl_adder1_dataa[10].IN0
denominator[11] => compl_adder1_dataa[11].IN0
denominator[12] => compl_adder1_dataa[12].IN0
denominator[13] => compl_adder1_dataa[13].IN0
denominator[14] => compl_adder1_dataa[14].IN0
denominator[15] => compl_adder1_dataa[15].IN0
denominator[16] => compl_adder1_dataa[16].IN0
denominator[17] => compl_adder1_dataa[17].IN0
denominator[18] => compl_adder1_dataa[18].IN0
denominator[19] => compl_adder1_dataa[19].IN0
denominator[20] => compl_adder1_dataa[20].IN0
denominator[21] => compl_adder1_dataa[21].IN0
denominator[22] => compl_adder1_dataa[22].IN0
denominator[23] => compl_adder1_dataa[23].IN0
denominator[24] => compl_adder1_dataa[24].IN0
denominator[25] => compl_adder1_dataa[25].IN0
denominator[26] => compl_adder1_dataa[26].IN0
denominator[27] => compl_adder1_dataa[27].IN0
denominator[28] => compl_adder1_dataa[28].IN0
denominator[29] => compl_adder1_dataa[29].IN0
denominator[30] => compl_adder1_dataa[30].IN0
denominator[31] => compl_adder1_dataa[31].IN0
numerator[0] => neg_num[0].IN0
numerator[1] => neg_num[1].IN0
numerator[2] => neg_num[2].IN0
numerator[3] => neg_num[3].IN0
numerator[4] => neg_num[4].IN0
numerator[5] => neg_num[5].IN0
numerator[6] => neg_num[6].IN0
numerator[7] => neg_num[7].IN0
numerator[8] => neg_num[8].IN0
numerator[9] => neg_num[9].IN0
numerator[10] => neg_num[10].IN0
numerator[11] => neg_num[11].IN0
numerator[12] => neg_num[12].IN0
numerator[13] => neg_num[13].IN0
numerator[14] => neg_num[14].IN0
numerator[15] => neg_num[15].IN0
numerator[16] => neg_num[16].IN0
numerator[17] => neg_num[17].IN0
numerator[18] => neg_num[18].IN0
numerator[19] => neg_num[19].IN0
numerator[20] => neg_num[20].IN0
numerator[21] => neg_num[21].IN0
numerator[22] => neg_num[22].IN0
numerator[23] => neg_num[23].IN0
numerator[24] => neg_num[24].IN0
numerator[25] => neg_num[25].IN0
numerator[26] => neg_num[26].IN0
numerator[27] => neg_num[27].IN0
numerator[28] => neg_num[28].IN0
numerator[29] => neg_num[29].IN0
numerator[30] => neg_num[30].IN0
numerator[31] => neg_num[31].IN0


|CPU|ALU:inst13|div:inst2|lpm_divide:lpm_divide_component|lpm_divide_67s:auto_generated|sign_div_unsign_39h:divider|alt_u_div_m6f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_24.IN10
denominator[0] => op_27.IN12
denominator[0] => op_28.IN14
denominator[0] => op_29.IN16
denominator[0] => op_30.IN18
denominator[0] => op_31.IN20
denominator[0] => op_32.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[0] => op_7.IN32
denominator[0] => op_8.IN34
denominator[0] => op_9.IN36
denominator[0] => op_10.IN38
denominator[0] => op_11.IN40
denominator[0] => op_12.IN42
denominator[0] => op_14.IN44
denominator[0] => op_15.IN46
denominator[0] => op_16.IN48
denominator[0] => op_17.IN50
denominator[0] => op_18.IN52
denominator[0] => op_19.IN54
denominator[0] => op_20.IN56
denominator[0] => op_21.IN58
denominator[0] => op_22.IN60
denominator[0] => op_23.IN62
denominator[0] => op_25.IN64
denominator[0] => op_26.IN66
denominator[1] => sel[0].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[64].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_24.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_27.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_28.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_29.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_30.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_31.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_32.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_7.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_8.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_10.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_11.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_12.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_14.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_15.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_16.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_17.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_18.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_19.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_20.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_21.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_22.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_23.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_25.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_26.IN64
denominator[1] => sel[1024].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_24.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_27.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_28.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_29.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_30.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_31.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_32.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_7.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_8.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_10.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_11.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_12.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_14.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_15.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_16.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_17.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_18.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_19.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_20.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_21.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_22.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_23.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_25.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_26.IN62
denominator[2] => sel[1025].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_24.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_27.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_28.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_29.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_30.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_31.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_32.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_7.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_8.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_10.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_11.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_12.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_14.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_15.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_16.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_17.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_18.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_19.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_20.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_21.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_22.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_23.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_25.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_26.IN60
denominator[3] => sel[1026].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_27.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_28.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_29.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_30.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_31.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_32.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_7.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_8.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_10.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_11.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_12.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_14.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_15.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_16.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_17.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_18.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_19.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_20.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_21.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_22.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_23.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_25.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_26.IN58
denominator[4] => sel[1027].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_28.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_29.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_30.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_31.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_32.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_7.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_8.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_10.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_11.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_12.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_14.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_15.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_16.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_17.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_18.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_19.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_20.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_21.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_22.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_23.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_25.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_26.IN56
denominator[5] => sel[1028].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_29.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_30.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_31.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_32.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_7.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_8.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_10.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_11.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_12.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_14.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_15.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_16.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_17.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_18.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_19.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_20.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_21.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_22.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_23.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_25.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_26.IN54
denominator[6] => sel[1029].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_30.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_31.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_32.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_7.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_8.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_10.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_11.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_12.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_14.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_15.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_16.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_17.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_18.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_19.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_20.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_21.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_22.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_23.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_25.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_26.IN52
denominator[7] => sel[1030].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_31.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_32.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_7.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_8.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_10.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_11.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_12.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_14.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_15.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_16.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_17.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_18.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_19.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_20.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_21.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_22.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_23.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_25.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_26.IN50
denominator[8] => sel[1031].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_32.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_7.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_8.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_10.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_11.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_12.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_14.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_15.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_16.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_17.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_18.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_19.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_20.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_21.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_22.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_23.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_25.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_26.IN48
denominator[9] => sel[1032].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_7.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_8.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_10.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_11.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_12.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_14.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_15.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_16.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_17.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_18.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_19.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_20.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_21.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_22.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_23.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_25.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_26.IN46
denominator[10] => sel[1033].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_7.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_8.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_10.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_11.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_12.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_14.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_15.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_16.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_17.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_18.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_19.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_20.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_21.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_22.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_23.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_25.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_26.IN44
denominator[11] => sel[1034].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_7.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_8.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_10.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_11.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_12.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_14.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_15.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_16.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_17.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_18.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_19.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_20.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_21.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_22.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_23.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_25.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_26.IN42
denominator[12] => sel[1035].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_7.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_8.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_10.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_11.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_12.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_14.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_15.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_16.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_17.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_18.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_19.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_20.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_21.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_22.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_23.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_25.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_26.IN40
denominator[13] => sel[1036].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_7.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_8.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_10.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_11.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_12.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_14.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_15.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_16.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_17.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_18.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_19.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_20.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_21.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_22.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_23.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_25.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_26.IN38
denominator[14] => sel[1037].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_8.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_10.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_11.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_12.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_14.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_15.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_16.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_17.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_18.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_19.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_20.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_21.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_22.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_23.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_25.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_26.IN36
denominator[15] => sel[1038].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_9.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_10.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_11.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_12.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_14.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_15.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_16.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_17.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_18.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_19.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_20.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_21.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_22.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_23.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_25.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_26.IN34
denominator[16] => sel[1039].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_10.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_11.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_12.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_14.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_15.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_16.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_17.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_18.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_19.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_20.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_21.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_22.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_23.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_25.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_26.IN32
denominator[17] => sel[1040].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_11.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_12.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_14.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_15.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_16.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_17.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_18.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_19.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_20.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_21.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_22.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_23.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_25.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_26.IN30
denominator[18] => sel[1041].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_12.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_14.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_15.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_16.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_17.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_18.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_19.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_20.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_21.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_22.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_23.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_25.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_26.IN28
denominator[19] => sel[1042].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_14.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_15.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_16.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_17.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_18.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_19.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_20.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_21.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_22.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_23.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_25.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_26.IN26
denominator[20] => sel[1043].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_15.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_16.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_17.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_18.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_19.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_20.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_21.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_22.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_23.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_25.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_26.IN24
denominator[21] => sel[1044].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_16.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_17.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_18.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_19.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_20.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_21.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_22.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_23.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_25.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_26.IN22
denominator[22] => sel[1045].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_17.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_18.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_19.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_20.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_21.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_22.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_23.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_25.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_26.IN20
denominator[23] => sel[1046].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_18.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_19.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_20.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_21.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_22.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_23.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_25.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_26.IN18
denominator[24] => sel[1047].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_19.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_20.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_21.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_22.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_23.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_25.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_26.IN16
denominator[25] => sel[1048].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_20.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_21.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_22.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_23.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_25.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_26.IN14
denominator[26] => sel[1049].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_21.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_22.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_23.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_25.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_26.IN12
denominator[27] => sel[1050].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_22.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_23.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_25.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_26.IN10
denominator[28] => sel[1051].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_23.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_25.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_26.IN8
denominator[29] => sel[1052].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_25.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_26.IN6
denominator[30] => sel[1053].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_26.IN4
denominator[31] => sel[1054].IN1
numerator[0] => op_26.IN65
numerator[1] => op_25.IN63
numerator[2] => op_23.IN61
numerator[3] => op_22.IN59
numerator[4] => op_21.IN57
numerator[5] => op_20.IN55
numerator[6] => op_19.IN53
numerator[7] => op_18.IN51
numerator[8] => op_17.IN49
numerator[9] => op_16.IN47
numerator[10] => op_15.IN45
numerator[11] => op_14.IN43
numerator[12] => op_12.IN41
numerator[13] => op_11.IN39
numerator[14] => op_10.IN37
numerator[15] => op_9.IN35
numerator[16] => op_8.IN33
numerator[17] => op_7.IN31
numerator[18] => op_6.IN29
numerator[19] => op_5.IN27
numerator[20] => op_4.IN25
numerator[21] => op_3.IN23
numerator[22] => op_32.IN21
numerator[23] => op_31.IN19
numerator[24] => op_30.IN17
numerator[25] => op_29.IN15
numerator[26] => op_28.IN13
numerator[27] => op_27.IN11
numerator[28] => op_24.IN9
numerator[29] => op_13.IN7
numerator[30] => op_2.IN5
numerator[31] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[992].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[993].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[994].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[995].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[996].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[997].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[998].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[999].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1000].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1001].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1002].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1003].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1004].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1005].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1006].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1007].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1008].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1009].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1010].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1011].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1012].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1013].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1014].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1015].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1016].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1017].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1018].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1019].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1020].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1021].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1022].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1023].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|mux21_gate:max
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data0x[15] => sub_wire4[15].IN1
data0x[16] => sub_wire4[16].IN1
data0x[17] => sub_wire4[17].IN1
data0x[18] => sub_wire4[18].IN1
data0x[19] => sub_wire4[19].IN1
data0x[20] => sub_wire4[20].IN1
data0x[21] => sub_wire4[21].IN1
data0x[22] => sub_wire4[22].IN1
data0x[23] => sub_wire4[23].IN1
data0x[24] => sub_wire4[24].IN1
data0x[25] => sub_wire4[25].IN1
data0x[26] => sub_wire4[26].IN1
data0x[27] => sub_wire4[27].IN1
data0x[28] => sub_wire4[28].IN1
data0x[29] => sub_wire4[29].IN1
data0x[30] => sub_wire4[30].IN1
data0x[31] => sub_wire4[31].IN1
data1x[0] => sub_wire4[32].IN1
data1x[1] => sub_wire4[33].IN1
data1x[2] => sub_wire4[34].IN1
data1x[3] => sub_wire4[35].IN1
data1x[4] => sub_wire4[36].IN1
data1x[5] => sub_wire4[37].IN1
data1x[6] => sub_wire4[38].IN1
data1x[7] => sub_wire4[39].IN1
data1x[8] => sub_wire4[40].IN1
data1x[9] => sub_wire4[41].IN1
data1x[10] => sub_wire4[42].IN1
data1x[11] => sub_wire4[43].IN1
data1x[12] => sub_wire4[44].IN1
data1x[13] => sub_wire4[45].IN1
data1x[14] => sub_wire4[46].IN1
data1x[15] => sub_wire4[47].IN1
data1x[16] => sub_wire4[48].IN1
data1x[17] => sub_wire4[49].IN1
data1x[18] => sub_wire4[50].IN1
data1x[19] => sub_wire4[51].IN1
data1x[20] => sub_wire4[52].IN1
data1x[21] => sub_wire4[53].IN1
data1x[22] => sub_wire4[54].IN1
data1x[23] => sub_wire4[55].IN1
data1x[24] => sub_wire4[56].IN1
data1x[25] => sub_wire4[57].IN1
data1x[26] => sub_wire4[58].IN1
data1x[27] => sub_wire4[59].IN1
data1x[28] => sub_wire4[60].IN1
data1x[29] => sub_wire4[61].IN1
data1x[30] => sub_wire4[62].IN1
data1x[31] => sub_wire4[63].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result
result[24] <= lpm_mux:lpm_mux_component.result
result[25] <= lpm_mux:lpm_mux_component.result
result[26] <= lpm_mux:lpm_mux_component.result
result[27] <= lpm_mux:lpm_mux_component.result
result[28] <= lpm_mux:lpm_mux_component.result
result[29] <= lpm_mux:lpm_mux_component.result
result[30] <= lpm_mux:lpm_mux_component.result
result[31] <= lpm_mux:lpm_mux_component.result


|CPU|ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[0][14] => mux_bpc:auto_generated.data[14]
data[0][15] => mux_bpc:auto_generated.data[15]
data[0][16] => mux_bpc:auto_generated.data[16]
data[0][17] => mux_bpc:auto_generated.data[17]
data[0][18] => mux_bpc:auto_generated.data[18]
data[0][19] => mux_bpc:auto_generated.data[19]
data[0][20] => mux_bpc:auto_generated.data[20]
data[0][21] => mux_bpc:auto_generated.data[21]
data[0][22] => mux_bpc:auto_generated.data[22]
data[0][23] => mux_bpc:auto_generated.data[23]
data[0][24] => mux_bpc:auto_generated.data[24]
data[0][25] => mux_bpc:auto_generated.data[25]
data[0][26] => mux_bpc:auto_generated.data[26]
data[0][27] => mux_bpc:auto_generated.data[27]
data[0][28] => mux_bpc:auto_generated.data[28]
data[0][29] => mux_bpc:auto_generated.data[29]
data[0][30] => mux_bpc:auto_generated.data[30]
data[0][31] => mux_bpc:auto_generated.data[31]
data[1][0] => mux_bpc:auto_generated.data[32]
data[1][1] => mux_bpc:auto_generated.data[33]
data[1][2] => mux_bpc:auto_generated.data[34]
data[1][3] => mux_bpc:auto_generated.data[35]
data[1][4] => mux_bpc:auto_generated.data[36]
data[1][5] => mux_bpc:auto_generated.data[37]
data[1][6] => mux_bpc:auto_generated.data[38]
data[1][7] => mux_bpc:auto_generated.data[39]
data[1][8] => mux_bpc:auto_generated.data[40]
data[1][9] => mux_bpc:auto_generated.data[41]
data[1][10] => mux_bpc:auto_generated.data[42]
data[1][11] => mux_bpc:auto_generated.data[43]
data[1][12] => mux_bpc:auto_generated.data[44]
data[1][13] => mux_bpc:auto_generated.data[45]
data[1][14] => mux_bpc:auto_generated.data[46]
data[1][15] => mux_bpc:auto_generated.data[47]
data[1][16] => mux_bpc:auto_generated.data[48]
data[1][17] => mux_bpc:auto_generated.data[49]
data[1][18] => mux_bpc:auto_generated.data[50]
data[1][19] => mux_bpc:auto_generated.data[51]
data[1][20] => mux_bpc:auto_generated.data[52]
data[1][21] => mux_bpc:auto_generated.data[53]
data[1][22] => mux_bpc:auto_generated.data[54]
data[1][23] => mux_bpc:auto_generated.data[55]
data[1][24] => mux_bpc:auto_generated.data[56]
data[1][25] => mux_bpc:auto_generated.data[57]
data[1][26] => mux_bpc:auto_generated.data[58]
data[1][27] => mux_bpc:auto_generated.data[59]
data[1][28] => mux_bpc:auto_generated.data[60]
data[1][29] => mux_bpc:auto_generated.data[61]
data[1][30] => mux_bpc:auto_generated.data[62]
data[1][31] => mux_bpc:auto_generated.data[63]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]
result[14] <= mux_bpc:auto_generated.result[14]
result[15] <= mux_bpc:auto_generated.result[15]
result[16] <= mux_bpc:auto_generated.result[16]
result[17] <= mux_bpc:auto_generated.result[17]
result[18] <= mux_bpc:auto_generated.result[18]
result[19] <= mux_bpc:auto_generated.result[19]
result[20] <= mux_bpc:auto_generated.result[20]
result[21] <= mux_bpc:auto_generated.result[21]
result[22] <= mux_bpc:auto_generated.result[22]
result[23] <= mux_bpc:auto_generated.result[23]
result[24] <= mux_bpc:auto_generated.result[24]
result[25] <= mux_bpc:auto_generated.result[25]
result[26] <= mux_bpc:auto_generated.result[26]
result[27] <= mux_bpc:auto_generated.result[27]
result[28] <= mux_bpc:auto_generated.result[28]
result[29] <= mux_bpc:auto_generated.result[29]
result[30] <= mux_bpc:auto_generated.result[30]
result[31] <= mux_bpc:auto_generated.result[31]


|CPU|ALU:inst13|mux21_gate:max|lpm_mux:lpm_mux_component|mux_bpc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|comp:inst3
dataa[0] => dataa[0]~31.IN1
dataa[1] => dataa[1]~30.IN1
dataa[2] => dataa[2]~29.IN1
dataa[3] => dataa[3]~28.IN1
dataa[4] => dataa[4]~27.IN1
dataa[5] => dataa[5]~26.IN1
dataa[6] => dataa[6]~25.IN1
dataa[7] => dataa[7]~24.IN1
dataa[8] => dataa[8]~23.IN1
dataa[9] => dataa[9]~22.IN1
dataa[10] => dataa[10]~21.IN1
dataa[11] => dataa[11]~20.IN1
dataa[12] => dataa[12]~19.IN1
dataa[13] => dataa[13]~18.IN1
dataa[14] => dataa[14]~17.IN1
dataa[15] => dataa[15]~16.IN1
dataa[16] => dataa[16]~15.IN1
dataa[17] => dataa[17]~14.IN1
dataa[18] => dataa[18]~13.IN1
dataa[19] => dataa[19]~12.IN1
dataa[20] => dataa[20]~11.IN1
dataa[21] => dataa[21]~10.IN1
dataa[22] => dataa[22]~9.IN1
dataa[23] => dataa[23]~8.IN1
dataa[24] => dataa[24]~7.IN1
dataa[25] => dataa[25]~6.IN1
dataa[26] => dataa[26]~5.IN1
dataa[27] => dataa[27]~4.IN1
dataa[28] => dataa[28]~3.IN1
dataa[29] => dataa[29]~2.IN1
dataa[30] => dataa[30]~1.IN1
dataa[31] => dataa[31]~0.IN1
datab[0] => datab[0]~31.IN1
datab[1] => datab[1]~30.IN1
datab[2] => datab[2]~29.IN1
datab[3] => datab[3]~28.IN1
datab[4] => datab[4]~27.IN1
datab[5] => datab[5]~26.IN1
datab[6] => datab[6]~25.IN1
datab[7] => datab[7]~24.IN1
datab[8] => datab[8]~23.IN1
datab[9] => datab[9]~22.IN1
datab[10] => datab[10]~21.IN1
datab[11] => datab[11]~20.IN1
datab[12] => datab[12]~19.IN1
datab[13] => datab[13]~18.IN1
datab[14] => datab[14]~17.IN1
datab[15] => datab[15]~16.IN1
datab[16] => datab[16]~15.IN1
datab[17] => datab[17]~14.IN1
datab[18] => datab[18]~13.IN1
datab[19] => datab[19]~12.IN1
datab[20] => datab[20]~11.IN1
datab[21] => datab[21]~10.IN1
datab[22] => datab[22]~9.IN1
datab[23] => datab[23]~8.IN1
datab[24] => datab[24]~7.IN1
datab[25] => datab[25]~6.IN1
datab[26] => datab[26]~5.IN1
datab[27] => datab[27]~4.IN1
datab[28] => datab[28]~3.IN1
datab[29] => datab[29]~2.IN1
datab[30] => datab[30]~1.IN1
datab[31] => datab[31]~0.IN1
ageb <= lpm_compare:lpm_compare_component.ageb


|CPU|ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_0gg:auto_generated.dataa[0]
dataa[1] => cmpr_0gg:auto_generated.dataa[1]
dataa[2] => cmpr_0gg:auto_generated.dataa[2]
dataa[3] => cmpr_0gg:auto_generated.dataa[3]
dataa[4] => cmpr_0gg:auto_generated.dataa[4]
dataa[5] => cmpr_0gg:auto_generated.dataa[5]
dataa[6] => cmpr_0gg:auto_generated.dataa[6]
dataa[7] => cmpr_0gg:auto_generated.dataa[7]
dataa[8] => cmpr_0gg:auto_generated.dataa[8]
dataa[9] => cmpr_0gg:auto_generated.dataa[9]
dataa[10] => cmpr_0gg:auto_generated.dataa[10]
dataa[11] => cmpr_0gg:auto_generated.dataa[11]
dataa[12] => cmpr_0gg:auto_generated.dataa[12]
dataa[13] => cmpr_0gg:auto_generated.dataa[13]
dataa[14] => cmpr_0gg:auto_generated.dataa[14]
dataa[15] => cmpr_0gg:auto_generated.dataa[15]
dataa[16] => cmpr_0gg:auto_generated.dataa[16]
dataa[17] => cmpr_0gg:auto_generated.dataa[17]
dataa[18] => cmpr_0gg:auto_generated.dataa[18]
dataa[19] => cmpr_0gg:auto_generated.dataa[19]
dataa[20] => cmpr_0gg:auto_generated.dataa[20]
dataa[21] => cmpr_0gg:auto_generated.dataa[21]
dataa[22] => cmpr_0gg:auto_generated.dataa[22]
dataa[23] => cmpr_0gg:auto_generated.dataa[23]
dataa[24] => cmpr_0gg:auto_generated.dataa[24]
dataa[25] => cmpr_0gg:auto_generated.dataa[25]
dataa[26] => cmpr_0gg:auto_generated.dataa[26]
dataa[27] => cmpr_0gg:auto_generated.dataa[27]
dataa[28] => cmpr_0gg:auto_generated.dataa[28]
dataa[29] => cmpr_0gg:auto_generated.dataa[29]
dataa[30] => cmpr_0gg:auto_generated.dataa[30]
dataa[31] => cmpr_0gg:auto_generated.dataa[31]
datab[0] => cmpr_0gg:auto_generated.datab[0]
datab[1] => cmpr_0gg:auto_generated.datab[1]
datab[2] => cmpr_0gg:auto_generated.datab[2]
datab[3] => cmpr_0gg:auto_generated.datab[3]
datab[4] => cmpr_0gg:auto_generated.datab[4]
datab[5] => cmpr_0gg:auto_generated.datab[5]
datab[6] => cmpr_0gg:auto_generated.datab[6]
datab[7] => cmpr_0gg:auto_generated.datab[7]
datab[8] => cmpr_0gg:auto_generated.datab[8]
datab[9] => cmpr_0gg:auto_generated.datab[9]
datab[10] => cmpr_0gg:auto_generated.datab[10]
datab[11] => cmpr_0gg:auto_generated.datab[11]
datab[12] => cmpr_0gg:auto_generated.datab[12]
datab[13] => cmpr_0gg:auto_generated.datab[13]
datab[14] => cmpr_0gg:auto_generated.datab[14]
datab[15] => cmpr_0gg:auto_generated.datab[15]
datab[16] => cmpr_0gg:auto_generated.datab[16]
datab[17] => cmpr_0gg:auto_generated.datab[17]
datab[18] => cmpr_0gg:auto_generated.datab[18]
datab[19] => cmpr_0gg:auto_generated.datab[19]
datab[20] => cmpr_0gg:auto_generated.datab[20]
datab[21] => cmpr_0gg:auto_generated.datab[21]
datab[22] => cmpr_0gg:auto_generated.datab[22]
datab[23] => cmpr_0gg:auto_generated.datab[23]
datab[24] => cmpr_0gg:auto_generated.datab[24]
datab[25] => cmpr_0gg:auto_generated.datab[25]
datab[26] => cmpr_0gg:auto_generated.datab[26]
datab[27] => cmpr_0gg:auto_generated.datab[27]
datab[28] => cmpr_0gg:auto_generated.datab[28]
datab[29] => cmpr_0gg:auto_generated.datab[29]
datab[30] => cmpr_0gg:auto_generated.datab[30]
datab[31] => cmpr_0gg:auto_generated.datab[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_0gg:auto_generated.ageb


|CPU|ALU:inst13|comp:inst3|lpm_compare:lpm_compare_component|cmpr_0gg:auto_generated
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => dataa_int[31].IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => datab_int[31].IN0


|CPU|ALU:inst13|mux21_gate:min
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data0x[15] => sub_wire4[15].IN1
data0x[16] => sub_wire4[16].IN1
data0x[17] => sub_wire4[17].IN1
data0x[18] => sub_wire4[18].IN1
data0x[19] => sub_wire4[19].IN1
data0x[20] => sub_wire4[20].IN1
data0x[21] => sub_wire4[21].IN1
data0x[22] => sub_wire4[22].IN1
data0x[23] => sub_wire4[23].IN1
data0x[24] => sub_wire4[24].IN1
data0x[25] => sub_wire4[25].IN1
data0x[26] => sub_wire4[26].IN1
data0x[27] => sub_wire4[27].IN1
data0x[28] => sub_wire4[28].IN1
data0x[29] => sub_wire4[29].IN1
data0x[30] => sub_wire4[30].IN1
data0x[31] => sub_wire4[31].IN1
data1x[0] => sub_wire4[32].IN1
data1x[1] => sub_wire4[33].IN1
data1x[2] => sub_wire4[34].IN1
data1x[3] => sub_wire4[35].IN1
data1x[4] => sub_wire4[36].IN1
data1x[5] => sub_wire4[37].IN1
data1x[6] => sub_wire4[38].IN1
data1x[7] => sub_wire4[39].IN1
data1x[8] => sub_wire4[40].IN1
data1x[9] => sub_wire4[41].IN1
data1x[10] => sub_wire4[42].IN1
data1x[11] => sub_wire4[43].IN1
data1x[12] => sub_wire4[44].IN1
data1x[13] => sub_wire4[45].IN1
data1x[14] => sub_wire4[46].IN1
data1x[15] => sub_wire4[47].IN1
data1x[16] => sub_wire4[48].IN1
data1x[17] => sub_wire4[49].IN1
data1x[18] => sub_wire4[50].IN1
data1x[19] => sub_wire4[51].IN1
data1x[20] => sub_wire4[52].IN1
data1x[21] => sub_wire4[53].IN1
data1x[22] => sub_wire4[54].IN1
data1x[23] => sub_wire4[55].IN1
data1x[24] => sub_wire4[56].IN1
data1x[25] => sub_wire4[57].IN1
data1x[26] => sub_wire4[58].IN1
data1x[27] => sub_wire4[59].IN1
data1x[28] => sub_wire4[60].IN1
data1x[29] => sub_wire4[61].IN1
data1x[30] => sub_wire4[62].IN1
data1x[31] => sub_wire4[63].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result
result[24] <= lpm_mux:lpm_mux_component.result
result[25] <= lpm_mux:lpm_mux_component.result
result[26] <= lpm_mux:lpm_mux_component.result
result[27] <= lpm_mux:lpm_mux_component.result
result[28] <= lpm_mux:lpm_mux_component.result
result[29] <= lpm_mux:lpm_mux_component.result
result[30] <= lpm_mux:lpm_mux_component.result
result[31] <= lpm_mux:lpm_mux_component.result


|CPU|ALU:inst13|mux21_gate:min|lpm_mux:lpm_mux_component
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[0][14] => mux_bpc:auto_generated.data[14]
data[0][15] => mux_bpc:auto_generated.data[15]
data[0][16] => mux_bpc:auto_generated.data[16]
data[0][17] => mux_bpc:auto_generated.data[17]
data[0][18] => mux_bpc:auto_generated.data[18]
data[0][19] => mux_bpc:auto_generated.data[19]
data[0][20] => mux_bpc:auto_generated.data[20]
data[0][21] => mux_bpc:auto_generated.data[21]
data[0][22] => mux_bpc:auto_generated.data[22]
data[0][23] => mux_bpc:auto_generated.data[23]
data[0][24] => mux_bpc:auto_generated.data[24]
data[0][25] => mux_bpc:auto_generated.data[25]
data[0][26] => mux_bpc:auto_generated.data[26]
data[0][27] => mux_bpc:auto_generated.data[27]
data[0][28] => mux_bpc:auto_generated.data[28]
data[0][29] => mux_bpc:auto_generated.data[29]
data[0][30] => mux_bpc:auto_generated.data[30]
data[0][31] => mux_bpc:auto_generated.data[31]
data[1][0] => mux_bpc:auto_generated.data[32]
data[1][1] => mux_bpc:auto_generated.data[33]
data[1][2] => mux_bpc:auto_generated.data[34]
data[1][3] => mux_bpc:auto_generated.data[35]
data[1][4] => mux_bpc:auto_generated.data[36]
data[1][5] => mux_bpc:auto_generated.data[37]
data[1][6] => mux_bpc:auto_generated.data[38]
data[1][7] => mux_bpc:auto_generated.data[39]
data[1][8] => mux_bpc:auto_generated.data[40]
data[1][9] => mux_bpc:auto_generated.data[41]
data[1][10] => mux_bpc:auto_generated.data[42]
data[1][11] => mux_bpc:auto_generated.data[43]
data[1][12] => mux_bpc:auto_generated.data[44]
data[1][13] => mux_bpc:auto_generated.data[45]
data[1][14] => mux_bpc:auto_generated.data[46]
data[1][15] => mux_bpc:auto_generated.data[47]
data[1][16] => mux_bpc:auto_generated.data[48]
data[1][17] => mux_bpc:auto_generated.data[49]
data[1][18] => mux_bpc:auto_generated.data[50]
data[1][19] => mux_bpc:auto_generated.data[51]
data[1][20] => mux_bpc:auto_generated.data[52]
data[1][21] => mux_bpc:auto_generated.data[53]
data[1][22] => mux_bpc:auto_generated.data[54]
data[1][23] => mux_bpc:auto_generated.data[55]
data[1][24] => mux_bpc:auto_generated.data[56]
data[1][25] => mux_bpc:auto_generated.data[57]
data[1][26] => mux_bpc:auto_generated.data[58]
data[1][27] => mux_bpc:auto_generated.data[59]
data[1][28] => mux_bpc:auto_generated.data[60]
data[1][29] => mux_bpc:auto_generated.data[61]
data[1][30] => mux_bpc:auto_generated.data[62]
data[1][31] => mux_bpc:auto_generated.data[63]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]
result[14] <= mux_bpc:auto_generated.result[14]
result[15] <= mux_bpc:auto_generated.result[15]
result[16] <= mux_bpc:auto_generated.result[16]
result[17] <= mux_bpc:auto_generated.result[17]
result[18] <= mux_bpc:auto_generated.result[18]
result[19] <= mux_bpc:auto_generated.result[19]
result[20] <= mux_bpc:auto_generated.result[20]
result[21] <= mux_bpc:auto_generated.result[21]
result[22] <= mux_bpc:auto_generated.result[22]
result[23] <= mux_bpc:auto_generated.result[23]
result[24] <= mux_bpc:auto_generated.result[24]
result[25] <= mux_bpc:auto_generated.result[25]
result[26] <= mux_bpc:auto_generated.result[26]
result[27] <= mux_bpc:auto_generated.result[27]
result[28] <= mux_bpc:auto_generated.result[28]
result[29] <= mux_bpc:auto_generated.result[29]
result[30] <= mux_bpc:auto_generated.result[30]
result[31] <= mux_bpc:auto_generated.result[31]


|CPU|ALU:inst13|mux21_gate:min|lpm_mux:lpm_mux_component|mux_bpc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst13|not_gate:inst4
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
result[0] <= lpm_inv:lpm_inv_component.result
result[1] <= lpm_inv:lpm_inv_component.result
result[2] <= lpm_inv:lpm_inv_component.result
result[3] <= lpm_inv:lpm_inv_component.result
result[4] <= lpm_inv:lpm_inv_component.result
result[5] <= lpm_inv:lpm_inv_component.result
result[6] <= lpm_inv:lpm_inv_component.result
result[7] <= lpm_inv:lpm_inv_component.result
result[8] <= lpm_inv:lpm_inv_component.result
result[9] <= lpm_inv:lpm_inv_component.result
result[10] <= lpm_inv:lpm_inv_component.result
result[11] <= lpm_inv:lpm_inv_component.result
result[12] <= lpm_inv:lpm_inv_component.result
result[13] <= lpm_inv:lpm_inv_component.result
result[14] <= lpm_inv:lpm_inv_component.result
result[15] <= lpm_inv:lpm_inv_component.result
result[16] <= lpm_inv:lpm_inv_component.result
result[17] <= lpm_inv:lpm_inv_component.result
result[18] <= lpm_inv:lpm_inv_component.result
result[19] <= lpm_inv:lpm_inv_component.result
result[20] <= lpm_inv:lpm_inv_component.result
result[21] <= lpm_inv:lpm_inv_component.result
result[22] <= lpm_inv:lpm_inv_component.result
result[23] <= lpm_inv:lpm_inv_component.result
result[24] <= lpm_inv:lpm_inv_component.result
result[25] <= lpm_inv:lpm_inv_component.result
result[26] <= lpm_inv:lpm_inv_component.result
result[27] <= lpm_inv:lpm_inv_component.result
result[28] <= lpm_inv:lpm_inv_component.result
result[29] <= lpm_inv:lpm_inv_component.result
result[30] <= lpm_inv:lpm_inv_component.result
result[31] <= lpm_inv:lpm_inv_component.result


|CPU|ALU:inst13|not_gate:inst4|lpm_inv:lpm_inv_component


|CPU|ALU:inst13|not_gate:inst7
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
result[0] <= lpm_inv:lpm_inv_component.result
result[1] <= lpm_inv:lpm_inv_component.result
result[2] <= lpm_inv:lpm_inv_component.result
result[3] <= lpm_inv:lpm_inv_component.result
result[4] <= lpm_inv:lpm_inv_component.result
result[5] <= lpm_inv:lpm_inv_component.result
result[6] <= lpm_inv:lpm_inv_component.result
result[7] <= lpm_inv:lpm_inv_component.result
result[8] <= lpm_inv:lpm_inv_component.result
result[9] <= lpm_inv:lpm_inv_component.result
result[10] <= lpm_inv:lpm_inv_component.result
result[11] <= lpm_inv:lpm_inv_component.result
result[12] <= lpm_inv:lpm_inv_component.result
result[13] <= lpm_inv:lpm_inv_component.result
result[14] <= lpm_inv:lpm_inv_component.result
result[15] <= lpm_inv:lpm_inv_component.result
result[16] <= lpm_inv:lpm_inv_component.result
result[17] <= lpm_inv:lpm_inv_component.result
result[18] <= lpm_inv:lpm_inv_component.result
result[19] <= lpm_inv:lpm_inv_component.result
result[20] <= lpm_inv:lpm_inv_component.result
result[21] <= lpm_inv:lpm_inv_component.result
result[22] <= lpm_inv:lpm_inv_component.result
result[23] <= lpm_inv:lpm_inv_component.result
result[24] <= lpm_inv:lpm_inv_component.result
result[25] <= lpm_inv:lpm_inv_component.result
result[26] <= lpm_inv:lpm_inv_component.result
result[27] <= lpm_inv:lpm_inv_component.result
result[28] <= lpm_inv:lpm_inv_component.result
result[29] <= lpm_inv:lpm_inv_component.result
result[30] <= lpm_inv:lpm_inv_component.result
result[31] <= lpm_inv:lpm_inv_component.result


|CPU|ALU:inst13|not_gate:inst7|lpm_inv:lpm_inv_component


|CPU|ALU:inst13|and_gate:inst5
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
result[0] <= lpm_and:lpm_and_component.result
result[1] <= lpm_and:lpm_and_component.result
result[2] <= lpm_and:lpm_and_component.result
result[3] <= lpm_and:lpm_and_component.result
result[4] <= lpm_and:lpm_and_component.result
result[5] <= lpm_and:lpm_and_component.result
result[6] <= lpm_and:lpm_and_component.result
result[7] <= lpm_and:lpm_and_component.result
result[8] <= lpm_and:lpm_and_component.result
result[9] <= lpm_and:lpm_and_component.result
result[10] <= lpm_and:lpm_and_component.result
result[11] <= lpm_and:lpm_and_component.result
result[12] <= lpm_and:lpm_and_component.result
result[13] <= lpm_and:lpm_and_component.result
result[14] <= lpm_and:lpm_and_component.result
result[15] <= lpm_and:lpm_and_component.result
result[16] <= lpm_and:lpm_and_component.result
result[17] <= lpm_and:lpm_and_component.result
result[18] <= lpm_and:lpm_and_component.result
result[19] <= lpm_and:lpm_and_component.result
result[20] <= lpm_and:lpm_and_component.result
result[21] <= lpm_and:lpm_and_component.result
result[22] <= lpm_and:lpm_and_component.result
result[23] <= lpm_and:lpm_and_component.result
result[24] <= lpm_and:lpm_and_component.result
result[25] <= lpm_and:lpm_and_component.result
result[26] <= lpm_and:lpm_and_component.result
result[27] <= lpm_and:lpm_and_component.result
result[28] <= lpm_and:lpm_and_component.result
result[29] <= lpm_and:lpm_and_component.result
result[30] <= lpm_and:lpm_and_component.result
result[31] <= lpm_and:lpm_and_component.result


|CPU|ALU:inst13|and_gate:inst5|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[0][16] => and_node[16][1].IN1
data[0][17] => and_node[17][1].IN1
data[0][18] => and_node[18][1].IN1
data[0][19] => and_node[19][1].IN1
data[0][20] => and_node[20][1].IN1
data[0][21] => and_node[21][1].IN1
data[0][22] => and_node[22][1].IN1
data[0][23] => and_node[23][1].IN1
data[0][24] => and_node[24][1].IN1
data[0][25] => and_node[25][1].IN1
data[0][26] => and_node[26][1].IN1
data[0][27] => and_node[27][1].IN1
data[0][28] => and_node[28][1].IN1
data[0][29] => and_node[29][1].IN1
data[0][30] => and_node[30][1].IN1
data[0][31] => and_node[31][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
data[1][16] => and_node[16][1].IN0
data[1][17] => and_node[17][1].IN0
data[1][18] => and_node[18][1].IN0
data[1][19] => and_node[19][1].IN0
data[1][20] => and_node[20][1].IN0
data[1][21] => and_node[21][1].IN0
data[1][22] => and_node[22][1].IN0
data[1][23] => and_node[23][1].IN0
data[1][24] => and_node[24][1].IN0
data[1][25] => and_node[25][1].IN0
data[1][26] => and_node[26][1].IN0
data[1][27] => and_node[27][1].IN0
data[1][28] => and_node[28][1].IN0
data[1][29] => and_node[29][1].IN0
data[1][30] => and_node[30][1].IN0
data[1][31] => and_node[31][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= and_node[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= and_node[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= and_node[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= and_node[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= and_node[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= and_node[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= and_node[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= and_node[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= and_node[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= and_node[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= and_node[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= and_node[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= and_node[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= and_node[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= and_node[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= and_node[31][1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|registers_mem:inst9
out32_a[0] <= out_a[0].DB_MAX_OUTPUT_PORT_TYPE
out32_a[1] <= out_a[1].DB_MAX_OUTPUT_PORT_TYPE
out32_a[2] <= out_a[2].DB_MAX_OUTPUT_PORT_TYPE
out32_a[3] <= out_a[3].DB_MAX_OUTPUT_PORT_TYPE
out32_a[4] <= out_a[4].DB_MAX_OUTPUT_PORT_TYPE
out32_a[5] <= out_a[5].DB_MAX_OUTPUT_PORT_TYPE
out32_a[6] <= out_a[6].DB_MAX_OUTPUT_PORT_TYPE
out32_a[7] <= out_a[7].DB_MAX_OUTPUT_PORT_TYPE
out32_a[8] <= out_a[8].DB_MAX_OUTPUT_PORT_TYPE
out32_a[9] <= out_a[9].DB_MAX_OUTPUT_PORT_TYPE
out32_a[10] <= out_a[10].DB_MAX_OUTPUT_PORT_TYPE
out32_a[11] <= out_a[11].DB_MAX_OUTPUT_PORT_TYPE
out32_a[12] <= out_a[12].DB_MAX_OUTPUT_PORT_TYPE
out32_a[13] <= out_a[13].DB_MAX_OUTPUT_PORT_TYPE
out32_a[14] <= out_a[14].DB_MAX_OUTPUT_PORT_TYPE
out32_a[15] <= out_a[15].DB_MAX_OUTPUT_PORT_TYPE
out32_a[16] <= out_a[16].DB_MAX_OUTPUT_PORT_TYPE
out32_a[17] <= out_a[17].DB_MAX_OUTPUT_PORT_TYPE
out32_a[18] <= out_a[18].DB_MAX_OUTPUT_PORT_TYPE
out32_a[19] <= out_a[19].DB_MAX_OUTPUT_PORT_TYPE
out32_a[20] <= out_a[20].DB_MAX_OUTPUT_PORT_TYPE
out32_a[21] <= out_a[21].DB_MAX_OUTPUT_PORT_TYPE
out32_a[22] <= out_a[22].DB_MAX_OUTPUT_PORT_TYPE
out32_a[23] <= out_a[23].DB_MAX_OUTPUT_PORT_TYPE
out32_a[24] <= out_a[24].DB_MAX_OUTPUT_PORT_TYPE
out32_a[25] <= out_a[25].DB_MAX_OUTPUT_PORT_TYPE
out32_a[26] <= out_a[26].DB_MAX_OUTPUT_PORT_TYPE
out32_a[27] <= out_a[27].DB_MAX_OUTPUT_PORT_TYPE
out32_a[28] <= out_a[28].DB_MAX_OUTPUT_PORT_TYPE
out32_a[29] <= out_a[29].DB_MAX_OUTPUT_PORT_TYPE
out32_a[30] <= out_a[30].DB_MAX_OUTPUT_PORT_TYPE
out32_a[31] <= out_a[31].DB_MAX_OUTPUT_PORT_TYPE
wr_en => regs_8bit:inst4.wren
wr_en => inst14.IN1
rd_en_a => regs_8bit:inst4.rden_a
rd_en_a => inst16.IN1
rd_en_b => regs_8bit:inst4.rden_b
rd_en_b => inst20.IN1
clock => regs_8bit:inst4.clock
clock => regs2_8bit:inst17.clock
clock => regs3_8bit:inst18.clock
clock => regs4_8bit:inst19.clock
word => mux21_8bit:inst12.sel
word => inst14.IN0
word => inst16.IN0
word => inst20.IN0
data8[0] => mux21_8bit:inst12.data0x[0]
data8[1] => mux21_8bit:inst12.data0x[1]
data8[2] => mux21_8bit:inst12.data0x[2]
data8[3] => mux21_8bit:inst12.data0x[3]
data8[4] => mux21_8bit:inst12.data0x[4]
data8[5] => mux21_8bit:inst12.data0x[5]
data8[6] => mux21_8bit:inst12.data0x[6]
data8[7] => mux21_8bit:inst12.data0x[7]
data32[0] => mux21_8bit:inst12.data1x[0]
data32[1] => mux21_8bit:inst12.data1x[1]
data32[2] => mux21_8bit:inst12.data1x[2]
data32[3] => mux21_8bit:inst12.data1x[3]
data32[4] => mux21_8bit:inst12.data1x[4]
data32[5] => mux21_8bit:inst12.data1x[5]
data32[6] => mux21_8bit:inst12.data1x[6]
data32[7] => mux21_8bit:inst12.data1x[7]
data32[8] => regs2_8bit:inst17.data[0]
data32[9] => regs2_8bit:inst17.data[1]
data32[10] => regs2_8bit:inst17.data[2]
data32[11] => regs2_8bit:inst17.data[3]
data32[12] => regs2_8bit:inst17.data[4]
data32[13] => regs2_8bit:inst17.data[5]
data32[14] => regs2_8bit:inst17.data[6]
data32[15] => regs2_8bit:inst17.data[7]
data32[16] => regs3_8bit:inst18.data[0]
data32[17] => regs3_8bit:inst18.data[1]
data32[18] => regs3_8bit:inst18.data[2]
data32[19] => regs3_8bit:inst18.data[3]
data32[20] => regs3_8bit:inst18.data[4]
data32[21] => regs3_8bit:inst18.data[5]
data32[22] => regs3_8bit:inst18.data[6]
data32[23] => regs3_8bit:inst18.data[7]
data32[24] => regs4_8bit:inst19.data[0]
data32[25] => regs4_8bit:inst19.data[1]
data32[26] => regs4_8bit:inst19.data[2]
data32[27] => regs4_8bit:inst19.data[3]
data32[28] => regs4_8bit:inst19.data[4]
data32[29] => regs4_8bit:inst19.data[5]
data32[30] => regs4_8bit:inst19.data[6]
data32[31] => regs4_8bit:inst19.data[7]
rd_addr_a[0] => regs_8bit:inst4.rdaddress_a[0]
rd_addr_a[0] => regs2_8bit:inst17.rdaddress_a[0]
rd_addr_a[0] => regs3_8bit:inst18.rdaddress_a[0]
rd_addr_a[0] => regs4_8bit:inst19.rdaddress_a[0]
rd_addr_a[1] => regs_8bit:inst4.rdaddress_a[1]
rd_addr_a[1] => regs2_8bit:inst17.rdaddress_a[1]
rd_addr_a[1] => regs3_8bit:inst18.rdaddress_a[1]
rd_addr_a[1] => regs4_8bit:inst19.rdaddress_a[1]
rd_addr_a[2] => regs_8bit:inst4.rdaddress_a[2]
rd_addr_a[2] => regs2_8bit:inst17.rdaddress_a[2]
rd_addr_a[2] => regs3_8bit:inst18.rdaddress_a[2]
rd_addr_a[2] => regs4_8bit:inst19.rdaddress_a[2]
rd_addr_a[3] => regs_8bit:inst4.rdaddress_a[3]
rd_addr_a[3] => regs2_8bit:inst17.rdaddress_a[3]
rd_addr_a[3] => regs3_8bit:inst18.rdaddress_a[3]
rd_addr_a[3] => regs4_8bit:inst19.rdaddress_a[3]
rd_addr_a[4] => regs_8bit:inst4.rdaddress_a[4]
rd_addr_a[4] => regs2_8bit:inst17.rdaddress_a[4]
rd_addr_a[4] => regs3_8bit:inst18.rdaddress_a[4]
rd_addr_a[4] => regs4_8bit:inst19.rdaddress_a[4]
rd_addr_b[0] => regs_8bit:inst4.rdaddress_b[0]
rd_addr_b[0] => regs2_8bit:inst17.rdaddress_b[0]
rd_addr_b[0] => regs3_8bit:inst18.rdaddress_b[0]
rd_addr_b[0] => regs4_8bit:inst19.rdaddress_b[0]
rd_addr_b[1] => regs_8bit:inst4.rdaddress_b[1]
rd_addr_b[1] => regs2_8bit:inst17.rdaddress_b[1]
rd_addr_b[1] => regs3_8bit:inst18.rdaddress_b[1]
rd_addr_b[1] => regs4_8bit:inst19.rdaddress_b[1]
rd_addr_b[2] => regs_8bit:inst4.rdaddress_b[2]
rd_addr_b[2] => regs2_8bit:inst17.rdaddress_b[2]
rd_addr_b[2] => regs3_8bit:inst18.rdaddress_b[2]
rd_addr_b[2] => regs4_8bit:inst19.rdaddress_b[2]
rd_addr_b[3] => regs_8bit:inst4.rdaddress_b[3]
rd_addr_b[3] => regs2_8bit:inst17.rdaddress_b[3]
rd_addr_b[3] => regs3_8bit:inst18.rdaddress_b[3]
rd_addr_b[3] => regs4_8bit:inst19.rdaddress_b[3]
rd_addr_b[4] => regs_8bit:inst4.rdaddress_b[4]
rd_addr_b[4] => regs2_8bit:inst17.rdaddress_b[4]
rd_addr_b[4] => regs3_8bit:inst18.rdaddress_b[4]
rd_addr_b[4] => regs4_8bit:inst19.rdaddress_b[4]
wr_addr[0] => regs_8bit:inst4.wraddress[0]
wr_addr[0] => regs2_8bit:inst17.wraddress[0]
wr_addr[0] => regs3_8bit:inst18.wraddress[0]
wr_addr[0] => regs4_8bit:inst19.wraddress[0]
wr_addr[1] => regs_8bit:inst4.wraddress[1]
wr_addr[1] => regs2_8bit:inst17.wraddress[1]
wr_addr[1] => regs3_8bit:inst18.wraddress[1]
wr_addr[1] => regs4_8bit:inst19.wraddress[1]
wr_addr[2] => regs_8bit:inst4.wraddress[2]
wr_addr[2] => regs2_8bit:inst17.wraddress[2]
wr_addr[2] => regs3_8bit:inst18.wraddress[2]
wr_addr[2] => regs4_8bit:inst19.wraddress[2]
wr_addr[3] => regs_8bit:inst4.wraddress[3]
wr_addr[3] => regs2_8bit:inst17.wraddress[3]
wr_addr[3] => regs3_8bit:inst18.wraddress[3]
wr_addr[3] => regs4_8bit:inst19.wraddress[3]
wr_addr[4] => regs_8bit:inst4.wraddress[4]
wr_addr[4] => regs2_8bit:inst17.wraddress[4]
wr_addr[4] => regs3_8bit:inst18.wraddress[4]
wr_addr[4] => regs4_8bit:inst19.wraddress[4]
out32_b[0] <= out_b[0].DB_MAX_OUTPUT_PORT_TYPE
out32_b[1] <= out_b[1].DB_MAX_OUTPUT_PORT_TYPE
out32_b[2] <= out_b[2].DB_MAX_OUTPUT_PORT_TYPE
out32_b[3] <= out_b[3].DB_MAX_OUTPUT_PORT_TYPE
out32_b[4] <= out_b[4].DB_MAX_OUTPUT_PORT_TYPE
out32_b[5] <= out_b[5].DB_MAX_OUTPUT_PORT_TYPE
out32_b[6] <= out_b[6].DB_MAX_OUTPUT_PORT_TYPE
out32_b[7] <= out_b[7].DB_MAX_OUTPUT_PORT_TYPE
out32_b[8] <= out_b[8].DB_MAX_OUTPUT_PORT_TYPE
out32_b[9] <= out_b[9].DB_MAX_OUTPUT_PORT_TYPE
out32_b[10] <= out_b[10].DB_MAX_OUTPUT_PORT_TYPE
out32_b[11] <= out_b[11].DB_MAX_OUTPUT_PORT_TYPE
out32_b[12] <= out_b[12].DB_MAX_OUTPUT_PORT_TYPE
out32_b[13] <= out_b[13].DB_MAX_OUTPUT_PORT_TYPE
out32_b[14] <= out_b[14].DB_MAX_OUTPUT_PORT_TYPE
out32_b[15] <= out_b[15].DB_MAX_OUTPUT_PORT_TYPE
out32_b[16] <= out_b[16].DB_MAX_OUTPUT_PORT_TYPE
out32_b[17] <= out_b[17].DB_MAX_OUTPUT_PORT_TYPE
out32_b[18] <= out_b[18].DB_MAX_OUTPUT_PORT_TYPE
out32_b[19] <= out_b[19].DB_MAX_OUTPUT_PORT_TYPE
out32_b[20] <= out_b[20].DB_MAX_OUTPUT_PORT_TYPE
out32_b[21] <= out_b[21].DB_MAX_OUTPUT_PORT_TYPE
out32_b[22] <= out_b[22].DB_MAX_OUTPUT_PORT_TYPE
out32_b[23] <= out_b[23].DB_MAX_OUTPUT_PORT_TYPE
out32_b[24] <= out_b[24].DB_MAX_OUTPUT_PORT_TYPE
out32_b[25] <= out_b[25].DB_MAX_OUTPUT_PORT_TYPE
out32_b[26] <= out_b[26].DB_MAX_OUTPUT_PORT_TYPE
out32_b[27] <= out_b[27].DB_MAX_OUTPUT_PORT_TYPE
out32_b[28] <= out_b[28].DB_MAX_OUTPUT_PORT_TYPE
out32_b[29] <= out_b[29].DB_MAX_OUTPUT_PORT_TYPE
out32_b[30] <= out_b[30].DB_MAX_OUTPUT_PORT_TYPE
out32_b[31] <= out_b[31].DB_MAX_OUTPUT_PORT_TYPE
out8_a[0] <= out_a[0].DB_MAX_OUTPUT_PORT_TYPE
out8_a[1] <= out_a[1].DB_MAX_OUTPUT_PORT_TYPE
out8_a[2] <= out_a[2].DB_MAX_OUTPUT_PORT_TYPE
out8_a[3] <= out_a[3].DB_MAX_OUTPUT_PORT_TYPE
out8_a[4] <= out_a[4].DB_MAX_OUTPUT_PORT_TYPE
out8_a[5] <= out_a[5].DB_MAX_OUTPUT_PORT_TYPE
out8_a[6] <= out_a[6].DB_MAX_OUTPUT_PORT_TYPE
out8_a[7] <= out_a[7].DB_MAX_OUTPUT_PORT_TYPE
out8_b[0] <= out_b[0].DB_MAX_OUTPUT_PORT_TYPE
out8_b[1] <= out_b[1].DB_MAX_OUTPUT_PORT_TYPE
out8_b[2] <= out_b[2].DB_MAX_OUTPUT_PORT_TYPE
out8_b[3] <= out_b[3].DB_MAX_OUTPUT_PORT_TYPE
out8_b[4] <= out_b[4].DB_MAX_OUTPUT_PORT_TYPE
out8_b[5] <= out_b[5].DB_MAX_OUTPUT_PORT_TYPE
out8_b[6] <= out_b[6].DB_MAX_OUTPUT_PORT_TYPE
out8_b[7] <= out_b[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|registers_mem:inst9|regs_8bit:inst4
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress_a[0] => rdaddress_a[0]~4.IN1
rdaddress_a[1] => rdaddress_a[1]~3.IN1
rdaddress_a[2] => rdaddress_a[2]~2.IN1
rdaddress_a[3] => rdaddress_a[3]~1.IN1
rdaddress_a[4] => rdaddress_a[4]~0.IN1
rdaddress_b[0] => rdaddress_b[0]~4.IN1
rdaddress_b[1] => rdaddress_b[1]~3.IN1
rdaddress_b[2] => rdaddress_b[2]~2.IN1
rdaddress_b[3] => rdaddress_b[3]~1.IN1
rdaddress_b[4] => rdaddress_b[4]~0.IN1
rden_a => rden_a~0.IN1
rden_b => rden_b~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qa[4] <= alt3pram:alt3pram_component.qa
qa[5] <= alt3pram:alt3pram_component.qa
qa[6] <= alt3pram:alt3pram_component.qa
qa[7] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb
qb[4] <= alt3pram:alt3pram_component.qb
qb[5] <= alt3pram:alt3pram_component.qb
qb[6] <= alt3pram:alt3pram_component.qb
qb[7] <= alt3pram:alt3pram_component.qb


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_1ot1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1ot1:auto_generated.rden_b
data_a[0] => altsyncram_1ot1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ot1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ot1:auto_generated.data_a[2]
data_a[3] => altsyncram_1ot1:auto_generated.data_a[3]
data_a[4] => altsyncram_1ot1:auto_generated.data_a[4]
data_a[5] => altsyncram_1ot1:auto_generated.data_a[5]
data_a[6] => altsyncram_1ot1:auto_generated.data_a[6]
data_a[7] => altsyncram_1ot1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_1ot1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ot1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ot1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ot1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ot1:auto_generated.address_a[4]
address_b[0] => altsyncram_1ot1:auto_generated.address_b[0]
address_b[1] => altsyncram_1ot1:auto_generated.address_b[1]
address_b[2] => altsyncram_1ot1:auto_generated.address_b[2]
address_b[3] => altsyncram_1ot1:auto_generated.address_b[3]
address_b[4] => altsyncram_1ot1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ot1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_1ot1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1ot1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1ot1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1ot1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1ot1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1ot1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1ot1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1ot1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_1ot1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_1ot1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1ot1:auto_generated.rden_b
data_a[0] => altsyncram_1ot1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ot1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ot1:auto_generated.data_a[2]
data_a[3] => altsyncram_1ot1:auto_generated.data_a[3]
data_a[4] => altsyncram_1ot1:auto_generated.data_a[4]
data_a[5] => altsyncram_1ot1:auto_generated.data_a[5]
data_a[6] => altsyncram_1ot1:auto_generated.data_a[6]
data_a[7] => altsyncram_1ot1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_1ot1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ot1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ot1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ot1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ot1:auto_generated.address_a[4]
address_b[0] => altsyncram_1ot1:auto_generated.address_b[0]
address_b[1] => altsyncram_1ot1:auto_generated.address_b[1]
address_b[2] => altsyncram_1ot1:auto_generated.address_b[2]
address_b[3] => altsyncram_1ot1:auto_generated.address_b[3]
address_b[4] => altsyncram_1ot1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ot1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_1ot1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1ot1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1ot1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1ot1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1ot1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1ot1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1ot1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1ot1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs_8bit:inst4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_1ot1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|mux21_8bit:inst12
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|CPU|registers_mem:inst9|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|registers_mem:inst9|regs2_8bit:inst17
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress_a[0] => rdaddress_a[0]~4.IN1
rdaddress_a[1] => rdaddress_a[1]~3.IN1
rdaddress_a[2] => rdaddress_a[2]~2.IN1
rdaddress_a[3] => rdaddress_a[3]~1.IN1
rdaddress_a[4] => rdaddress_a[4]~0.IN1
rdaddress_b[0] => rdaddress_b[0]~4.IN1
rdaddress_b[1] => rdaddress_b[1]~3.IN1
rdaddress_b[2] => rdaddress_b[2]~2.IN1
rdaddress_b[3] => rdaddress_b[3]~1.IN1
rdaddress_b[4] => rdaddress_b[4]~0.IN1
rden_a => rden_a~0.IN1
rden_b => rden_b~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qa[4] <= alt3pram:alt3pram_component.qa
qa[5] <= alt3pram:alt3pram_component.qa
qa[6] <= alt3pram:alt3pram_component.qa
qa[7] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb
qb[4] <= alt3pram:alt3pram_component.qb
qb[5] <= alt3pram:alt3pram_component.qb
qb[6] <= alt3pram:alt3pram_component.qb
qb[7] <= alt3pram:alt3pram_component.qb


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs2_8bit:inst17|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs3_8bit:inst18
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress_a[0] => rdaddress_a[0]~4.IN1
rdaddress_a[1] => rdaddress_a[1]~3.IN1
rdaddress_a[2] => rdaddress_a[2]~2.IN1
rdaddress_a[3] => rdaddress_a[3]~1.IN1
rdaddress_a[4] => rdaddress_a[4]~0.IN1
rdaddress_b[0] => rdaddress_b[0]~4.IN1
rdaddress_b[1] => rdaddress_b[1]~3.IN1
rdaddress_b[2] => rdaddress_b[2]~2.IN1
rdaddress_b[3] => rdaddress_b[3]~1.IN1
rdaddress_b[4] => rdaddress_b[4]~0.IN1
rden_a => rden_a~0.IN1
rden_b => rden_b~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qa[4] <= alt3pram:alt3pram_component.qa
qa[5] <= alt3pram:alt3pram_component.qa
qa[6] <= alt3pram:alt3pram_component.qa
qa[7] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb
qb[4] <= alt3pram:alt3pram_component.qb
qb[5] <= alt3pram:alt3pram_component.qb
qb[6] <= alt3pram:alt3pram_component.qb
qb[7] <= alt3pram:alt3pram_component.qb


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs3_8bit:inst18|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs4_8bit:inst19
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress_a[0] => rdaddress_a[0]~4.IN1
rdaddress_a[1] => rdaddress_a[1]~3.IN1
rdaddress_a[2] => rdaddress_a[2]~2.IN1
rdaddress_a[3] => rdaddress_a[3]~1.IN1
rdaddress_a[4] => rdaddress_a[4]~0.IN1
rdaddress_b[0] => rdaddress_b[0]~4.IN1
rdaddress_b[1] => rdaddress_b[1]~3.IN1
rdaddress_b[2] => rdaddress_b[2]~2.IN1
rdaddress_b[3] => rdaddress_b[3]~1.IN1
rdaddress_b[4] => rdaddress_b[4]~0.IN1
rden_a => rden_a~0.IN1
rden_b => rden_b~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qa[4] <= alt3pram:alt3pram_component.qa
qa[5] <= alt3pram:alt3pram_component.qa
qa[6] <= alt3pram:alt3pram_component.qa
qa[7] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb
qb[4] <= alt3pram:alt3pram_component.qb
qb[5] <= alt3pram:alt3pram_component.qb
qb[6] <= alt3pram:alt3pram_component.qb
qb[7] <= alt3pram:alt3pram_component.qb


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_2ep1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2ep1:auto_generated.rden_b
data_a[0] => altsyncram_2ep1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ep1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ep1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ep1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ep1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ep1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ep1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ep1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2ep1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ep1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ep1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ep1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ep1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ep1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ep1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ep1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ep1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ep1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ep1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2ep1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ep1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ep1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ep1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ep1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ep1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ep1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ep1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|registers_mem:inst9|regs4_8bit:inst19|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_2ep1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|mux21_gate:inst8
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data0x[15] => sub_wire4[15].IN1
data0x[16] => sub_wire4[16].IN1
data0x[17] => sub_wire4[17].IN1
data0x[18] => sub_wire4[18].IN1
data0x[19] => sub_wire4[19].IN1
data0x[20] => sub_wire4[20].IN1
data0x[21] => sub_wire4[21].IN1
data0x[22] => sub_wire4[22].IN1
data0x[23] => sub_wire4[23].IN1
data0x[24] => sub_wire4[24].IN1
data0x[25] => sub_wire4[25].IN1
data0x[26] => sub_wire4[26].IN1
data0x[27] => sub_wire4[27].IN1
data0x[28] => sub_wire4[28].IN1
data0x[29] => sub_wire4[29].IN1
data0x[30] => sub_wire4[30].IN1
data0x[31] => sub_wire4[31].IN1
data1x[0] => sub_wire4[32].IN1
data1x[1] => sub_wire4[33].IN1
data1x[2] => sub_wire4[34].IN1
data1x[3] => sub_wire4[35].IN1
data1x[4] => sub_wire4[36].IN1
data1x[5] => sub_wire4[37].IN1
data1x[6] => sub_wire4[38].IN1
data1x[7] => sub_wire4[39].IN1
data1x[8] => sub_wire4[40].IN1
data1x[9] => sub_wire4[41].IN1
data1x[10] => sub_wire4[42].IN1
data1x[11] => sub_wire4[43].IN1
data1x[12] => sub_wire4[44].IN1
data1x[13] => sub_wire4[45].IN1
data1x[14] => sub_wire4[46].IN1
data1x[15] => sub_wire4[47].IN1
data1x[16] => sub_wire4[48].IN1
data1x[17] => sub_wire4[49].IN1
data1x[18] => sub_wire4[50].IN1
data1x[19] => sub_wire4[51].IN1
data1x[20] => sub_wire4[52].IN1
data1x[21] => sub_wire4[53].IN1
data1x[22] => sub_wire4[54].IN1
data1x[23] => sub_wire4[55].IN1
data1x[24] => sub_wire4[56].IN1
data1x[25] => sub_wire4[57].IN1
data1x[26] => sub_wire4[58].IN1
data1x[27] => sub_wire4[59].IN1
data1x[28] => sub_wire4[60].IN1
data1x[29] => sub_wire4[61].IN1
data1x[30] => sub_wire4[62].IN1
data1x[31] => sub_wire4[63].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result
result[24] <= lpm_mux:lpm_mux_component.result
result[25] <= lpm_mux:lpm_mux_component.result
result[26] <= lpm_mux:lpm_mux_component.result
result[27] <= lpm_mux:lpm_mux_component.result
result[28] <= lpm_mux:lpm_mux_component.result
result[29] <= lpm_mux:lpm_mux_component.result
result[30] <= lpm_mux:lpm_mux_component.result
result[31] <= lpm_mux:lpm_mux_component.result


|CPU|mux21_gate:inst8|lpm_mux:lpm_mux_component
data[0][0] => mux_bpc:auto_generated.data[0]
data[0][1] => mux_bpc:auto_generated.data[1]
data[0][2] => mux_bpc:auto_generated.data[2]
data[0][3] => mux_bpc:auto_generated.data[3]
data[0][4] => mux_bpc:auto_generated.data[4]
data[0][5] => mux_bpc:auto_generated.data[5]
data[0][6] => mux_bpc:auto_generated.data[6]
data[0][7] => mux_bpc:auto_generated.data[7]
data[0][8] => mux_bpc:auto_generated.data[8]
data[0][9] => mux_bpc:auto_generated.data[9]
data[0][10] => mux_bpc:auto_generated.data[10]
data[0][11] => mux_bpc:auto_generated.data[11]
data[0][12] => mux_bpc:auto_generated.data[12]
data[0][13] => mux_bpc:auto_generated.data[13]
data[0][14] => mux_bpc:auto_generated.data[14]
data[0][15] => mux_bpc:auto_generated.data[15]
data[0][16] => mux_bpc:auto_generated.data[16]
data[0][17] => mux_bpc:auto_generated.data[17]
data[0][18] => mux_bpc:auto_generated.data[18]
data[0][19] => mux_bpc:auto_generated.data[19]
data[0][20] => mux_bpc:auto_generated.data[20]
data[0][21] => mux_bpc:auto_generated.data[21]
data[0][22] => mux_bpc:auto_generated.data[22]
data[0][23] => mux_bpc:auto_generated.data[23]
data[0][24] => mux_bpc:auto_generated.data[24]
data[0][25] => mux_bpc:auto_generated.data[25]
data[0][26] => mux_bpc:auto_generated.data[26]
data[0][27] => mux_bpc:auto_generated.data[27]
data[0][28] => mux_bpc:auto_generated.data[28]
data[0][29] => mux_bpc:auto_generated.data[29]
data[0][30] => mux_bpc:auto_generated.data[30]
data[0][31] => mux_bpc:auto_generated.data[31]
data[1][0] => mux_bpc:auto_generated.data[32]
data[1][1] => mux_bpc:auto_generated.data[33]
data[1][2] => mux_bpc:auto_generated.data[34]
data[1][3] => mux_bpc:auto_generated.data[35]
data[1][4] => mux_bpc:auto_generated.data[36]
data[1][5] => mux_bpc:auto_generated.data[37]
data[1][6] => mux_bpc:auto_generated.data[38]
data[1][7] => mux_bpc:auto_generated.data[39]
data[1][8] => mux_bpc:auto_generated.data[40]
data[1][9] => mux_bpc:auto_generated.data[41]
data[1][10] => mux_bpc:auto_generated.data[42]
data[1][11] => mux_bpc:auto_generated.data[43]
data[1][12] => mux_bpc:auto_generated.data[44]
data[1][13] => mux_bpc:auto_generated.data[45]
data[1][14] => mux_bpc:auto_generated.data[46]
data[1][15] => mux_bpc:auto_generated.data[47]
data[1][16] => mux_bpc:auto_generated.data[48]
data[1][17] => mux_bpc:auto_generated.data[49]
data[1][18] => mux_bpc:auto_generated.data[50]
data[1][19] => mux_bpc:auto_generated.data[51]
data[1][20] => mux_bpc:auto_generated.data[52]
data[1][21] => mux_bpc:auto_generated.data[53]
data[1][22] => mux_bpc:auto_generated.data[54]
data[1][23] => mux_bpc:auto_generated.data[55]
data[1][24] => mux_bpc:auto_generated.data[56]
data[1][25] => mux_bpc:auto_generated.data[57]
data[1][26] => mux_bpc:auto_generated.data[58]
data[1][27] => mux_bpc:auto_generated.data[59]
data[1][28] => mux_bpc:auto_generated.data[60]
data[1][29] => mux_bpc:auto_generated.data[61]
data[1][30] => mux_bpc:auto_generated.data[62]
data[1][31] => mux_bpc:auto_generated.data[63]
sel[0] => mux_bpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bpc:auto_generated.result[0]
result[1] <= mux_bpc:auto_generated.result[1]
result[2] <= mux_bpc:auto_generated.result[2]
result[3] <= mux_bpc:auto_generated.result[3]
result[4] <= mux_bpc:auto_generated.result[4]
result[5] <= mux_bpc:auto_generated.result[5]
result[6] <= mux_bpc:auto_generated.result[6]
result[7] <= mux_bpc:auto_generated.result[7]
result[8] <= mux_bpc:auto_generated.result[8]
result[9] <= mux_bpc:auto_generated.result[9]
result[10] <= mux_bpc:auto_generated.result[10]
result[11] <= mux_bpc:auto_generated.result[11]
result[12] <= mux_bpc:auto_generated.result[12]
result[13] <= mux_bpc:auto_generated.result[13]
result[14] <= mux_bpc:auto_generated.result[14]
result[15] <= mux_bpc:auto_generated.result[15]
result[16] <= mux_bpc:auto_generated.result[16]
result[17] <= mux_bpc:auto_generated.result[17]
result[18] <= mux_bpc:auto_generated.result[18]
result[19] <= mux_bpc:auto_generated.result[19]
result[20] <= mux_bpc:auto_generated.result[20]
result[21] <= mux_bpc:auto_generated.result[21]
result[22] <= mux_bpc:auto_generated.result[22]
result[23] <= mux_bpc:auto_generated.result[23]
result[24] <= mux_bpc:auto_generated.result[24]
result[25] <= mux_bpc:auto_generated.result[25]
result[26] <= mux_bpc:auto_generated.result[26]
result[27] <= mux_bpc:auto_generated.result[27]
result[28] <= mux_bpc:auto_generated.result[28]
result[29] <= mux_bpc:auto_generated.result[29]
result[30] <= mux_bpc:auto_generated.result[30]
result[31] <= mux_bpc:auto_generated.result[31]


|CPU|mux21_gate:inst8|lpm_mux:lpm_mux_component|mux_bpc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7
out32[0] <= mux41_8bit:inst7.result[0]
out32[1] <= mux41_8bit:inst7.result[1]
out32[2] <= mux41_8bit:inst7.result[2]
out32[3] <= mux41_8bit:inst7.result[3]
out32[4] <= mux41_8bit:inst7.result[4]
out32[5] <= mux41_8bit:inst7.result[5]
out32[6] <= mux41_8bit:inst7.result[6]
out32[7] <= mux41_8bit:inst7.result[7]
out32[8] <= mux41_8bit:inst4.result[0]
out32[9] <= mux41_8bit:inst4.result[1]
out32[10] <= mux41_8bit:inst4.result[2]
out32[11] <= mux41_8bit:inst4.result[3]
out32[12] <= mux41_8bit:inst4.result[4]
out32[13] <= mux41_8bit:inst4.result[5]
out32[14] <= mux41_8bit:inst4.result[6]
out32[15] <= mux41_8bit:inst4.result[7]
out32[16] <= mux41_8bit:inst5.result[0]
out32[17] <= mux41_8bit:inst5.result[1]
out32[18] <= mux41_8bit:inst5.result[2]
out32[19] <= mux41_8bit:inst5.result[3]
out32[20] <= mux41_8bit:inst5.result[4]
out32[21] <= mux41_8bit:inst5.result[5]
out32[22] <= mux41_8bit:inst5.result[6]
out32[23] <= mux41_8bit:inst5.result[7]
out32[24] <= mux41_8bit:inst6.result[0]
out32[25] <= mux41_8bit:inst6.result[1]
out32[26] <= mux41_8bit:inst6.result[2]
out32[27] <= mux41_8bit:inst6.result[3]
out32[28] <= mux41_8bit:inst6.result[4]
out32[29] <= mux41_8bit:inst6.result[5]
out32[30] <= mux41_8bit:inst6.result[6]
out32[31] <= mux41_8bit:inst6.result[7]
word => inst11.IN0
word => inst16.IN0
word => mux21_8bit:inst42.sel
word => inst12.IN0
word => inst17.IN0
word => mux21_8bit:inst43.sel
word => inst13.IN0
word => inst18.IN0
word => mux21_8bit:inst44.sel
word => inst10.IN0
word => inst15.IN0
word => mux21_8bit:inst41.sel
addr[0] => dec24:inst19.data[0]
addr[0] => mux41_8bit:inst30.sel[0]
addr[0] => mux41_8bit:inst31.sel[0]
addr[0] => mux41_8bit:inst32.sel[0]
addr[0] => mux41_8bit:inst29.sel[0]
addr[0] => mux41_8bit:inst4.sel[0]
addr[0] => mux41_8bit:inst6.sel[0]
addr[0] => mux41_8bit:inst5.sel[0]
addr[0] => mux41_8bit:inst7.sel[0]
addr[1] => dec24:inst19.data[1]
addr[1] => mux41_8bit:inst30.sel[1]
addr[1] => mux41_8bit:inst31.sel[1]
addr[1] => mux41_8bit:inst32.sel[1]
addr[1] => mux41_8bit:inst29.sel[1]
addr[1] => mux41_8bit:inst4.sel[1]
addr[1] => mux41_8bit:inst6.sel[1]
addr[1] => mux41_8bit:inst5.sel[1]
addr[1] => mux41_8bit:inst7.sel[1]
addr[2] => mux21_5bit:inst27.data0x[0]
addr[2] => adder_5bit:inst21.dataa[0]
addr[2] => mux21_5bit:inst28.data0x[0]
addr[2] => main_mem4_8bit:inst3.rdaddress[0]
addr[2] => main_mem4_8bit:inst3.wraddress[0]
addr[2] => mux21_5bit:inst26.data1x[0]
addr[3] => mux21_5bit:inst27.data0x[1]
addr[3] => adder_5bit:inst21.dataa[1]
addr[3] => mux21_5bit:inst28.data0x[1]
addr[3] => main_mem4_8bit:inst3.rdaddress[1]
addr[3] => main_mem4_8bit:inst3.wraddress[1]
addr[3] => mux21_5bit:inst26.data1x[1]
addr[4] => mux21_5bit:inst27.data0x[2]
addr[4] => adder_5bit:inst21.dataa[2]
addr[4] => mux21_5bit:inst28.data0x[2]
addr[4] => main_mem4_8bit:inst3.rdaddress[2]
addr[4] => main_mem4_8bit:inst3.wraddress[2]
addr[4] => mux21_5bit:inst26.data1x[2]
addr[5] => mux21_5bit:inst27.data0x[3]
addr[5] => adder_5bit:inst21.dataa[3]
addr[5] => mux21_5bit:inst28.data0x[3]
addr[5] => main_mem4_8bit:inst3.rdaddress[3]
addr[5] => main_mem4_8bit:inst3.wraddress[3]
addr[5] => mux21_5bit:inst26.data1x[3]
addr[6] => mux21_5bit:inst27.data0x[4]
addr[6] => adder_5bit:inst21.dataa[4]
addr[6] => mux21_5bit:inst28.data0x[4]
addr[6] => main_mem4_8bit:inst3.rdaddress[4]
addr[6] => main_mem4_8bit:inst3.wraddress[4]
addr[6] => mux21_5bit:inst26.data1x[4]
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
wr_en => inst37.IN1
wr_en => inst36.IN1
wr_en => inst40.IN1
wr_en => inst33.IN1
rd_en => inst39.IN1
rd_en => inst38.IN1
rd_en => inst34.IN1
rd_en => inst35.IN1
clock => main_mem2_8bit:inst1.clock
clock => main_mem3_8bit:inst2.clock
clock => main_mem4_8bit:inst3.clock
clock => main_mem1_8bit:inst.clock
data8[0] => mux21_8bit:inst42.data0x[0]
data8[0] => mux21_8bit:inst43.data0x[0]
data8[0] => mux21_8bit:inst44.data0x[0]
data8[0] => mux21_8bit:inst41.data0x[0]
data8[1] => mux21_8bit:inst42.data0x[1]
data8[1] => mux21_8bit:inst43.data0x[1]
data8[1] => mux21_8bit:inst44.data0x[1]
data8[1] => mux21_8bit:inst41.data0x[1]
data8[2] => mux21_8bit:inst42.data0x[2]
data8[2] => mux21_8bit:inst43.data0x[2]
data8[2] => mux21_8bit:inst44.data0x[2]
data8[2] => mux21_8bit:inst41.data0x[2]
data8[3] => mux21_8bit:inst42.data0x[3]
data8[3] => mux21_8bit:inst43.data0x[3]
data8[3] => mux21_8bit:inst44.data0x[3]
data8[3] => mux21_8bit:inst41.data0x[3]
data8[4] => mux21_8bit:inst42.data0x[4]
data8[4] => mux21_8bit:inst43.data0x[4]
data8[4] => mux21_8bit:inst44.data0x[4]
data8[4] => mux21_8bit:inst41.data0x[4]
data8[5] => mux21_8bit:inst42.data0x[5]
data8[5] => mux21_8bit:inst43.data0x[5]
data8[5] => mux21_8bit:inst44.data0x[5]
data8[5] => mux21_8bit:inst41.data0x[5]
data8[6] => mux21_8bit:inst42.data0x[6]
data8[6] => mux21_8bit:inst43.data0x[6]
data8[6] => mux21_8bit:inst44.data0x[6]
data8[6] => mux21_8bit:inst41.data0x[6]
data8[7] => mux21_8bit:inst42.data0x[7]
data8[7] => mux21_8bit:inst43.data0x[7]
data8[7] => mux21_8bit:inst44.data0x[7]
data8[7] => mux21_8bit:inst41.data0x[7]
data32[0] => mux41_8bit:inst30.data1x[0]
data32[0] => mux41_8bit:inst31.data2x[0]
data32[0] => mux41_8bit:inst32.data3x[0]
data32[0] => mux41_8bit:inst29.data0x[0]
data32[1] => mux41_8bit:inst30.data1x[1]
data32[1] => mux41_8bit:inst31.data2x[1]
data32[1] => mux41_8bit:inst32.data3x[1]
data32[1] => mux41_8bit:inst29.data0x[1]
data32[2] => mux41_8bit:inst30.data1x[2]
data32[2] => mux41_8bit:inst31.data2x[2]
data32[2] => mux41_8bit:inst32.data3x[2]
data32[2] => mux41_8bit:inst29.data0x[2]
data32[3] => mux41_8bit:inst30.data1x[3]
data32[3] => mux41_8bit:inst31.data2x[3]
data32[3] => mux41_8bit:inst32.data3x[3]
data32[3] => mux41_8bit:inst29.data0x[3]
data32[4] => mux41_8bit:inst30.data1x[4]
data32[4] => mux41_8bit:inst31.data2x[4]
data32[4] => mux41_8bit:inst32.data3x[4]
data32[4] => mux41_8bit:inst29.data0x[4]
data32[5] => mux41_8bit:inst30.data1x[5]
data32[5] => mux41_8bit:inst31.data2x[5]
data32[5] => mux41_8bit:inst32.data3x[5]
data32[5] => mux41_8bit:inst29.data0x[5]
data32[6] => mux41_8bit:inst30.data1x[6]
data32[6] => mux41_8bit:inst31.data2x[6]
data32[6] => mux41_8bit:inst32.data3x[6]
data32[6] => mux41_8bit:inst29.data0x[6]
data32[7] => mux41_8bit:inst30.data1x[7]
data32[7] => mux41_8bit:inst31.data2x[7]
data32[7] => mux41_8bit:inst32.data3x[7]
data32[7] => mux41_8bit:inst29.data0x[7]
data32[8] => mux41_8bit:inst30.data0x[0]
data32[8] => mux41_8bit:inst31.data1x[0]
data32[8] => mux41_8bit:inst32.data2x[0]
data32[8] => mux41_8bit:inst29.data3x[0]
data32[9] => mux41_8bit:inst30.data0x[1]
data32[9] => mux41_8bit:inst31.data1x[1]
data32[9] => mux41_8bit:inst32.data2x[1]
data32[9] => mux41_8bit:inst29.data3x[1]
data32[10] => mux41_8bit:inst30.data0x[2]
data32[10] => mux41_8bit:inst31.data1x[2]
data32[10] => mux41_8bit:inst32.data2x[2]
data32[10] => mux41_8bit:inst29.data3x[2]
data32[11] => mux41_8bit:inst30.data0x[3]
data32[11] => mux41_8bit:inst31.data1x[3]
data32[11] => mux41_8bit:inst32.data2x[3]
data32[11] => mux41_8bit:inst29.data3x[3]
data32[12] => mux41_8bit:inst30.data0x[4]
data32[12] => mux41_8bit:inst31.data1x[4]
data32[12] => mux41_8bit:inst32.data2x[4]
data32[12] => mux41_8bit:inst29.data3x[4]
data32[13] => mux41_8bit:inst30.data0x[5]
data32[13] => mux41_8bit:inst31.data1x[5]
data32[13] => mux41_8bit:inst32.data2x[5]
data32[13] => mux41_8bit:inst29.data3x[5]
data32[14] => mux41_8bit:inst30.data0x[6]
data32[14] => mux41_8bit:inst31.data1x[6]
data32[14] => mux41_8bit:inst32.data2x[6]
data32[14] => mux41_8bit:inst29.data3x[6]
data32[15] => mux41_8bit:inst30.data0x[7]
data32[15] => mux41_8bit:inst31.data1x[7]
data32[15] => mux41_8bit:inst32.data2x[7]
data32[15] => mux41_8bit:inst29.data3x[7]
data32[16] => mux41_8bit:inst30.data3x[0]
data32[16] => mux41_8bit:inst31.data0x[0]
data32[16] => mux41_8bit:inst32.data1x[0]
data32[16] => mux41_8bit:inst29.data2x[0]
data32[17] => mux41_8bit:inst30.data3x[1]
data32[17] => mux41_8bit:inst31.data0x[1]
data32[17] => mux41_8bit:inst32.data1x[1]
data32[17] => mux41_8bit:inst29.data2x[1]
data32[18] => mux41_8bit:inst30.data3x[2]
data32[18] => mux41_8bit:inst31.data0x[2]
data32[18] => mux41_8bit:inst32.data1x[2]
data32[18] => mux41_8bit:inst29.data2x[2]
data32[19] => mux41_8bit:inst30.data3x[3]
data32[19] => mux41_8bit:inst31.data0x[3]
data32[19] => mux41_8bit:inst32.data1x[3]
data32[19] => mux41_8bit:inst29.data2x[3]
data32[20] => mux41_8bit:inst30.data3x[4]
data32[20] => mux41_8bit:inst31.data0x[4]
data32[20] => mux41_8bit:inst32.data1x[4]
data32[20] => mux41_8bit:inst29.data2x[4]
data32[21] => mux41_8bit:inst30.data3x[5]
data32[21] => mux41_8bit:inst31.data0x[5]
data32[21] => mux41_8bit:inst32.data1x[5]
data32[21] => mux41_8bit:inst29.data2x[5]
data32[22] => mux41_8bit:inst30.data3x[6]
data32[22] => mux41_8bit:inst31.data0x[6]
data32[22] => mux41_8bit:inst32.data1x[6]
data32[22] => mux41_8bit:inst29.data2x[6]
data32[23] => mux41_8bit:inst30.data3x[7]
data32[23] => mux41_8bit:inst31.data0x[7]
data32[23] => mux41_8bit:inst32.data1x[7]
data32[23] => mux41_8bit:inst29.data2x[7]
data32[24] => mux41_8bit:inst30.data2x[0]
data32[24] => mux41_8bit:inst31.data3x[0]
data32[24] => mux41_8bit:inst32.data0x[0]
data32[24] => mux41_8bit:inst29.data1x[0]
data32[25] => mux41_8bit:inst30.data2x[1]
data32[25] => mux41_8bit:inst31.data3x[1]
data32[25] => mux41_8bit:inst32.data0x[1]
data32[25] => mux41_8bit:inst29.data1x[1]
data32[26] => mux41_8bit:inst30.data2x[2]
data32[26] => mux41_8bit:inst31.data3x[2]
data32[26] => mux41_8bit:inst32.data0x[2]
data32[26] => mux41_8bit:inst29.data1x[2]
data32[27] => mux41_8bit:inst30.data2x[3]
data32[27] => mux41_8bit:inst31.data3x[3]
data32[27] => mux41_8bit:inst32.data0x[3]
data32[27] => mux41_8bit:inst29.data1x[3]
data32[28] => mux41_8bit:inst30.data2x[4]
data32[28] => mux41_8bit:inst31.data3x[4]
data32[28] => mux41_8bit:inst32.data0x[4]
data32[28] => mux41_8bit:inst29.data1x[4]
data32[29] => mux41_8bit:inst30.data2x[5]
data32[29] => mux41_8bit:inst31.data3x[5]
data32[29] => mux41_8bit:inst32.data0x[5]
data32[29] => mux41_8bit:inst29.data1x[5]
data32[30] => mux41_8bit:inst30.data2x[6]
data32[30] => mux41_8bit:inst31.data3x[6]
data32[30] => mux41_8bit:inst32.data0x[6]
data32[30] => mux41_8bit:inst29.data1x[6]
data32[31] => mux41_8bit:inst30.data2x[7]
data32[31] => mux41_8bit:inst31.data3x[7]
data32[31] => mux41_8bit:inst32.data0x[7]
data32[31] => mux41_8bit:inst29.data1x[7]
out8[0] <= mux41_8bit:inst7.result[0]
out8[1] <= mux41_8bit:inst7.result[1]
out8[2] <= mux41_8bit:inst7.result[2]
out8[3] <= mux41_8bit:inst7.result[3]
out8[4] <= mux41_8bit:inst7.result[4]
out8[5] <= mux41_8bit:inst7.result[5]
out8[6] <= mux41_8bit:inst7.result[6]
out8[7] <= mux41_8bit:inst7.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst4
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst4|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst4|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|main_mem2_8bit:inst1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|CPU|main_mem:inst7|main_mem2_8bit:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_5rr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_5rr1:auto_generated.rden_b
data_a[0] => altsyncram_5rr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rr1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rr1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rr1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rr1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rr1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rr1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rr1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5rr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rr1:auto_generated.address_a[4]
address_b[0] => altsyncram_5rr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5rr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5rr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5rr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5rr1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5rr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5rr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5rr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5rr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5rr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5rr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5rr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5rr1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|main_mem:inst7|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|main_mem:inst7|dec24:inst19
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|CPU|main_mem:inst7|dec24:inst19|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|CPU|main_mem:inst7|dec24:inst19|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode33w[1].IN1
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux21_8bit:inst42
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_8bit:inst42|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|CPU|main_mem:inst7|mux21_8bit:inst42|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst30
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst30|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst30|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux21_5bit:inst27
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_5bit:inst27|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|CPU|main_mem:inst7|mux21_5bit:inst27|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|adder_5bit:inst21
dataa[0] => dataa[0]~4.IN1
dataa[1] => dataa[1]~3.IN1
dataa[2] => dataa[2]~2.IN1
dataa[3] => dataa[3]~1.IN1
dataa[4] => dataa[4]~0.IN1
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result


|CPU|main_mem:inst7|adder_5bit:inst21|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_q7i:auto_generated.dataa[0]
dataa[1] => add_sub_q7i:auto_generated.dataa[1]
dataa[2] => add_sub_q7i:auto_generated.dataa[2]
dataa[3] => add_sub_q7i:auto_generated.dataa[3]
dataa[4] => add_sub_q7i:auto_generated.dataa[4]
datab[0] => add_sub_q7i:auto_generated.datab[0]
datab[1] => add_sub_q7i:auto_generated.datab[1]
datab[2] => add_sub_q7i:auto_generated.datab[2]
datab[3] => add_sub_q7i:auto_generated.datab[3]
datab[4] => add_sub_q7i:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_q7i:auto_generated.result[0]
result[1] <= add_sub_q7i:auto_generated.result[1]
result[2] <= add_sub_q7i:auto_generated.result[2]
result[3] <= add_sub_q7i:auto_generated.result[3]
result[4] <= add_sub_q7i:auto_generated.result[4]
cout <= add_sub_q7i:auto_generated.cout
overflow <= <GND>


|CPU|main_mem:inst7|adder_5bit:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_q7i:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|main_mem3_8bit:inst2
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|CPU|main_mem:inst7|main_mem3_8bit:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_5rr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_5rr1:auto_generated.rden_b
data_a[0] => altsyncram_5rr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rr1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rr1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rr1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rr1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rr1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rr1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rr1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5rr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rr1:auto_generated.address_a[4]
address_b[0] => altsyncram_5rr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5rr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5rr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5rr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5rr1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5rr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5rr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5rr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5rr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5rr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5rr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5rr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5rr1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|main_mem:inst7|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|main_mem:inst7|mux21_8bit:inst43
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_8bit:inst43|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|CPU|main_mem:inst7|mux21_8bit:inst43|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst31
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst31|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst31|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux21_5bit:inst28
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_5bit:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|CPU|main_mem:inst7|mux21_5bit:inst28|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|main_mem4_8bit:inst3
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|CPU|main_mem:inst7|main_mem4_8bit:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_5rr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_5rr1:auto_generated.rden_b
data_a[0] => altsyncram_5rr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rr1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rr1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rr1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rr1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rr1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rr1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rr1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5rr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rr1:auto_generated.address_a[4]
address_b[0] => altsyncram_5rr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5rr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5rr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5rr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5rr1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5rr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5rr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5rr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5rr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5rr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5rr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5rr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5rr1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|main_mem:inst7|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|main_mem:inst7|mux21_8bit:inst44
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_8bit:inst44|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|CPU|main_mem:inst7|mux21_8bit:inst44|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst32
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst32|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst32|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|main_mem1_8bit:inst
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|CPU|main_mem:inst7|main_mem1_8bit:inst|altsyncram:altsyncram_component
wren_a => altsyncram_5rr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_5rr1:auto_generated.rden_b
data_a[0] => altsyncram_5rr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rr1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rr1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rr1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rr1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rr1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rr1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rr1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_5rr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rr1:auto_generated.address_a[4]
address_b[0] => altsyncram_5rr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5rr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5rr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5rr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5rr1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_5rr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5rr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5rr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5rr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5rr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5rr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5rr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5rr1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|main_mem:inst7|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_5rr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|CPU|main_mem:inst7|mux21_8bit:inst41
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data1x[0] => sub_wire4[8].IN1
data1x[1] => sub_wire4[9].IN1
data1x[2] => sub_wire4[10].IN1
data1x[3] => sub_wire4[11].IN1
data1x[4] => sub_wire4[12].IN1
data1x[5] => sub_wire4[13].IN1
data1x[6] => sub_wire4[14].IN1
data1x[7] => sub_wire4[15].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_8bit:inst41|lpm_mux:lpm_mux_component
data[0][0] => mux_unc:auto_generated.data[0]
data[0][1] => mux_unc:auto_generated.data[1]
data[0][2] => mux_unc:auto_generated.data[2]
data[0][3] => mux_unc:auto_generated.data[3]
data[0][4] => mux_unc:auto_generated.data[4]
data[0][5] => mux_unc:auto_generated.data[5]
data[0][6] => mux_unc:auto_generated.data[6]
data[0][7] => mux_unc:auto_generated.data[7]
data[1][0] => mux_unc:auto_generated.data[8]
data[1][1] => mux_unc:auto_generated.data[9]
data[1][2] => mux_unc:auto_generated.data[10]
data[1][3] => mux_unc:auto_generated.data[11]
data[1][4] => mux_unc:auto_generated.data[12]
data[1][5] => mux_unc:auto_generated.data[13]
data[1][6] => mux_unc:auto_generated.data[14]
data[1][7] => mux_unc:auto_generated.data[15]
sel[0] => mux_unc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_unc:auto_generated.result[0]
result[1] <= mux_unc:auto_generated.result[1]
result[2] <= mux_unc:auto_generated.result[2]
result[3] <= mux_unc:auto_generated.result[3]
result[4] <= mux_unc:auto_generated.result[4]
result[5] <= mux_unc:auto_generated.result[5]
result[6] <= mux_unc:auto_generated.result[6]
result[7] <= mux_unc:auto_generated.result[7]


|CPU|main_mem:inst7|mux21_8bit:inst41|lpm_mux:lpm_mux_component|mux_unc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst29
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst29|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst29|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux21_5bit:inst26
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux21_5bit:inst26|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|CPU|main_mem:inst7|mux21_5bit:inst26|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst6
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst6|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst6|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst5
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst5|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst5|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|main_mem:inst7|mux41_8bit:inst7
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|CPU|main_mem:inst7|mux41_8bit:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
data[2][0] => mux_1oc:auto_generated.data[16]
data[2][1] => mux_1oc:auto_generated.data[17]
data[2][2] => mux_1oc:auto_generated.data[18]
data[2][3] => mux_1oc:auto_generated.data[19]
data[2][4] => mux_1oc:auto_generated.data[20]
data[2][5] => mux_1oc:auto_generated.data[21]
data[2][6] => mux_1oc:auto_generated.data[22]
data[2][7] => mux_1oc:auto_generated.data[23]
data[3][0] => mux_1oc:auto_generated.data[24]
data[3][1] => mux_1oc:auto_generated.data[25]
data[3][2] => mux_1oc:auto_generated.data[26]
data[3][3] => mux_1oc:auto_generated.data[27]
data[3][4] => mux_1oc:auto_generated.data[28]
data[3][5] => mux_1oc:auto_generated.data[29]
data[3][6] => mux_1oc:auto_generated.data[30]
data[3][7] => mux_1oc:auto_generated.data[31]
sel[0] => mux_1oc:auto_generated.sel[0]
sel[1] => mux_1oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|CPU|main_mem:inst7|mux41_8bit:inst7|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|adder:inst11
dataa[0] => dataa[0]~31.IN1
dataa[1] => dataa[1]~30.IN1
dataa[2] => dataa[2]~29.IN1
dataa[3] => dataa[3]~28.IN1
dataa[4] => dataa[4]~27.IN1
dataa[5] => dataa[5]~26.IN1
dataa[6] => dataa[6]~25.IN1
dataa[7] => dataa[7]~24.IN1
dataa[8] => dataa[8]~23.IN1
dataa[9] => dataa[9]~22.IN1
dataa[10] => dataa[10]~21.IN1
dataa[11] => dataa[11]~20.IN1
dataa[12] => dataa[12]~19.IN1
dataa[13] => dataa[13]~18.IN1
dataa[14] => dataa[14]~17.IN1
dataa[15] => dataa[15]~16.IN1
dataa[16] => dataa[16]~15.IN1
dataa[17] => dataa[17]~14.IN1
dataa[18] => dataa[18]~13.IN1
dataa[19] => dataa[19]~12.IN1
dataa[20] => dataa[20]~11.IN1
dataa[21] => dataa[21]~10.IN1
dataa[22] => dataa[22]~9.IN1
dataa[23] => dataa[23]~8.IN1
dataa[24] => dataa[24]~7.IN1
dataa[25] => dataa[25]~6.IN1
dataa[26] => dataa[26]~5.IN1
dataa[27] => dataa[27]~4.IN1
dataa[28] => dataa[28]~3.IN1
dataa[29] => dataa[29]~2.IN1
dataa[30] => dataa[30]~1.IN1
dataa[31] => dataa[31]~0.IN1
datab[0] => datab[0]~31.IN1
datab[1] => datab[1]~30.IN1
datab[2] => datab[2]~29.IN1
datab[3] => datab[3]~28.IN1
datab[4] => datab[4]~27.IN1
datab[5] => datab[5]~26.IN1
datab[6] => datab[6]~25.IN1
datab[7] => datab[7]~24.IN1
datab[8] => datab[8]~23.IN1
datab[9] => datab[9]~22.IN1
datab[10] => datab[10]~21.IN1
datab[11] => datab[11]~20.IN1
datab[12] => datab[12]~19.IN1
datab[13] => datab[13]~18.IN1
datab[14] => datab[14]~17.IN1
datab[15] => datab[15]~16.IN1
datab[16] => datab[16]~15.IN1
datab[17] => datab[17]~14.IN1
datab[18] => datab[18]~13.IN1
datab[19] => datab[19]~12.IN1
datab[20] => datab[20]~11.IN1
datab[21] => datab[21]~10.IN1
datab[22] => datab[22]~9.IN1
datab[23] => datab[23]~8.IN1
datab[24] => datab[24]~7.IN1
datab[25] => datab[25]~6.IN1
datab[26] => datab[26]~5.IN1
datab[27] => datab[27]~4.IN1
datab[28] => datab[28]~3.IN1
datab[29] => datab[29]~2.IN1
datab[30] => datab[30]~1.IN1
datab[31] => datab[31]~0.IN1
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result
result[27] <= lpm_add_sub:lpm_add_sub_component.result
result[28] <= lpm_add_sub:lpm_add_sub_component.result
result[29] <= lpm_add_sub:lpm_add_sub_component.result
result[30] <= lpm_add_sub:lpm_add_sub_component.result
result[31] <= lpm_add_sub:lpm_add_sub_component.result


|CPU|adder:inst11|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_7ri:auto_generated.dataa[0]
dataa[1] => add_sub_7ri:auto_generated.dataa[1]
dataa[2] => add_sub_7ri:auto_generated.dataa[2]
dataa[3] => add_sub_7ri:auto_generated.dataa[3]
dataa[4] => add_sub_7ri:auto_generated.dataa[4]
dataa[5] => add_sub_7ri:auto_generated.dataa[5]
dataa[6] => add_sub_7ri:auto_generated.dataa[6]
dataa[7] => add_sub_7ri:auto_generated.dataa[7]
dataa[8] => add_sub_7ri:auto_generated.dataa[8]
dataa[9] => add_sub_7ri:auto_generated.dataa[9]
dataa[10] => add_sub_7ri:auto_generated.dataa[10]
dataa[11] => add_sub_7ri:auto_generated.dataa[11]
dataa[12] => add_sub_7ri:auto_generated.dataa[12]
dataa[13] => add_sub_7ri:auto_generated.dataa[13]
dataa[14] => add_sub_7ri:auto_generated.dataa[14]
dataa[15] => add_sub_7ri:auto_generated.dataa[15]
dataa[16] => add_sub_7ri:auto_generated.dataa[16]
dataa[17] => add_sub_7ri:auto_generated.dataa[17]
dataa[18] => add_sub_7ri:auto_generated.dataa[18]
dataa[19] => add_sub_7ri:auto_generated.dataa[19]
dataa[20] => add_sub_7ri:auto_generated.dataa[20]
dataa[21] => add_sub_7ri:auto_generated.dataa[21]
dataa[22] => add_sub_7ri:auto_generated.dataa[22]
dataa[23] => add_sub_7ri:auto_generated.dataa[23]
dataa[24] => add_sub_7ri:auto_generated.dataa[24]
dataa[25] => add_sub_7ri:auto_generated.dataa[25]
dataa[26] => add_sub_7ri:auto_generated.dataa[26]
dataa[27] => add_sub_7ri:auto_generated.dataa[27]
dataa[28] => add_sub_7ri:auto_generated.dataa[28]
dataa[29] => add_sub_7ri:auto_generated.dataa[29]
dataa[30] => add_sub_7ri:auto_generated.dataa[30]
dataa[31] => add_sub_7ri:auto_generated.dataa[31]
datab[0] => add_sub_7ri:auto_generated.datab[0]
datab[1] => add_sub_7ri:auto_generated.datab[1]
datab[2] => add_sub_7ri:auto_generated.datab[2]
datab[3] => add_sub_7ri:auto_generated.datab[3]
datab[4] => add_sub_7ri:auto_generated.datab[4]
datab[5] => add_sub_7ri:auto_generated.datab[5]
datab[6] => add_sub_7ri:auto_generated.datab[6]
datab[7] => add_sub_7ri:auto_generated.datab[7]
datab[8] => add_sub_7ri:auto_generated.datab[8]
datab[9] => add_sub_7ri:auto_generated.datab[9]
datab[10] => add_sub_7ri:auto_generated.datab[10]
datab[11] => add_sub_7ri:auto_generated.datab[11]
datab[12] => add_sub_7ri:auto_generated.datab[12]
datab[13] => add_sub_7ri:auto_generated.datab[13]
datab[14] => add_sub_7ri:auto_generated.datab[14]
datab[15] => add_sub_7ri:auto_generated.datab[15]
datab[16] => add_sub_7ri:auto_generated.datab[16]
datab[17] => add_sub_7ri:auto_generated.datab[17]
datab[18] => add_sub_7ri:auto_generated.datab[18]
datab[19] => add_sub_7ri:auto_generated.datab[19]
datab[20] => add_sub_7ri:auto_generated.datab[20]
datab[21] => add_sub_7ri:auto_generated.datab[21]
datab[22] => add_sub_7ri:auto_generated.datab[22]
datab[23] => add_sub_7ri:auto_generated.datab[23]
datab[24] => add_sub_7ri:auto_generated.datab[24]
datab[25] => add_sub_7ri:auto_generated.datab[25]
datab[26] => add_sub_7ri:auto_generated.datab[26]
datab[27] => add_sub_7ri:auto_generated.datab[27]
datab[28] => add_sub_7ri:auto_generated.datab[28]
datab[29] => add_sub_7ri:auto_generated.datab[29]
datab[30] => add_sub_7ri:auto_generated.datab[30]
datab[31] => add_sub_7ri:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7ri:auto_generated.result[0]
result[1] <= add_sub_7ri:auto_generated.result[1]
result[2] <= add_sub_7ri:auto_generated.result[2]
result[3] <= add_sub_7ri:auto_generated.result[3]
result[4] <= add_sub_7ri:auto_generated.result[4]
result[5] <= add_sub_7ri:auto_generated.result[5]
result[6] <= add_sub_7ri:auto_generated.result[6]
result[7] <= add_sub_7ri:auto_generated.result[7]
result[8] <= add_sub_7ri:auto_generated.result[8]
result[9] <= add_sub_7ri:auto_generated.result[9]
result[10] <= add_sub_7ri:auto_generated.result[10]
result[11] <= add_sub_7ri:auto_generated.result[11]
result[12] <= add_sub_7ri:auto_generated.result[12]
result[13] <= add_sub_7ri:auto_generated.result[13]
result[14] <= add_sub_7ri:auto_generated.result[14]
result[15] <= add_sub_7ri:auto_generated.result[15]
result[16] <= add_sub_7ri:auto_generated.result[16]
result[17] <= add_sub_7ri:auto_generated.result[17]
result[18] <= add_sub_7ri:auto_generated.result[18]
result[19] <= add_sub_7ri:auto_generated.result[19]
result[20] <= add_sub_7ri:auto_generated.result[20]
result[21] <= add_sub_7ri:auto_generated.result[21]
result[22] <= add_sub_7ri:auto_generated.result[22]
result[23] <= add_sub_7ri:auto_generated.result[23]
result[24] <= add_sub_7ri:auto_generated.result[24]
result[25] <= add_sub_7ri:auto_generated.result[25]
result[26] <= add_sub_7ri:auto_generated.result[26]
result[27] <= add_sub_7ri:auto_generated.result[27]
result[28] <= add_sub_7ri:auto_generated.result[28]
result[29] <= add_sub_7ri:auto_generated.result[29]
result[30] <= add_sub_7ri:auto_generated.result[30]
result[31] <= add_sub_7ri:auto_generated.result[31]
cout <= add_sub_7ri:auto_generated.cout
overflow <= add_sub_7ri:auto_generated.overflow


|CPU|adder:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_7ri:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_extend_16to32:inst10
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= sign[0].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= sign[1].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= sign[2].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= sign[3].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= sign[4].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= sign[5].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= sign[6].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= sign[7].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= sign[8].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= sign[9].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= sign[10].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= sign[11].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= sign[12].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= sign[13].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= sign[14].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= sign[15].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => mux21:inst.sel
in[15] => out[15].DATAIN


|CPU|sign_extend_16to32:inst10|mux21:inst
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data0x[15] => sub_wire4[15].IN1
data1x[0] => sub_wire4[16].IN1
data1x[1] => sub_wire4[17].IN1
data1x[2] => sub_wire4[18].IN1
data1x[3] => sub_wire4[19].IN1
data1x[4] => sub_wire4[20].IN1
data1x[5] => sub_wire4[21].IN1
data1x[6] => sub_wire4[22].IN1
data1x[7] => sub_wire4[23].IN1
data1x[8] => sub_wire4[24].IN1
data1x[9] => sub_wire4[25].IN1
data1x[10] => sub_wire4[26].IN1
data1x[11] => sub_wire4[27].IN1
data1x[12] => sub_wire4[28].IN1
data1x[13] => sub_wire4[29].IN1
data1x[14] => sub_wire4[30].IN1
data1x[15] => sub_wire4[31].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result


|CPU|sign_extend_16to32:inst10|mux21:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_dpc:auto_generated.data[0]
data[0][1] => mux_dpc:auto_generated.data[1]
data[0][2] => mux_dpc:auto_generated.data[2]
data[0][3] => mux_dpc:auto_generated.data[3]
data[0][4] => mux_dpc:auto_generated.data[4]
data[0][5] => mux_dpc:auto_generated.data[5]
data[0][6] => mux_dpc:auto_generated.data[6]
data[0][7] => mux_dpc:auto_generated.data[7]
data[0][8] => mux_dpc:auto_generated.data[8]
data[0][9] => mux_dpc:auto_generated.data[9]
data[0][10] => mux_dpc:auto_generated.data[10]
data[0][11] => mux_dpc:auto_generated.data[11]
data[0][12] => mux_dpc:auto_generated.data[12]
data[0][13] => mux_dpc:auto_generated.data[13]
data[0][14] => mux_dpc:auto_generated.data[14]
data[0][15] => mux_dpc:auto_generated.data[15]
data[1][0] => mux_dpc:auto_generated.data[16]
data[1][1] => mux_dpc:auto_generated.data[17]
data[1][2] => mux_dpc:auto_generated.data[18]
data[1][3] => mux_dpc:auto_generated.data[19]
data[1][4] => mux_dpc:auto_generated.data[20]
data[1][5] => mux_dpc:auto_generated.data[21]
data[1][6] => mux_dpc:auto_generated.data[22]
data[1][7] => mux_dpc:auto_generated.data[23]
data[1][8] => mux_dpc:auto_generated.data[24]
data[1][9] => mux_dpc:auto_generated.data[25]
data[1][10] => mux_dpc:auto_generated.data[26]
data[1][11] => mux_dpc:auto_generated.data[27]
data[1][12] => mux_dpc:auto_generated.data[28]
data[1][13] => mux_dpc:auto_generated.data[29]
data[1][14] => mux_dpc:auto_generated.data[30]
data[1][15] => mux_dpc:auto_generated.data[31]
sel[0] => mux_dpc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dpc:auto_generated.result[0]
result[1] <= mux_dpc:auto_generated.result[1]
result[2] <= mux_dpc:auto_generated.result[2]
result[3] <= mux_dpc:auto_generated.result[3]
result[4] <= mux_dpc:auto_generated.result[4]
result[5] <= mux_dpc:auto_generated.result[5]
result[6] <= mux_dpc:auto_generated.result[6]
result[7] <= mux_dpc:auto_generated.result[7]
result[8] <= mux_dpc:auto_generated.result[8]
result[9] <= mux_dpc:auto_generated.result[9]
result[10] <= mux_dpc:auto_generated.result[10]
result[11] <= mux_dpc:auto_generated.result[11]
result[12] <= mux_dpc:auto_generated.result[12]
result[13] <= mux_dpc:auto_generated.result[13]
result[14] <= mux_dpc:auto_generated.result[14]
result[15] <= mux_dpc:auto_generated.result[15]


|CPU|sign_extend_16to32:inst10|mux21:inst|lpm_mux:lpm_mux_component|mux_dpc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_extend_16to32:inst10|zero_const:inst2
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result
result[10] <= lpm_constant:lpm_constant_component.result
result[11] <= lpm_constant:lpm_constant_component.result
result[12] <= lpm_constant:lpm_constant_component.result
result[13] <= lpm_constant:lpm_constant_component.result
result[14] <= lpm_constant:lpm_constant_component.result
result[15] <= lpm_constant:lpm_constant_component.result


|CPU|sign_extend_16to32:inst10|zero_const:inst2|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|CPU|sign_extend_16to32:inst10|all_one_const:inst4
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result
result[8] <= lpm_constant:lpm_constant_component.result
result[9] <= lpm_constant:lpm_constant_component.result
result[10] <= lpm_constant:lpm_constant_component.result
result[11] <= lpm_constant:lpm_constant_component.result
result[12] <= lpm_constant:lpm_constant_component.result
result[13] <= lpm_constant:lpm_constant_component.result
result[14] <= lpm_constant:lpm_constant_component.result
result[15] <= lpm_constant:lpm_constant_component.result


|CPU|sign_extend_16to32:inst10|all_one_const:inst4|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>


|CPU|mux21_5bit:inst6
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data1x[0] => sub_wire4[5].IN1
data1x[1] => sub_wire4[6].IN1
data1x[2] => sub_wire4[7].IN1
data1x[3] => sub_wire4[8].IN1
data1x[4] => sub_wire4[9].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result


|CPU|mux21_5bit:inst6|lpm_mux:lpm_mux_component
data[0][0] => mux_rnc:auto_generated.data[0]
data[0][1] => mux_rnc:auto_generated.data[1]
data[0][2] => mux_rnc:auto_generated.data[2]
data[0][3] => mux_rnc:auto_generated.data[3]
data[0][4] => mux_rnc:auto_generated.data[4]
data[1][0] => mux_rnc:auto_generated.data[5]
data[1][1] => mux_rnc:auto_generated.data[6]
data[1][2] => mux_rnc:auto_generated.data[7]
data[1][3] => mux_rnc:auto_generated.data[8]
data[1][4] => mux_rnc:auto_generated.data[9]
sel[0] => mux_rnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rnc:auto_generated.result[0]
result[1] <= mux_rnc:auto_generated.result[1]
result[2] <= mux_rnc:auto_generated.result[2]
result[3] <= mux_rnc:auto_generated.result[3]
result[4] <= mux_rnc:auto_generated.result[4]


|CPU|mux21_5bit:inst6|lpm_mux:lpm_mux_component|mux_rnc:auto_generated
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


