<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>History.txt File Reference</title>
<title>History.txt File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="pulp.css" rel="stylesheet" type="text/css" />
<link href="gap.css" rel="stylesheet" type="text/css" />
<link href="images.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="titlerow">
  <td id="projectlogo"><img alt="Logo" src="gap-logo-55.png" /></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">FreeRTOS port on GAP8/RISC-V</div>
    </td>
  <td id="extralogo"><img alt="GreenWaves" src="greenwaves-logo-55.png" /></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
    <ul class="tablist">
      <script type="text/javascript">
		<!--
		writeComponentTabs.call(this);
		//-->
      </script>
	  </ul>
</div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('History_8txt.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">History.txt File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a4e284dd56b990fd3401d2f7dbb422185"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a4e284dd56b990fd3401d2f7dbb422185">configMAX_API_CALL_INTERRUPT_PRIORITY</a> = =portMAX_PRIORITY.+For consistency <a class="el" href="FreeRTOS_8h.html#af91a84ee7fcd1c03bba33c0c86c9a493">vTaskGetTaskInfo</a>() now has the alias <a class="el" href="freertos__kernel_2include_2task_8h.html#ac08c26d037d0dc685740eec9b2028715">vTaskGetInfo</a>(), xTaskGetTaskHandle() now has the alias <a class="el" href="freertos__kernel_2include_2task_8h.html#a45b3b1cd0227269609499beeeb8c5c26">xTaskGetHandle</a>() and <a class="el" href="FreeRTOS_8h.html#a8363e9859059888726caa268e1816e54">pcQueueGetQueueName</a>() now has an alias <a class="el" href="FreeRTOS_8h.html#ae9c520a136753cfb579e5caac11077a6">pcQueueGetName</a>().+Fix various errors in comments and compiler warnings. Demo application updates:+Update Atmel Studio <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> Atmel Studio 7.+Update Xilinx SDK <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> the 2016.1 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of the SDK.+Remove dependency on legacy IO libraries <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the PIC32 demos.+Move the Xilinx UltraScale Cortex-R5 demo into the <a class="el" href="helloworld_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a> distribution.+Update the MSP432 libraries to the latest version.+Add Microchip CEC1302(ARM Cortex-M4F) <a class="el" href="directories_8txt.html#a239f5ab428c377ff2a007c7f0b9bd35f">demos</a> for GCC, Keil and MikroC compilers.+Move the Atmel SAMA5D2 demo into the <a class="el" href="helloworld_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a> distribution. Changes between FreeRTOS V9.0.0rc1 and FreeRTOS V9.0.0rc2(release candidate 2) released March 30 2016:NOTE - See http:+The functions that create RTOS objects using static memory allocation have been simplified and will not revert to using dynamic allocation <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> a buffer is passed into a function as NULL.+Introduced the <a class="el" href="FreeRTOS_8h.html#afa3f8d6510699d972c9af08fa41f66dc">configSUPPORT_DYNAMIC_ALLOCATION</a> configuration constant to allow a FreeRTOS application to be built without a heap even being being defined. The Win32 <a class="el" href="portable_2readme_8txt.html#a8aec3cb956e0407f4ea85910e41eb6fc">example</a> located in the/FreeRTOS/demo/WIN32-MSVC-Static-Allocation-Only directory is provided as a reference for <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> that do not include a FreeRTOS heap.+Minor run-time optimisations.+Two new low power tickless implementations that <a class="el" href="gap__debug_8h.html#ac2937975e87290527742ef46e9c8d4c7">target</a> Silicon Labs EFM32 microcontrollers.+Addition of the <a class="el" href="timers_8h.html#a2735e79e155b2ca2a3809958ebb7431e">xTimerGetPeriod</a>() and xTimerGetExpireTime() API functions. Changes between FreeRTOS V8.2.3 and FreeRTOS V9.0.0rc1(release candidate 1) released February 19 2016:RTOS Kernel Updates:+Major new feature - <a class="el" href="FreeRTOS__util_8h.html#a4fe625e70224cc47214b3a4164c24332">tasks</a>, semaphores, queues, timers and event groups can now be created using statically allocated memory, <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> without any calls to <a class="el" href="heap__5_8c.html#a0379669d07d76cc81e3028123113b271">pvPortMalloc</a>().+Major new features - Added the <a class="el" href="freertos__kernel_2include_2task_8h.html#afefe333df0492c8411c0094badd25185">xTaskAbortDelay</a>() API function which allows one task to force another task to immediately leave the Blocked <a class="el" href="maestro_8h.html#a89f234133d3efe315836311cbf21c64b">state</a>, even <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> the event the blocked task is waiting for has not occurred, or the blocked task 's timeout has not expired.+Updates necessary to allow FreeRTOS to run on 64-bit architectures.+Added vApplicationDaemonTaskStartupHook() which executes when the RTOS daemon task(which used to be called the timer service task) starts running. This is useful <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> the application includes initialisation code that would benefit <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> executing after the scheduler has been started.+Added the xTaskGetTaskHandle() API function, which obtains a task handle <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the task 's name. xTaskGetTaskHandle() uses multiple string compare operations, <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> it is recommended that it is called only once per task. The handle returned by xTaskGetTaskHandle() can then be stored locally for later re-use.+Added the <a class="el" href="FreeRTOS_8h.html#a8363e9859059888726caa268e1816e54">pcQueueGetQueueName</a>() API function, which obtains the name of a queue <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the queue 's handle.+Tickless idling(for low power applications) can now also be used when <a class="el" href="FreeRTOSConfig_8h.html#adde83486022745409c40605922b0bdd6">configUSE_PREEMPTION</a> is 0.+If one task deletes another task, then the stack and TCB of the deleted task is now freed immediately. If a task deletes itself, then the stack and TCB of the deleted task are freed by the Idle task as before.+If a task notification is used to unblock a task <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> an ISR, but the xHigherPriorityTaskWoken parameter is not used, then pend a context switch that will then occur during the next tick interrupt.+<a class="el" href="readme_8txt.html#a3565228a924e4955bd0ad9d3804bab4a">Heap_1.c</a> and <a class="el" href="readme_8txt.html#a3565228a924e4955bd0ad9d3804bab4a">Heap_2.c</a> now <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> the <a class="el" href="FreeRTOS_8h.html#ae1a85802d42764830d47abe43a3d9a5e">configAPPLICATION_ALLOCATED_HEAP</a> settings, which previously was only used by heap_4.c. <a class="el" href="FreeRTOS_8h.html#ae1a85802d42764830d47abe43a3d9a5e">configAPPLICATION_ALLOCATED_HEAP</a> allows the application writer to declare the array that will be used as the FreeRTOS heap, and in-<a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a>-doing, place the heap at a specific memory location.+<a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structures are used to obtain details of a task. <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> now includes the bae address of the task 's stack.+Added the <a class="el" href="FreeRTOS_8h.html#af91a84ee7fcd1c03bba33c0c86c9a493">vTaskGetTaskInfo</a>() API function, which returns a <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structure that contains information about a single task. Previously this information could only be obtained for all the <a class="el" href="FreeRTOS__util_8h.html#a4fe625e70224cc47214b3a4164c24332">tasks</a> at once, as an array of <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structures.+Added the <a class="el" href="semphr_8h.html#aa26a3d7cf9b5595a652daeb7f81229f3">uxSemaphoreGetCount</a>() API function.+Replicate previous Cortex-M4F and Cortex-M7 optimisations in some Cortex-M3 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> layers. Demo Application Updates:Further demo applications will be added prior to the final FreeRTOS V9 release.+Updated SAM4L Atmel Studio project to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> Atmel Studio 7.+Added ARM Cortex-A53 64-bit port.+Added a <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> and demo for the ARM Cortex-A53 64-bit cores on the Xilinx Ultrascale MPSoC.+Added Cortex-M7 SAME70 GCC demo.+Added EFM32 Giant and Wonder Gecko demos. Changes between V8.2.2 and V8.2.3 released October 16, 2015 RTOS kernel updates:+Fix bug identified in a modification made in V8.2.2 to the software timer code that allows tickless low power applications to sleep indefinitely when software timers are used.+Simplify and improve efficiency of stack overflow checking.+Add <a class="el" href="freertos__kernel_2include_2task_8h.html#a4cb6c908a9d2d733e9d519d7dc27bb34">xTaskNotifyStateClear</a>() API function.+New IAR and GCC Cortex-R ports for microprocessors that do not <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> an ARM generic interrupt controller(GIC).+New PIC32MEC14xx port.+Add support for PIC32MZ EF parts(with floating point) into the PIC32MZ port.+Zynq7000 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> layer now declares the functions that <a class="el" href="GAP9_2periph_2i2c__periph_8h.html#a089850db9ddd82d8021a05c779def92b">setup</a> and clear the tick interrupt as weak symbols <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> they can be overridden by the application, and uses a global XScuGic object <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> the same object can be used by the application code.+Introduced <a class="el" href="FreeRTOS_8h.html#aec0ba4af7bdd0e0acba26902a496de6c">configUSE_TASK_FPU_SUPPORT</a>, although the PIC32MZ EF <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> is currently the only <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> that uses it.+Updates to RL78 and 78K0 IAR port layers to improve support for combinations of memory models.+Minor updates to heap_5.c to remove compiler warnings generated by some compilers.+License simplifications. See/FreeRTOS/License/license.txt in the official distribution. FreeRTOS+updates:+Update directory names to use WolfSSL instead of CyaSSL, inline with WolfSSL 's re-branding.+Update to latest WolfSSL code.+Update to latest FreeRTOS+Trace recorder code.+Add in the FreeRTOS+Trace recorder library required for streaming trace. Demo application changes:+Add demo applications for Renesas RZ/T(Cortex-R), PIC32MZ EF(PIC32 with floating point hardware), PIC32MEC14xx, RX71M, RX113 and RX231.+General tidy up of spelling and compiler warnings. Changes between V8.2.1 and V8.2.2 released August 12, 2015 RTOS kernel updates:+Added Intel IA32/x86 32-bit port.+General maintenance.+PRIVILEGED_FUNCTION and PRIVILEGED_DATA macros, which are used in memory protected systems, have been added to the newer event group and software timer functions.+Add the errno definitions used by FreeRTOS+components into projdefs.h.+Remove the restriction that prevented tick-less idle implementations waiting indefinitely when software timers were used in the same application.+Introduce xTaskNotifyAndQueryFromISR() as the interrupt safe version of xTaskNotifyAndQuery().+Add additional NOPs to the MSP430X port layers to ensure strict compliance with the hardware documentation.+Microblaze port:Added option for port optimised task selection.+Microblaze port:Previously tasks inherited the exception enable state at the time the task was created. Now all tasks are created with exceptions enabled if the Microblaze design supports exceptions.+Windows port:Add additional safe guards to ensure the correct start up sequence and thread switching timing.+Windows port:Improve the implementation of the port optimised task selection assembly code.+Update heap_4 and heap_5 to allow use on 64-bit processors.+Simplify the code that creates a queue.+General improved tick-less idle behaviour.+Ensure none of the variables in the common kernel files are initialised to anything other than zero.+Correct calculation of xHeapStructSize in heap_4 and heap_5. Demo application updates:+Added demo project for the new IA32/x86 port that targets the Galileo hardware.+Added MSP430FR5969 demos(previously provided as a separate download).+Added FreeRTOS BSP repository for automatic creation of FreeRTOS applications in the Xilinx SDK.+Added Atmel Studio/GCC project for the SAMV71(ARM Cortex-M7)+Update Xilinx SDK projects to use version 2015.2 of the SDK.+Remove Microblaze demos that were using obsolete tools.+Add MSP43FR5969 IAR and CCS demos. FreeRTOS+Updates:+Updated FreeRTOS+Trace recorder library, which requires an update to the FreeRTOS+Trace application.+Added Reliance Edge source code and demo application. Reliance edge is a fail safe transactional file system ideal for applications that require file storage, and especially when high reliability is essential.+Introduce configAPPLICATION_PROVIDES_cOutputBuffer to allow FreeRTOS+CLI users to place the output buffer at a fixed memory address.+Improve the NetworkInterface.c file provided for the Windows port of FreeRTOS+UDP. Changes between V8.2.0 and V8.2.1 released 24th March 2015. RTOS kernel updates:+Added user definable and flexible thread local storage facility.+Added vTimerSetTimerID() API function to complement the pvTimerGetTimerID() function to allow the timer 's ID to be used as timer local storage.+Fixed a potential issue related to the use of queue sets from an ISR.+Some updates to the Xilinx Microblaze GCC port.+Added ARM Cortex-M4F port for Texas Instruments Code Composer Studio.+Added ARM Cortex-M7 r0p1 port layer for IAR, GCC and Keil which contains a minor errata work around. All other ARM Cortex-M7 core revisions should use the ARM Cortex-M4F port.+Exclude the whole of croutine.c if configUSE_CO_ROUTINES is set to 0.+Change some data types from uint32_t to size_t in preparation for 64-bit Windows port.+Update the PIC32 port to remove deprecation warnings output by the latest XC32 compilers. Demo application updates:+Added demo application for TI 's ARM Cortex-M4F based MSP432 microcontroller using IAR, Keil and CCS compilers.+Added demo application for STM32F ARM Cortex-M7 based microcontroller using IAR and Keil.+Added demo application for Atmel SAMV71 ARM Cortex-M7 based microcontroller using IAR and Keil.+Added Microblaze demo that uses the 2014.4 version of the Xilinx SDK and runs on the KC705 evaluation board(Kintex FPGA). Changes between V8.1.2 and V8.2.0 released 16th January 2015 Changes between release candidate 1 and the official release are restricted to maintenance only. Significant RTOS kernel updates:+MAJOR NEW FEATURE! Task notifications. Please see the following URL for details:http:+NEW HEADER FILE REQUIRED! Obsolete definitions have been separated into a new header file called FreeRTOS/Source/include/deprecated_definitions.h. This header file must be present to build. Note some of the obsolete definitions are still used by very old demo application projects. Other RTOS kernel updates:+Made xSemaphoreGiveFromISR() a function rather than a macro that calls xQueueGenericSendFromISR(). This allows for major performance enhancements at the expense of some additional code size if both functions are used in the same application. NOTE:In most uses cases such use of a semaphore can now be replaced with a task notification which is smaller and faster still.+The TCB is now always allocated such that the task 's stack grows away from the TCB(improves debugging of stack overflows as the overflow will not overwrite the task 's name).+GCC, IAR and Keil Cortex-M4F ports now use more inlining(performance enhancements at the cost of a little additional code space).+Queues are now allocated with a single call to pvPortMalloc() which allocates both the queue structure and the queue storage area.+Introduced a new critical section macro for reading the tick count that defines away to nothing in cases where the width of the tick allows the tick count to be read atomically(performance benefits - especially when optimisation is on).+Introduced configAPPLICATION_ALLOCATED_HEAP in heap_4.c to allow the application writer to provide their own heap array - and in so doing control the location of the heap.+Introduced configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES which, when set, will include known values in both list and list item structures. The values are intended to assist debugging. If the values get overwritten then it is likely application code has written over RAM used by the kernel.+configASSERT() s in all Cortex-M ports used to test the lowest 5 bits of the interrupt control register to detect taskENTER_CRITICAL() being called from an interrupt. This has been changed to test all 8 bits.+Introduced uxTaskPriorityGetFromISR().+Microblze V8 port now tests XPAR_MICROBLAZE_0_USE_FPU for inequality to 0 rather than equality to 1, and 2 and 3 are also valid values.+Cortex-A5 GIC-less port no longer passes the address of the interrupting peripheral into the interrupt handler.+Fix an issue in FreeRTOS-MPU where an attempt was made to free the stack belonging to a task when the task was deleted, even when the stack was allocated statically.+Utility(helper) functions that format task statistic information into human readable tables now pad task names with spaces to ensure columns line up correctly even where task name lengths vary greatly.+Update FreeRTOS+Trace recorder library to version 2.7.0. Demo application updates:+Added two new standard demo task sets:IntSemTest and TaskNotify.+Added port and demo application for Atmel SAMA5D4 Cortex-A5 MPU.+Added demo application for Altera Cyclone V Cortex-A9 MPU.+Updated Zynq demo to use version 2014.4 of Xilinx 's SDK and added in demo tasks for new RTOS features.+Updated Atmel SAM4E and SAM4S demos to include a lot of additional test and demo tasks.+Fixed a corner case issue in Atmel SAM4L low power tickless implementation, and added button interrupt handling.+Make the interrupt queue tests more tolerant to heave CPU loads.+Updated MSVC FreeRTOS simulator demo to include the latest standard test and demo tasks.+Updated MingW/Eclipse FreeRTOS simulator demo to match the FreeRTOS MSVC simulator demo.+Updated all demos that use FreeRTOS+Trace to work with the latest trace recorder code. Changes between V8.1.1 and V8.1.2 released September 2nd 2014 Move the defaulting of configUSE_PORT_OPTIMISED_TASK_SELECTION into the individual port layers where necessary so it does not affect ports that do not support the definition. Changes between V8.1.0 and V8.1.1 released August 29th 2014 By popular requests - a minor patch to V8.1.0 to re-instate the ability to give a mutex type semaphore(with priority inheritance) from an interrupt handler. Changes between V8.0.1 and V8.1.0 released August 26th 2014 FreeRTOS scheduler, kernel, demo and test updates:+Improved the priority inheritance algorithms to assist integration with off the shelf middleware that may hold multiple mutexes simultaneously.+Introduce heap_5.c, which is similar to heap_4.c but allows the heap to span multiple non-contiguous memory regions.+Updated all Cortex-A9 ports to help trap a couple of common usage errors - the first being when a task incorrectly attempts to exit its implementing function and the second being when a non interrupt safe API function is called from an interrupt.+Update all Cortex-A9 ports to remove obsolete mode switches prior to restoring a task context.+configUSE_PORT_OPTIMISED_TASK_SELECTION now defaults to 1 instead of 0.+Update all Cortex-M3/4F ports to trap a non interrupt safe API function being called from an interrupt handler.+Simplify the alignment checks in heap_4.c.+Update the MSVC Windows simulator demo to use heap_5.c in place of heap_4.c to ensure end users have an example to refer to.+Updated standard demo test code to test the new priority inheritance algorithms.+Updated the standard demo tasks to make use of stdint and the FreeRTOS specific typedefs that were introduced in FreeRTOS V8.0.0.+Introduce the pdMS_TO_TICKS() macro as a more user friendly and intuitive alternative to pdTICKS_PER_MS - both of which can be used to convert a time specified in milliseconds to a time specified in RTOS ticks.+Fix a bug in the Tasking compiler 's Cortex-M port that resulted in an incorrect value being written to the basepri register. This only effects users of the Tasking compiler.+Update the Zynq demo to use version 2014.2 of the SDK and add in an lwIP example that demonstrates lwIP being used with both its raw and sockets interfaces.+Updated the CCS Cortex-R4 port to enable it to be built with the latest CCS compiler. New ports and demo applications:+Two Renesas RX64M ports(RXv2 core) and demos introduced, one for the GCC compiler and one for the Renesas compiler. Both demos use e2 studio.+Generic IAR Cortex-A5 port(without any reliance on a GIC) introduced. The new port is demonstrated on an Atmel SAMA5D3 XPlained board. FreeRTOS+component updates:+Update CyaSSL to the latest version.+Updated the FreeRTOS+components supplied directly by Real Time Engineers Ltd. to make use of stdint and the FreeRTOS specific typedefs that were introduced in FreeRTOS V8.0.0.+Rework and simplify the FreeRTOS+FAT SL RAM disk driver. Miscellaneous updates and maintenance:+Update the IAR and DS-5/ARM RZ demos to target the official RZ RSK hardware in place of the previously targeted Renesas internal(not publicly available) hardware.+Various other maintenance tasks. Changes between V8.0.0 and V8.0.1 released 2nd May 2014+Minor fixes to the event group functionality that was released in V8.0.0. The 'clear bits from ISR' functionality is now implemented using a deferred interrupt callback instead of a function, and the 'wait bits' and 'task sync' functions now correctly clear internal control bits before returning a value in every possible path through the respective functions.+Ensure the updating of internal control data is protected by a critical section after a task is deleted or suspended.+Minor fixes to FreeRTOS+FAT SL - namely seeking beyond the end of a file when the offset was not a multiple of the sector size.+Ensure Cortex-A9 system registers are only ever accessed as 32-bit values, even when only the lest significant byte of the register is implemented. Other updates:+Updated the XMC4200 IAR project so it links with version 7.x of the IAR tools.+Add RL78L1C demo.+Add pcTimerGetName() API function.+Call _reclaim_reent() when a task is deleted if configUSE_NEWLIB_REENTRANT is defined. Changes between V7.6.0 and V8.0.0 released 19th Feb 2014 http:FreeRTOS V8.x.x is a drop-in compatible replacement for FreeRTOS V7.x.x, although a change to the type used to reference character strings may result in application code generating a few(easily clearable) compiler warnings after the upgrade, and an updated typedef naming convention means use of the old typedef names is now discouraged. See http:information. New features and functionality:+Event groups - see http:+Centralised deferred interrupt processing - see http:Other updates:+Previously, when a task left the Blocked state, a context switch was performed if the priority of the unblocked task was greater than or equal to the priority of the Running task. Now a context switch is only performed if the priority of the unblocked task is greater than the priority of the Running task.+New low power tickless demonstration project that targets the ST STM32L microcontroller - see http:+Add xPortGetMinimumEverFreeHeapSize() to heap_4.c.+Small change to the tickless low power implementation on the SAM4L to ensure the alarm value(compare match value) cannot be set to zero when a tickless period is exited due to an interrupt originating from a source other than the RTOS tick.+Update the GCC/Eclipse Win32 simulator demo to make better use of Eclipse resource filters and match the functionality of the MSVC equivalent.+xTaskIsTaskSuspended() is no longer a public function. Use eTaskGetState() in its place.+Improved trace macros, including tracing of heap usage.+Remove one level of indirection when accepting interrupts on the PIC32MZ.+Add Cortex-A9 GCC port layer.+Add Xilinx Zynq demo application. Changes between V7.5.3 and V7.6.0 released 18th November 2013 V7.6.0 changes some behaviour when the co-operative scheduler is used(when configUSE_PREEMPTION is set to 0). It is important to note that the behaviour of the pre-emptive scheduler is unchanged - the following description only applies when configUSE_PREEMPTION is set to 0:WHEN configUSE_PREEMPTION IS SET TO 0(which is in a small minority of cases) a context switch will now only occur when a task places itself into the Blocked state, or explicitly calls taskYIELD(). This differs from previous versions, where a context switch would also occur when implicitly moving a higher priority task out of the Blocked state. For example, previously, WHEN PREEMPTION WAS TURNED OFF, if task A unblocks task B by writing to a queue, then the scheduler would switch to the higher priority task. Now, WHEN PREEMPTION IS TURNED OFF, if task A unblocks task B by writing to a queue, task B will not start running until task A enters the Blocked state or task A calls taskYIELD(). [If configUSE_PREEMPTION is not set to 0, so the normal pre-emptive scheduler is being used, then task B will start running immediately that it is moved out of the Blocked state]. Other changes:+Added a port layer and a demo project for the new PIC32MZ architecture.+Update the PIC32MX port layer to re-introduce some ehb instructions that were previously removed, add the ability to catch interrupt stack overflows(previously only task stack overflows were trapped), and also add the ability to catch an application task incorrectly attempting to return from its implementing function.+Make dramatic improvements to the performance of the Win32 simulator port layer.+Ensure tasks that are blocked indefinitely report their state as Blocked instead of Suspended.+Slight improvement to the Cortex-M4F port layers where previously one register was inadvertently being saved twice.+Introduce the xSemaphoreCreateBinary() API function to ensure consistency in the semantics of how each semaphore type is created. It is no longer recommended to use vSemaphoreCreateBinary()(the version prefixed with a 'v'), although it will remain in the code for backward compatibility.+Update the Cortex-M0 port layers to allow the scheduler to be started without using the SVC handler.+Added a build configuration to the PIC32MX MPLAB X demo project that targets the PIC32 USB II starter kit. Previously all the build configurations required the Explorer 16 hardware.+Some of the standard demo tasks have been updated to ensure they execute correctly with the updated co-operative scheduling behaviour.+Added comprehensive demo for the Atmel SAM4E, including use of FreeRTOS+UDP, FreeRTOS+FAT SL and FreeRTOS+CLI. FreeRTOS+Changes:+Minor maintenance on FreeRTOS+UDP. Changes between V7.5.2 and V7.5.3 released October 14 2013 Kernel changes:+Prior to V7.5.x yields requested from the tick hook would occur in the same tick interrupt - revert to that original behaviour.+New API function uxQueueSpacesAvailable().+Introduced the prvTaskExitError() function to Cortex-M0, Cortex-M3/4 and Cortex-M4F ports. prvTaskExitError() is used to trap tasks that attempt to return from their implementing functions(tasks should call vTaskDelete(NULL)</td></tr>
<tr class="separator:a4e284dd56b990fd3401d2f7dbb422185"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1801762f0eeae98a946c886d6e3f6776"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a1801762f0eeae98a946c886d6e3f6776">vTimerSetReloadMode</a> ()</td></tr>
<tr class="separator:a1801762f0eeae98a946c886d6e3f6776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5bc7e14c2141ca0614b78b840276a1"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a4a5bc7e14c2141ca0614b78b840276a1">xTaskGetIdleRunTimeCounter</a> ()</td></tr>
<tr class="separator:a4a5bc7e14c2141ca0614b78b840276a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab65499fb69e44afc0fc09634b7f522"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add and&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#aaab65499fb69e44afc0fc09634b7f522">xTaskGetApplicationTaskTagFromISR</a> () API functions.+Updated third party Xtensa <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> it is MIT licensed.+Added configINCLUDE_PLATFORM_H_INSTEAD_OF_IODEFINE_H to the Renesas compiler RX600v2 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> to enable switching between platform.h and iodefine.h includes within that <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> 's <a class="el" href="readme_8txt.html#a3565228a924e4955bd0ad9d3804bab4a">port.c</a> file.+Removed the 'FromISR' functions <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the MPU ports as ISRs run privileged anyway.+Added <a class="el" href="freertos__kernel_2include_2task_8h.html#a7fd88fa038a89eb539bd41ce64a93744">uxTaskGetStackHighWaterMark2</a>() function to enable the return type to be changed without breaking backward compatibility. <a class="el" href="freertos__kernel_2include_2task_8h.html#a799967af01d328132cde814e47733437">uxTaskGetStackHighWaterMark</a>() returns a <a class="el" href="portmacro_8h.html#a022f761f9698b55b7d6dbf4dc6fa7284">UBaseType_t</a> as always</td></tr>
<tr class="separator:aaab65499fb69e44afc0fc09634b7f522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6026e8b5357c9535519e11d59ce1bb89"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add and&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a6026e8b5357c9535519e11d59ce1bb89">uxTaskGetStackHighWaterMark2</a> () returns <a class="el" href="FreeRTOS_8h.html#ae4e85bffd36d76cf2796092f0ccd784a">configSTACK_DEPTH_TYPE</a> to allow the user to determine the return type.+Fixed issues in memory protected ports related to different combinations of static memory only and dynamic memory only builds. As a result the definition of <a class="el" href="FreeRTOS_8h.html#a8a6c91b47e762e6302765caf6533d9e9">tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE</a> became more complex and was moved to FreeRTOS.h with a table explaining its definition.+Added a 'get task tag <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> ISR' function.+Change the method used to determine <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> a timer is active or not <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> just seeing <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> it is referenced <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the active timer <a class="el" href="History_8txt.html#ac848c0a5de170e89c7727b11536c319a">list</a> to storing its active <a class="el" href="maestro_8h.html#a89f234133d3efe315836311cbf21c64b">state</a> explicitly. The change prevents the timer reporting that it is inactive while it is being moved <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> one <a class="el" href="History_8txt.html#ac848c0a5de170e89c7727b11536c319a">list</a> to another.+The pcName parameter passed into the task create functions can be NULL</td></tr>
<tr class="separator:a6026e8b5357c9535519e11d59ce1bb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a14cea9c5fb8ec1f9b732417965cdf881"><td class="memItemLeft" align="right" valign="top">Documentation and download available at&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a14cea9c5fb8ec1f9b732417965cdf881">http</a></td></tr>
<tr class="separator:a14cea9c5fb8ec1f9b732417965cdf881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532ba25be5597c900292140e902654f8"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a532ba25be5597c900292140e902654f8">May</a></td></tr>
<tr class="separator:a532ba25be5597c900292140e902654f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d403a4874661a75669375bb71ce7b7b"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a></td></tr>
<tr class="separator:a1d403a4874661a75669375bb71ce7b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac848c0a5de170e89c7727b11536c319a"><td class="memItemLeft" align="right" valign="top">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#ac848c0a5de170e89c7727b11536c319a">list</a></td></tr>
<tr class="separator:ac848c0a5de170e89c7727b11536c319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d24cf189204f743b50be81234690c31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> and robustness of the default Cortex M tickless idle <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a0d24cf189204f743b50be81234690c31">changes</a></td></tr>
<tr class="separator:a0d24cf189204f743b50be81234690c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869bb9fd7d6f2c024b36e5c22572caec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved behaviour and robustness of the default Cortex M tickless idle behaviour Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS improvements to the DHCP&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a></td></tr>
<tr class="separator:a869bb9fd7d6f2c024b36e5c22572caec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c409f7825db4ecd8ac6d2b50c001d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> and robustness of the default Cortex M tickless idle <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS improvements to the DHCP and a correction to the test that prevents the network event hook being called on the first network down event The FreeRTOS UDP change history is maintained separately Correct the <a class="el" href="group__VEGA__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> setting in the LPC18xx h header <a class="el" href="license_8txt.html#ab8e5ca59d3c7485ad3282b14c0c9f307">files</a> provided in the NXP CMSIS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="History_8txt.html#a77c409f7825db4ecd8ac6d2b50c001d2">library</a></td></tr>
<tr class="separator:a77c409f7825db4ecd8ac6d2b50c001d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a4e284dd56b990fd3401d2f7dbb422185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e284dd56b990fd3401d2f7dbb422185">&#9670;&nbsp;</a></span>configMAX_API_CALL_INTERRUPT_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="History_8txt.html#a4e284dd56b990fd3401d2f7dbb422185">configMAX_API_CALL_INTERRUPT_PRIORITY</a> =  = portMAX_PRIORITY. + For consistency <a class="el" href="FreeRTOS_8h.html#af91a84ee7fcd1c03bba33c0c86c9a493">vTaskGetTaskInfo</a>() now has the alias <a class="el" href="freertos__kernel_2include_2task_8h.html#ac08c26d037d0dc685740eec9b2028715">vTaskGetInfo</a>(), xTaskGetTaskHandle() now has the alias <a class="el" href="freertos__kernel_2include_2task_8h.html#a45b3b1cd0227269609499beeeb8c5c26">xTaskGetHandle</a>() and <a class="el" href="FreeRTOS_8h.html#a8363e9859059888726caa268e1816e54">pcQueueGetQueueName</a>() now has an alias <a class="el" href="FreeRTOS_8h.html#ae9c520a136753cfb579e5caac11077a6">pcQueueGetName</a>(). + Fix various errors in comments and compiler warnings. Demo application updates: + Update Atmel Studio <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> Atmel Studio 7. + Update Xilinx SDK <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> the 2016.1 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of the SDK. + Remove dependency on legacy IO libraries <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the PIC32 demos. + Move the Xilinx UltraScale Cortex-R5 demo into the <a class="el" href="helloworld_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a> distribution. + Update the MSP432 libraries to the latest version. + Add Microchip CEC1302 (ARM Cortex-M4F) <a class="el" href="directories_8txt.html#a239f5ab428c377ff2a007c7f0b9bd35f">demos</a> for GCC, Keil and MikroC compilers. + Move the Atmel SAMA5D2 demo into the <a class="el" href="helloworld_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a> distribution. Changes between FreeRTOS V9.0.0rc1 and FreeRTOS V9.0.0rc2 (release candidate 2) released March 30 2016: NOTE - See http: + The functions that create RTOS objects using static memory allocation have been simplified and will not revert to using dynamic allocation <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> a buffer is passed into a function as NULL. + Introduced the <a class="el" href="FreeRTOS_8h.html#afa3f8d6510699d972c9af08fa41f66dc">configSUPPORT_DYNAMIC_ALLOCATION</a> configuration constant to allow a FreeRTOS application to be built without a heap even being being defined. The Win32 <a class="el" href="portable_2readme_8txt.html#a8aec3cb956e0407f4ea85910e41eb6fc">example</a> located in the /FreeRTOS/demo/WIN32-MSVC-Static-Allocation-Only directory is provided as a reference for <a class="el" href="license_8txt.html#ac53b218ece5c58377e19318e8c5bb8ad">projects</a> that do not include a FreeRTOS heap. + Minor run-time optimisations. + Two new low power tickless implementations that <a class="el" href="gap__debug_8h.html#ac2937975e87290527742ef46e9c8d4c7">target</a> Silicon Labs EFM32 microcontrollers. + Addition of the <a class="el" href="timers_8h.html#a2735e79e155b2ca2a3809958ebb7431e">xTimerGetPeriod</a>() and xTimerGetExpireTime() API functions. Changes between FreeRTOS V8.2.3 and FreeRTOS V9.0.0rc1 (release candidate 1) released February 19 2016: RTOS Kernel Updates: + Major new feature - <a class="el" href="FreeRTOS__util_8h.html#a4fe625e70224cc47214b3a4164c24332">tasks</a>, semaphores, queues, timers and event groups can now be created using statically allocated memory, <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> without any calls to <a class="el" href="heap__5_8c.html#a0379669d07d76cc81e3028123113b271">pvPortMalloc</a>(). + Major new features - Added the <a class="el" href="freertos__kernel_2include_2task_8h.html#afefe333df0492c8411c0094badd25185">xTaskAbortDelay</a>() API function which allows one task to force another task to immediately leave the Blocked <a class="el" href="maestro_8h.html#a89f234133d3efe315836311cbf21c64b">state</a>, even <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> the event the blocked task is waiting for has not occurred, or the blocked task's timeout has not expired. + Updates necessary to allow FreeRTOS to run on 64-bit architectures. + Added vApplicationDaemonTaskStartupHook() which executes when the RTOS daemon task (which used to be called the timer service task) starts running. This is useful <a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> the application includes initialisation code that would benefit <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> executing after the scheduler has been started. + Added the xTaskGetTaskHandle() API function, which obtains a task handle <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the task's name. xTaskGetTaskHandle() uses multiple string compare operations, <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> it is recommended that it is called only once per task. The handle returned by xTaskGetTaskHandle() can then be stored locally for later re-use. + Added the <a class="el" href="FreeRTOS_8h.html#a8363e9859059888726caa268e1816e54">pcQueueGetQueueName</a>() API function, which obtains the name of a queue <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> the queue's handle. + Tickless idling (for low power applications) can now also be used when <a class="el" href="FreeRTOSConfig_8h.html#adde83486022745409c40605922b0bdd6">configUSE_PREEMPTION</a> is 0. + If one task deletes another task, then the stack and TCB of the deleted task is now freed immediately. If a task deletes itself, then the stack and TCB of the deleted task are freed by the Idle task as before. + If a task notification is used to unblock a task <a class="el" href="History_8txt.html#a1d403a4874661a75669375bb71ce7b7b">from</a> an ISR, but the xHigherPriorityTaskWoken parameter is not used, then pend a context switch that will then occur during the next tick interrupt. + <a class="el" href="readme_8txt.html#a3565228a924e4955bd0ad9d3804bab4a">Heap_1.c</a> and <a class="el" href="readme_8txt.html#a3565228a924e4955bd0ad9d3804bab4a">Heap_2.c</a> now <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> the <a class="el" href="FreeRTOS_8h.html#ae1a85802d42764830d47abe43a3d9a5e">configAPPLICATION_ALLOCATED_HEAP</a> settings, which previously was only used by heap_4.c. <a class="el" href="FreeRTOS_8h.html#ae1a85802d42764830d47abe43a3d9a5e">configAPPLICATION_ALLOCATED_HEAP</a> allows the application writer to declare the array that will be used as the FreeRTOS heap, and in-<a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a>-doing, place the heap at a specific memory location. + <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structures are used to obtain details of a task. <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> now includes the bae address of the task's stack. + Added the <a class="el" href="FreeRTOS_8h.html#af91a84ee7fcd1c03bba33c0c86c9a493">vTaskGetTaskInfo</a>() API function, which returns a <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structure that contains information about a single task. Previously this information could only be obtained for all the <a class="el" href="FreeRTOS__util_8h.html#a4fe625e70224cc47214b3a4164c24332">tasks</a> at once, as an array of <a class="el" href="structTaskStatus__t.html">TaskStatus_t</a> structures. + Added the <a class="el" href="semphr_8h.html#aa26a3d7cf9b5595a652daeb7f81229f3">uxSemaphoreGetCount</a>() API function. + Replicate previous Cortex-M4F and Cortex-M7 optimisations in some Cortex-M3 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> layers. Demo Application Updates: Further demo applications will be added prior to the final FreeRTOS V9 release. + Updated SAM4L Atmel Studio project to <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> Atmel Studio 7. + Added ARM Cortex-A53 64-bit port. + Added a <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> and demo for the ARM Cortex-A53 64-bit cores on the Xilinx Ultrascale MPSoC. + Added Cortex-M7 SAME70 GCC demo. + Added EFM32 Giant and Wonder Gecko demos. Changes between V8.2.2 and V8.2.3 released October 16, 2015 RTOS kernel updates: + Fix bug identified in a modification made in V8.2.2 to the software timer code that allows tickless low power applications to sleep indefinitely when software timers are used. + Simplify and improve efficiency of stack overflow checking. + Add <a class="el" href="freertos__kernel_2include_2task_8h.html#a4cb6c908a9d2d733e9d519d7dc27bb34">xTaskNotifyStateClear</a>() API function. + New IAR and GCC Cortex-R ports for microprocessors that do not <a class="el" href="license_8txt.html#a41653b41fca0b611966c02be19fe173e">use</a> an ARM generic interrupt controller (GIC). + New PIC32MEC14xx port. + Add support for PIC32MZ EF parts (with floating point) into the PIC32MZ port. + Zynq7000 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> layer now declares the functions that <a class="el" href="GAP9_2periph_2i2c__periph_8h.html#a089850db9ddd82d8021a05c779def92b">setup</a> and clear the tick interrupt as weak symbols <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> they can be overridden by the application, and uses a global XScuGic object <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> the same object can be used by the application code. + Introduced <a class="el" href="FreeRTOS_8h.html#aec0ba4af7bdd0e0acba26902a496de6c">configUSE_TASK_FPU_SUPPORT</a>, although the PIC32MZ EF <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> is currently the only <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> that uses it. + Updates to RL78 and 78K0 IAR port layers to improve support for combinations of memory models. + Minor updates to heap_5.c to remove compiler warnings generated by some compilers. + License simplifications. See /FreeRTOS/License/license.txt in the official distribution. FreeRTOS+ updates: + Update directory names to use WolfSSL instead of CyaSSL, inline with WolfSSL's re-branding. + Update to latest WolfSSL code. + Update to latest FreeRTOS+Trace recorder code. + Add in the FreeRTOS+Trace recorder library required for streaming trace. Demo application changes: + Add demo applications for Renesas RZ/T (Cortex-R), PIC32MZ EF (PIC32 with floating point hardware), PIC32MEC14xx, RX71M, RX113 and RX231. + General tidy up of spelling and compiler warnings. Changes between V8.2.1 and V8.2.2 released August 12, 2015 RTOS kernel updates: + Added Intel IA32/x86 32-bit port. + General maintenance. + PRIVILEGED_FUNCTION and PRIVILEGED_DATA macros, which are used in memory protected systems, have been added to the newer event group and software timer functions. + Add the errno definitions used by FreeRTOS+ components into projdefs.h. + Remove the restriction that prevented tick-less idle implementations waiting indefinitely when software timers were used in the same application. + Introduce xTaskNotifyAndQueryFromISR() as the interrupt safe version of xTaskNotifyAndQuery(). + Add additional NOPs to the MSP430X port layers to ensure strict compliance with the hardware documentation. + Microblaze port: Added option for port optimised task selection. + Microblaze port: Previously tasks inherited the exception enable state at the time the task was created. Now all tasks are created with exceptions enabled if the Microblaze design supports exceptions. + Windows port: Add additional safe guards to ensure the correct start up sequence and thread switching timing. + Windows port: Improve the implementation of the port optimised task selection assembly code. + Update heap_4 and heap_5 to allow use on 64-bit processors. + Simplify the code that creates a queue. + General improved tick-less idle behaviour. + Ensure none of the variables in the common kernel files are initialised to anything other than zero. + Correct calculation of xHeapStructSize in heap_4 and heap_5. Demo application updates: + Added demo project for the new IA32/x86 port that targets the Galileo hardware. + Added MSP430FR5969 demos (previously provided as a separate download). + Added FreeRTOS BSP repository for automatic creation of FreeRTOS applications in the Xilinx SDK. + Added Atmel Studio / GCC project for the SAMV71 (ARM Cortex-M7) + Update Xilinx SDK projects to use version 2015.2 of the SDK. + Remove Microblaze demos that were using obsolete tools. + Add MSP43FR5969 IAR and CCS demos. FreeRTOS+ Updates: + Updated FreeRTOS+Trace recorder library, which requires an update to the FreeRTOS+Trace application. + Added Reliance Edge source code and demo application. Reliance edge is a fail safe transactional file system ideal for applications that require file storage, and especially when high reliability is essential. + Introduce configAPPLICATION_PROVIDES_cOutputBuffer to allow FreeRTOS+CLI users to place the output buffer at a fixed memory address. + Improve the NetworkInterface.c file provided for the Windows port of FreeRTOS+UDP. Changes between V8.2.0 and V8.2.1 released 24th March 2015. RTOS kernel updates: + Added user definable and flexible thread local storage facility. + Added vTimerSetTimerID() API function to complement the pvTimerGetTimerID() function to allow the timer's ID to be used as timer local storage. + Fixed a potential issue related to the use of queue sets from an ISR. + Some updates to the Xilinx Microblaze GCC port. + Added ARM Cortex-M4F port for Texas Instruments Code Composer Studio. + Added ARM Cortex-M7 r0p1 port layer for IAR, GCC and Keil which contains a minor errata work around. All other ARM Cortex-M7 core revisions should use the ARM Cortex-M4F port. + Exclude the whole of croutine.c if configUSE_CO_ROUTINES is set to 0. + Change some data types from uint32_t to size_t in preparation for 64-bit Windows port. + Update the PIC32 port to remove deprecation warnings output by the latest XC32 compilers. Demo application updates: + Added demo application for TI's ARM Cortex-M4F based MSP432 microcontroller using IAR, Keil and CCS compilers. + Added demo application for STM32F ARM Cortex-M7 based microcontroller using IAR and Keil. + Added demo application for Atmel SAMV71 ARM Cortex-M7 based microcontroller using IAR and Keil. + Added Microblaze demo that uses the 2014.4 version of the Xilinx SDK and runs on the KC705 evaluation board (Kintex FPGA). Changes between V8.1.2 and V8.2.0 released 16th January 2015 Changes between release candidate 1 and the official release are restricted to maintenance only. Significant RTOS kernel updates: + MAJOR NEW FEATURE! Task notifications. Please see the following URL for details: http: + NEW HEADER FILE REQUIRED! Obsolete definitions have been separated into a new header file called FreeRTOS/Source/include/deprecated_definitions.h. This header file must be present to build. Note some of the obsolete definitions are still used by very old demo application projects. Other RTOS kernel updates: + Made xSemaphoreGiveFromISR() a function rather than a macro that calls xQueueGenericSendFromISR(). This allows for major performance enhancements at the expense of some additional code size if both functions are used in the same application. NOTE: In most uses cases such use of a semaphore can now be replaced with a task notification which is smaller and faster still. + The TCB is now always allocated such that the task's stack grows away from the TCB (improves debugging of stack overflows as the overflow will not overwrite the task's name). + GCC, IAR and Keil Cortex-M4F ports now use more inlining (performance enhancements at the cost of a little additional code space). + Queues are now allocated with a single call to pvPortMalloc() which allocates both the queue structure and the queue storage area. + Introduced a new critical section macro for reading the tick count that defines away to nothing in cases where the width of the tick allows the tick count to be read atomically (performance benefits - especially when optimisation is on). + Introduced configAPPLICATION_ALLOCATED_HEAP in heap_4.c to allow the application writer to provide their own heap array - and in so doing control the location of the heap. + Introduced configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES which, when set, will include known values in both list and list item structures. The values are intended to assist debugging. If the values get overwritten then it is likely application code has written over RAM used by the kernel. + configASSERT()s in all Cortex-M ports used to test the lowest 5 bits of the interrupt control register to detect taskENTER_CRITICAL() being called from an interrupt. This has been changed to test all 8 bits. + Introduced uxTaskPriorityGetFromISR(). + Microblze V8 port now tests XPAR_MICROBLAZE_0_USE_FPU for inequality to 0 rather than equality to 1, and 2 and 3 are also valid values. + Cortex-A5 GIC-less port no longer passes the address of the interrupting peripheral into the interrupt handler. + Fix an issue in FreeRTOS-MPU where an attempt was made to free the stack belonging to a task when the task was deleted, even when the stack was allocated statically. + Utility (helper) functions that format task statistic information into human readable tables now pad task names with spaces to ensure columns line up correctly even where task name lengths vary greatly. + Update FreeRTOS+Trace recorder library to version 2.7.0. Demo application updates: + Added two new standard demo task sets: IntSemTest and TaskNotify. + Added port and demo application for Atmel SAMA5D4 Cortex-A5 MPU. + Added demo application for Altera Cyclone V Cortex-A9 MPU. + Updated Zynq demo to use version 2014.4 of Xilinx's SDK and added in demo tasks for new RTOS features. + Updated Atmel SAM4E and SAM4S demos to include a lot of additional test and demo tasks. + Fixed a corner case issue in Atmel SAM4L low power tickless implementation, and added button interrupt handling. + Make the interrupt queue tests more tolerant to heave CPU loads. + Updated MSVC FreeRTOS simulator demo to include the latest standard test and demo tasks. + Updated MingW/Eclipse FreeRTOS simulator demo to match the FreeRTOS MSVC simulator demo. + Updated all demos that use FreeRTOS+Trace to work with the latest trace recorder code. Changes between V8.1.1 and V8.1.2 released September 2nd 2014 Move the defaulting of configUSE_PORT_OPTIMISED_TASK_SELECTION into the individual port layers where necessary so it does not affect ports that do not support the definition. Changes between V8.1.0 and V8.1.1 released August 29th 2014 By popular requests - a minor patch to V8.1.0 to re-instate the ability to give a mutex type semaphore (with priority inheritance) from an interrupt handler. Changes between V8.0.1 and V8.1.0 released August 26th 2014 FreeRTOS scheduler, kernel, demo and test updates: + Improved the priority inheritance algorithms to assist integration with off the shelf middleware that may hold multiple mutexes simultaneously. + Introduce heap_5.c, which is similar to heap_4.c but allows the heap to span multiple non-contiguous memory regions. + Updated all Cortex-A9 ports to help trap a couple of common usage errors - the first being when a task incorrectly attempts to exit its implementing function and the second being when a non interrupt safe API function is called from an interrupt. + Update all Cortex-A9 ports to remove obsolete mode switches prior to restoring a task context. + configUSE_PORT_OPTIMISED_TASK_SELECTION now defaults to 1 instead of 0. + Update all Cortex-M3/4F ports to trap a non interrupt safe API function being called from an interrupt handler. + Simplify the alignment checks in heap_4.c. + Update the MSVC Windows simulator demo to use heap_5.c in place of heap_4.c to ensure end users have an example to refer to. + Updated standard demo test code to test the new priority inheritance algorithms. + Updated the standard demo tasks to make use of stdint and the FreeRTOS specific typedefs that were introduced in FreeRTOS V8.0.0. + Introduce the pdMS_TO_TICKS() macro as a more user friendly and intuitive alternative to pdTICKS_PER_MS - both of which can be used to convert a time specified in milliseconds to a time specified in RTOS ticks. + Fix a bug in the Tasking compiler's Cortex-M port that resulted in an incorrect value being written to the basepri register. This only effects users of the Tasking compiler. + Update the Zynq demo to use version 2014.2 of the SDK and add in an lwIP example that demonstrates lwIP being used with both its raw and sockets interfaces. + Updated the CCS Cortex-R4 port to enable it to be built with the latest CCS compiler. New ports and demo applications: + Two Renesas RX64M ports (RXv2 core) and demos introduced, one for the GCC compiler and one for the Renesas compiler. Both demos use e2 studio. + Generic IAR Cortex-A5 port (without any reliance on a GIC) introduced. The new port is demonstrated on an Atmel SAMA5D3 XPlained board. FreeRTOS+ component updates: + Update CyaSSL to the latest version. + Updated the FreeRTOS+ components supplied directly by Real Time Engineers Ltd. to make use of stdint and the FreeRTOS specific typedefs that were introduced in FreeRTOS V8.0.0. + Rework and simplify the FreeRTOS+FAT SL RAM disk driver. Miscellaneous updates and maintenance: + Update the IAR and DS-5/ARM RZ demos to target the official RZ RSK hardware in place of the previously targeted Renesas internal (not publicly available) hardware. + Various other maintenance tasks. Changes between V8.0.0 and V8.0.1 released 2nd May 2014 + Minor fixes to the event group functionality that was released in V8.0.0. The 'clear bits from ISR' functionality is now implemented using a deferred interrupt callback instead of a function, and the 'wait bits' and 'task sync' functions now correctly clear internal control bits before returning a value in every possible path through the respective functions. + Ensure the updating of internal control data is protected by a critical section after a task is deleted or suspended. + Minor fixes to FreeRTOS+FAT SL - namely seeking beyond the end of a file when the offset was not a multiple of the sector size. + Ensure Cortex-A9 system registers are only ever accessed as 32-bit values, even when only the lest significant byte of the register is implemented. Other updates: + Updated the XMC4200 IAR project so it links with version 7.x of the IAR tools. + Add RL78L1C demo. + Add pcTimerGetName() API function. + Call _reclaim_reent() when a task is deleted if configUSE_NEWLIB_REENTRANT is defined. Changes between V7.6.0 and V8.0.0 released 19th Feb 2014 http: FreeRTOS V8.x.x is a drop-in compatible replacement for FreeRTOS V7.x.x, although a change to the type used to reference character strings may result in application code generating a few (easily clearable) compiler warnings after the upgrade, and an updated typedef naming convention means use of the old typedef names is now discouraged. See http: information. New features and functionality: + Event groups - see http: + Centralised deferred interrupt processing - see http: Other updates: + Previously, when a task left the Blocked state, a context switch was performed if the priority of the unblocked task was greater than or equal to the priority of the Running task. Now a context switch is only performed if the priority of the unblocked task is greater than the priority of the Running task. + New low power tickless demonstration project that targets the ST STM32L microcontroller - see http: + Add xPortGetMinimumEverFreeHeapSize() to heap_4.c. + Small change to the tickless low power implementation on the SAM4L to ensure the alarm value (compare match value) cannot be set to zero when a tickless period is exited due to an interrupt originating from a source other than the RTOS tick. + Update the GCC/Eclipse Win32 simulator demo to make better use of Eclipse resource filters and match the functionality of the MSVC equivalent. + xTaskIsTaskSuspended() is no longer a public function. Use eTaskGetState() in its place. + Improved trace macros, including tracing of heap usage. + Remove one level of indirection when accepting interrupts on the PIC32MZ. + Add Cortex-A9 GCC port layer. + Add Xilinx Zynq demo application. Changes between V7.5.3 and V7.6.0 released 18th November 2013 V7.6.0 changes some behaviour when the co-operative scheduler is used (when configUSE_PREEMPTION is set to 0). It is important to note that the behaviour of the pre-emptive scheduler is unchanged - the following description only applies when configUSE_PREEMPTION is set to 0: WHEN configUSE_PREEMPTION IS SET TO 0 (which is in a small minority of cases) a context switch will now only occur when a task places itself into the Blocked state, or explicitly calls taskYIELD(). This differs from previous versions, where a context switch would also occur when implicitly moving a higher priority task out of the Blocked state. For example, previously, WHEN PREEMPTION WAS TURNED OFF, if task A unblocks task B by writing to a queue, then the scheduler would switch to the higher priority task. Now, WHEN PREEMPTION IS TURNED OFF, if task A unblocks task B by writing to a queue, task B will not start running until task A enters the Blocked state or task A calls taskYIELD(). [If configUSE_PREEMPTION is not set to 0, so the normal pre-emptive scheduler is being used, then task B will start running immediately that it is moved out of the Blocked state]. Other changes: + Added a port layer and a demo project for the new PIC32MZ architecture. + Update the PIC32MX port layer to re-introduce some ehb instructions that were previously removed, add the ability to catch interrupt stack overflows (previously only task stack overflows were trapped), and also add the ability to catch an application task incorrectly attempting to return from its implementing function. + Make dramatic improvements to the performance of the Win32 simulator port layer. + Ensure tasks that are blocked indefinitely report their state as Blocked instead of Suspended. + Slight improvement to the Cortex-M4F port layers where previously one register was inadvertently being saved twice. + Introduce the xSemaphoreCreateBinary() API function to ensure consistency in the semantics of how each semaphore type is created. It is no longer recommended to use vSemaphoreCreateBinary() (the version prefixed with a 'v'), although it will remain in the code for backward compatibility. + Update the Cortex-M0 port layers to allow the scheduler to be started without using the SVC handler. + Added a build configuration to the PIC32MX MPLAB X demo project that targets the PIC32 USB II starter kit. Previously all the build configurations required the Explorer 16 hardware. + Some of the standard demo tasks have been updated to ensure they execute correctly with the updated co-operative scheduling behaviour. + Added comprehensive demo for the Atmel SAM4E, including use of FreeRTOS+UDP, FreeRTOS+FAT SL and FreeRTOS+CLI. FreeRTOS+ Changes: + Minor maintenance on FreeRTOS+UDP. Changes between V7.5.2 and V7.5.3 released October 14 2013 Kernel changes: + Prior to V7.5.x yields requested from the tick hook would occur in the same tick interrupt - revert to that original behaviour. + New API function uxQueueSpacesAvailable(). + Introduced the prvTaskExitError() function to Cortex-M0, Cortex-M3/4 and Cortex-M4F ports. prvTaskExitError() is used to trap tasks that attempt to return from their implementing functions (tasks should call vTaskDelete( NULL )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a6026e8b5357c9535519e11d59ce1bb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6026e8b5357c9535519e11d59ce1bb89">&#9670;&nbsp;</a></span>uxTaskGetStackHighWaterMark2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add and uxTaskGetStackHighWaterMark2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="mpu__wrappers_8c.html#af81f7a06d1f6ea035e2d01b94e4a3467">MPU_xTaskCatchUpTicks()</a>, and <a class="el" href="tasks_8c.html#a903096c962a2bc907f4b902a7d42302a">prvCheckTasksWaitingTermination()</a>.</p>

</div>
</div>
<a id="a1801762f0eeae98a946c886d6e3f6776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1801762f0eeae98a946c886d6e3f6776">&#9670;&nbsp;</a></span>vTimerSetReloadMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add vTimerSetReloadMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="mpu__wrappers_8c.html#ac378aaf28d5631ab7dcb8c75840f9544">MPU_vQueueDelete()</a>.</p>

</div>
</div>
<a id="aaab65499fb69e44afc0fc09634b7f522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab65499fb69e44afc0fc09634b7f522">&#9670;&nbsp;</a></span>xTaskGetApplicationTaskTagFromISR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add and xTaskGetApplicationTaskTagFromISR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="tasks_8c.html#a54f31e9aef0eb7b87e48c7d68ecc84c1">xTaskIncrementTick()</a>.</p>

</div>
</div>
<a id="a4a5bc7e14c2141ca0614b78b840276a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5bc7e14c2141ca0614b78b840276a1">&#9670;&nbsp;</a></span>xTaskGetIdleRunTimeCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a <a class="el" href="license_8txt.html#aea5927374879f24cb9e45500887edd39">so</a> now the timer s active <a class="el" href="sdio__periph_8h.html#a9d5ec73a70e8d3f1e4e13411f24f4135">status</a> is stored separately Add xTaskGetIdleRunTimeCounter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a869bb9fd7d6f2c024b36e5c22572caec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869bb9fd7d6f2c024b36e5c22572caec">&#9670;&nbsp;</a></span>behaviour</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved behaviour and robustness of the default Cortex M tickless idle behaviour Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS improvements to the DHCP behaviour</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d24cf189204f743b50be81234690c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d24cf189204f743b50be81234690c31">&#9670;&nbsp;</a></span>changes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> and robustness of the default Cortex M tickless idle <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS changes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d403a4874661a75669375bb71ce7b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d403a4874661a75669375bb71ce7b7b">&#9670;&nbsp;</a></span>from</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed from</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14cea9c5fb8ec1f9b732417965cdf881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14cea9c5fb8ec1f9b732417965cdf881">&#9670;&nbsp;</a></span>http</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at http</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77c409f7825db4ecd8ac6d2b50c001d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c409f7825db4ecd8ac6d2b50c001d2">&#9670;&nbsp;</a></span>library</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="maestro_8h.html#afd3147d9c9b4c531b7d78e6d29e1678a">if</a> they want to <a class="el" href="stdlib_8c.html#a141d5a988a36413e91330dc9b4bfd905">exit</a> The Cortex M0 <a class="el" href="gap__debug_8h.html#acd99bb05ca015e7d74448acb1deba7ca">version</a> of <a class="el" href="portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a> and <a class="el" href="portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a> are now fully nestable Improved <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> and robustness of the default Cortex M tickless idle <a class="el" href="History_8txt.html#a869bb9fd7d6f2c024b36e5c22572caec">behaviour</a> Add workaround for silicon errata PMU_CM001 in Infineon XMC4000 devices to all Cortex M4F ports Add Cortex M0 <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> for Keil Updated Cortus <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> Ensure _impure_ptr is initialised before the scheduler is started Previously it was not set until the first context switch FreeRTOS improvements to the DHCP and a correction to the test that prevents the network event hook being called on the first network down event The FreeRTOS UDP change history is maintained separately Correct the <a class="el" href="group__VEGA__Core__Configuration.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> setting in the LPC18xx h header <a class="el" href="license_8txt.html#ab8e5ca59d3c7485ad3282b14c0c9f307">files</a> provided in the NXP CMSIS library</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac848c0a5de170e89c7727b11536c319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac848c0a5de170e89c7727b11536c319a">&#9670;&nbsp;</a></span>list</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released when a timer is updated it is temporarily removed then re added to a list</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532ba25be5597c900292140e902654f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532ba25be5597c900292140e902654f8">&#9670;&nbsp;</a></span>May</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Documentation and download available at and therefore also rename the variable xPendingTicks Correct alignment of stack top in RISC V <a class="el" href="readme_8txt.html#ad59eab65e3184b472271cfd9dda30741">port</a> when configISR_STACK_SIZE_WORDS is defined to a non zero value Changes between FreeRTOS V10 and FreeRTOS V10 released May</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="History_8txt.html">History.txt</a></li>
    <li class="footer">Generated on Fri Jan 24 2020 12:47:53 for  by GreenWaves Technologies
	<!--
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 
	-->
	</li>
  </ul>
</div>
</body>
</html>
