DECL|Commutation_Delay|member|uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
DECL|Enable|member|uint32_t Enable; /*!< Specifies whether or not the break input source is enabled.
DECL|IC1Filter|member|uint32_t IC1Filter; /*!< Specifies the input capture filter.
DECL|IC1Polarity|member|uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal.
DECL|IC1Prescaler|member|uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler.
DECL|IS_TIM_BREAKINPUTSOURCE_POLARITY|macro|IS_TIM_BREAKINPUTSOURCE_POLARITY
DECL|IS_TIM_BREAKINPUTSOURCE_STATE|macro|IS_TIM_BREAKINPUTSOURCE_STATE
DECL|IS_TIM_BREAKINPUTSOURCE|macro|IS_TIM_BREAKINPUTSOURCE
DECL|IS_TIM_BREAKINPUTSOURCE|macro|IS_TIM_BREAKINPUTSOURCE
DECL|IS_TIM_BREAKINPUT|macro|IS_TIM_BREAKINPUT
DECL|IS_TIM_REMAP|macro|IS_TIM_REMAP
DECL|Polarity|member|uint32_t Polarity; /*!< Specifies the break input source polarity.
DECL|STM32L4xx_HAL_TIM_EX_H|macro|STM32L4xx_HAL_TIM_EX_H
DECL|Source|member|uint32_t Source; /*!< Specifies the source of the timer break input.
DECL|TIMEx_BreakInputConfigTypeDef|typedef|TIMEx_BreakInputConfigTypeDef;
DECL|TIM_BREAKINPUTSOURCE_BKIN|macro|TIM_BREAKINPUTSOURCE_BKIN
DECL|TIM_BREAKINPUTSOURCE_COMP1|macro|TIM_BREAKINPUTSOURCE_COMP1
DECL|TIM_BREAKINPUTSOURCE_COMP2|macro|TIM_BREAKINPUTSOURCE_COMP2
DECL|TIM_BREAKINPUTSOURCE_DFSDM1|macro|TIM_BREAKINPUTSOURCE_DFSDM1
DECL|TIM_BREAKINPUTSOURCE_DISABLE|macro|TIM_BREAKINPUTSOURCE_DISABLE
DECL|TIM_BREAKINPUTSOURCE_ENABLE|macro|TIM_BREAKINPUTSOURCE_ENABLE
DECL|TIM_BREAKINPUTSOURCE_POLARITY_HIGH|macro|TIM_BREAKINPUTSOURCE_POLARITY_HIGH
DECL|TIM_BREAKINPUTSOURCE_POLARITY_LOW|macro|TIM_BREAKINPUTSOURCE_POLARITY_LOW
DECL|TIM_BREAKINPUT_BRK2|macro|TIM_BREAKINPUT_BRK2
DECL|TIM_BREAKINPUT_BRK|macro|TIM_BREAKINPUT_BRK
DECL|TIM_HallSensor_InitTypeDef|typedef|} TIM_HallSensor_InitTypeDef;
DECL|TIM_TIM15_ENCODERMODE_NONE|macro|TIM_TIM15_ENCODERMODE_NONE
DECL|TIM_TIM15_ENCODERMODE_TIM2|macro|TIM_TIM15_ENCODERMODE_TIM2
DECL|TIM_TIM15_ENCODERMODE_TIM3|macro|TIM_TIM15_ENCODERMODE_TIM3
DECL|TIM_TIM15_ENCODERMODE_TIM4|macro|TIM_TIM15_ENCODERMODE_TIM4
DECL|TIM_TIM15_TI1_GPIO|macro|TIM_TIM15_TI1_GPIO
DECL|TIM_TIM15_TI1_LSE|macro|TIM_TIM15_TI1_LSE
DECL|TIM_TIM16_TI1_GPIO|macro|TIM_TIM16_TI1_GPIO
DECL|TIM_TIM16_TI1_HSE_32|macro|TIM_TIM16_TI1_HSE_32
DECL|TIM_TIM16_TI1_LSE|macro|TIM_TIM16_TI1_LSE
DECL|TIM_TIM16_TI1_LSI|macro|TIM_TIM16_TI1_LSI
DECL|TIM_TIM16_TI1_MCO|macro|TIM_TIM16_TI1_MCO
DECL|TIM_TIM16_TI1_MSI|macro|TIM_TIM16_TI1_MSI
DECL|TIM_TIM16_TI1_RTC|macro|TIM_TIM16_TI1_RTC
DECL|TIM_TIM17_TI1_GPIO|macro|TIM_TIM17_TI1_GPIO
DECL|TIM_TIM17_TI1_HSE_32|macro|TIM_TIM17_TI1_HSE_32
DECL|TIM_TIM17_TI1_MCO|macro|TIM_TIM17_TI1_MCO
DECL|TIM_TIM17_TI1_MSI|macro|TIM_TIM17_TI1_MSI
DECL|TIM_TIM1_ETR_ADC1_AWD1|macro|TIM_TIM1_ETR_ADC1_AWD1
DECL|TIM_TIM1_ETR_ADC1_AWD2|macro|TIM_TIM1_ETR_ADC1_AWD2
DECL|TIM_TIM1_ETR_ADC1_AWD3|macro|TIM_TIM1_ETR_ADC1_AWD3
DECL|TIM_TIM1_ETR_ADC1_NONE|macro|TIM_TIM1_ETR_ADC1_NONE
DECL|TIM_TIM1_ETR_ADC3_AWD1|macro|TIM_TIM1_ETR_ADC3_AWD1
DECL|TIM_TIM1_ETR_ADC3_AWD2|macro|TIM_TIM1_ETR_ADC3_AWD2
DECL|TIM_TIM1_ETR_ADC3_AWD3|macro|TIM_TIM1_ETR_ADC3_AWD3
DECL|TIM_TIM1_ETR_ADC3_NONE|macro|TIM_TIM1_ETR_ADC3_NONE
DECL|TIM_TIM1_ETR_COMP1|macro|TIM_TIM1_ETR_COMP1
DECL|TIM_TIM1_ETR_COMP2|macro|TIM_TIM1_ETR_COMP2
DECL|TIM_TIM1_ETR_GPIO|macro|TIM_TIM1_ETR_GPIO
DECL|TIM_TIM1_TI1_COMP1|macro|TIM_TIM1_TI1_COMP1
DECL|TIM_TIM1_TI1_GPIO|macro|TIM_TIM1_TI1_GPIO
DECL|TIM_TIM2_ETR_COMP1|macro|TIM_TIM2_ETR_COMP1
DECL|TIM_TIM2_ETR_COMP2|macro|TIM_TIM2_ETR_COMP2
DECL|TIM_TIM2_ETR_GPIO|macro|TIM_TIM2_ETR_GPIO
DECL|TIM_TIM2_ETR_LSE|macro|TIM_TIM2_ETR_LSE
DECL|TIM_TIM2_ITR1_NONE|macro|TIM_TIM2_ITR1_NONE
DECL|TIM_TIM2_ITR1_NONE|macro|TIM_TIM2_ITR1_NONE
DECL|TIM_TIM2_ITR1_OTG_FS_SOF|macro|TIM_TIM2_ITR1_OTG_FS_SOF
DECL|TIM_TIM2_ITR1_TIM8_TRGO|macro|TIM_TIM2_ITR1_TIM8_TRGO
DECL|TIM_TIM2_ITR1_TIM8_TRGO|macro|TIM_TIM2_ITR1_TIM8_TRGO
DECL|TIM_TIM2_ITR1_USB_SOF|macro|TIM_TIM2_ITR1_USB_SOF
DECL|TIM_TIM2_TI4_COMP1_COMP2|macro|TIM_TIM2_TI4_COMP1_COMP2
DECL|TIM_TIM2_TI4_COMP1|macro|TIM_TIM2_TI4_COMP1
DECL|TIM_TIM2_TI4_COMP2|macro|TIM_TIM2_TI4_COMP2
DECL|TIM_TIM2_TI4_GPIO|macro|TIM_TIM2_TI4_GPIO
DECL|TIM_TIM3_ETR_COMP1|macro|TIM_TIM3_ETR_COMP1
DECL|TIM_TIM3_ETR_GPIO|macro|TIM_TIM3_ETR_GPIO
DECL|TIM_TIM3_TI1_COMP1_COMP2|macro|TIM_TIM3_TI1_COMP1_COMP2
DECL|TIM_TIM3_TI1_COMP1|macro|TIM_TIM3_TI1_COMP1
DECL|TIM_TIM3_TI1_COMP2|macro|TIM_TIM3_TI1_COMP2
DECL|TIM_TIM3_TI1_GPIO|macro|TIM_TIM3_TI1_GPIO
DECL|TIM_TIM8_ETR_ADC2_AWD1|macro|TIM_TIM8_ETR_ADC2_AWD1
DECL|TIM_TIM8_ETR_ADC2_AWD2|macro|TIM_TIM8_ETR_ADC2_AWD2
DECL|TIM_TIM8_ETR_ADC2_AWD3|macro|TIM_TIM8_ETR_ADC2_AWD3
DECL|TIM_TIM8_ETR_ADC2_NONE|macro|TIM_TIM8_ETR_ADC2_NONE
DECL|TIM_TIM8_ETR_ADC3_AWD1|macro|TIM_TIM8_ETR_ADC3_AWD1
DECL|TIM_TIM8_ETR_ADC3_AWD2|macro|TIM_TIM8_ETR_ADC3_AWD2
DECL|TIM_TIM8_ETR_ADC3_AWD3|macro|TIM_TIM8_ETR_ADC3_AWD3
DECL|TIM_TIM8_ETR_ADC3_NONE|macro|TIM_TIM8_ETR_ADC3_NONE
DECL|TIM_TIM8_ETR_COMP1|macro|TIM_TIM8_ETR_COMP1
DECL|TIM_TIM8_ETR_COMP2|macro|TIM_TIM8_ETR_COMP2
DECL|TIM_TIM8_ETR_GPIO|macro|TIM_TIM8_ETR_GPIO
DECL|TIM_TIM8_TI1_COMP2|macro|TIM_TIM8_TI1_COMP2
DECL|TIM_TIM8_TI1_GPIO|macro|TIM_TIM8_TI1_GPIO
