

================================================================
== Vitis HLS Report for 'decode_rs'
================================================================
* Date:           Thu Aug  5 01:22:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        rsdecode
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.625 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_20_1     |       16|       16|         2|          2|          1|       8|       yes|
        |- VITIS_LOOP_30_2     |      492|      492|         2|          2|          1|     246|       yes|
        |- VITIS_LOOP_39_3     |      255|      255|         2|          1|          1|     255|       yes|
        |- VITIS_LOOP_50_1     |      665|     6080|  35 ~ 320|          -|          -|      19|        no|
        | + VITIS_LOOP_53_2    |       16|      301|        17|         15|          1|  1 ~ 20|       yes|
        |- VITIS_LOOP_65_3     |       22|       22|         3|          1|          1|      21|       yes|
        |- VITIS_LOOP_67_4     |       21|       21|         2|          1|          1|      21|       yes|
        |- VITIS_LOOP_85_1     |      255|      255|         1|          1|          1|     255|       yes|
        |- VITIS_LOOP_87_2     |      256|      256|         3|          1|          1|     255|       yes|
        |- VITIS_LOOP_92_3     |      255|      255|         2|          1|          1|     255|       yes|
        |- VITIS_LOOP_93_4     |     5920|     5920|       296|          -|          -|      20|        no|
        | + VITIS_LOOP_96_5    |      292|      292|        38|          1|          1|     255|       yes|
        |- VITIS_LOOP_120_6    |       19|       19|         1|          1|          1|      19|       yes|
        |- VITIS_LOOP_130_7    |        ?|        ?|         ?|          -|          -|       ?|        no|
        | + VITIS_LOOP_136_8   |        2|        ?|         3|          2|          1|   1 ~ ?|       yes|
        | + VITIS_LOOP_146_9   |        ?|        ?|         2|          2|          1|       ?|       yes|
        | + VITIS_LOOP_152_10  |        ?|        ?|         2|          1|          1|       ?|       yes|
        | + VITIS_LOOP_166_11  |       20|       20|         1|          1|          1|      20|       yes|
        | + VITIS_LOOP_168_12  |       38|        ?|        38|         38|          1|   1 ~ ?|       yes|
        | + VITIS_LOOP_171_13  |        3|        ?|         4|          2|          1|   1 ~ ?|       yes|
        | + VITIS_LOOP_185_14  |       18|        ?|        18|          1|          1|   1 ~ ?|       yes|
        |- VITIS_LOOP_195_15   |        2|       12|         3|          1|          1|  1 ~ 11|       yes|
        |- VITIS_LOOP_199_16   |        1|       10|         2|          1|          1|  1 ~ 10|       yes|
        |- VITIS_LOOP_202_17   |      510|        ?|     2 ~ ?|          -|          -|     255|        no|
        | + VITIS_LOOP_205_18  |       38|        ?|        38|          1|          1|   1 ~ ?|       yes|
        |- VITIS_LOOP_221_19   |       45|      540|   45 ~ 54|          -|          -|  1 ~ 10|        no|
        | + VITIS_LOOP_231_20  |       38|       47|        39|          1|          1|   0 ~ 9|       yes|
        |- VITIS_LOOP_238_21   |      256|      256|         3|          1|          1|     255|       yes|
        |- VITIS_LOOP_246_22   |       28|        ?|    28 ~ ?|          -|          -|   1 ~ ?|        no|
        | + VITIS_LOOP_249_23  |       23|        ?|        23|          1|          1|   1 ~ ?|       yes|
        | + VITIS_LOOP_256_24  |       17|        ?|        17|          1|          1|   1 ~ ?|       yes|
        |- VITIS_LOOP_267_25   |      256|      256|         3|          1|          1|     255|       yes|
        |- VITIS_LOOP_276_26   |      256|      256|         3|          1|          1|     255|       yes|
        |- VITIS_LOOP_284_27   |      256|      256|         3|          1|          1|     255|       yes|
        |- VITIS_LOOP_293_28   |      256|      256|         3|          1|          1|     255|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 15, depth = 17
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 38
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 2, depth = 2
  * Pipeline-12: initiation interval (II) = 1, depth = 2
  * Pipeline-13: initiation interval (II) = 1, depth = 1
  * Pipeline-14: initiation interval (II) = 38, depth = 38
  * Pipeline-15: initiation interval (II) = 2, depth = 4
  * Pipeline-16: initiation interval (II) = 2, depth = 3
  * Pipeline-17: initiation interval (II) = 1, depth = 18
  * Pipeline-18: initiation interval (II) = 1, depth = 3
  * Pipeline-19: initiation interval (II) = 1, depth = 3
  * Pipeline-20: initiation interval (II) = 1, depth = 2
  * Pipeline-21: initiation interval (II) = 1, depth = 38
  * Pipeline-22: initiation interval (II) = 1, depth = 3
  * Pipeline-23: initiation interval (II) = 1, depth = 39
  * Pipeline-24: initiation interval (II) = 1, depth = 3
  * Pipeline-25: initiation interval (II) = 1, depth = 23
  * Pipeline-26: initiation interval (II) = 1, depth = 17
  * Pipeline-27: initiation interval (II) = 1, depth = 3
  * Pipeline-28: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 399
* Pipeline : 29
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 9 10 }
  Pipeline-3 : II = 15, D = 17, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 47 48 49 }
  Pipeline-5 : II = 1, D = 2, States = { 51 52 }
  Pipeline-6 : II = 1, D = 1, States = { 54 }
  Pipeline-7 : II = 1, D = 3, States = { 56 57 58 }
  Pipeline-8 : II = 1, D = 2, States = { 60 61 }
  Pipeline-9 : II = 1, D = 38, States = { 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 }
  Pipeline-10 : II = 1, D = 1, States = { 105 }
  Pipeline-11 : II = 2, D = 2, States = { 110 111 }
  Pipeline-12 : II = 1, D = 2, States = { 113 114 }
  Pipeline-13 : II = 1, D = 1, States = { 117 }
  Pipeline-14 : II = 38, D = 38, States = { 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 }
  Pipeline-15 : II = 2, D = 4, States = { 160 161 162 163 }
  Pipeline-16 : II = 2, D = 3, States = { 166 167 168 }
  Pipeline-17 : II = 1, D = 18, States = { 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 }
  Pipeline-18 : II = 1, D = 3, States = { 193 194 195 }
  Pipeline-19 : II = 1, D = 3, States = { 197 198 199 }
  Pipeline-20 : II = 1, D = 2, States = { 201 202 }
  Pipeline-21 : II = 1, D = 38, States = { 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 }
  Pipeline-22 : II = 1, D = 3, States = { 244 245 246 }
  Pipeline-23 : II = 1, D = 39, States = { 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 }
  Pipeline-24 : II = 1, D = 3, States = { 293 294 295 }
  Pipeline-25 : II = 1, D = 23, States = { 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 }
  Pipeline-26 : II = 1, D = 17, States = { 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 }
  Pipeline-27 : II = 1, D = 3, States = { 392 393 394 }
  Pipeline-28 : II = 1, D = 3, States = { 396 397 398 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 13 47 
13 --> 30 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 13 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 12 
47 --> 50 48 
48 --> 49 
49 --> 47 
50 --> 51 
51 --> 53 52 
52 --> 51 
53 --> 54 
54 --> 55 54 
55 --> 56 
56 --> 59 57 
57 --> 58 
58 --> 56 
59 --> 60 
60 --> 62 61 
61 --> 60 
62 --> 63 
63 --> 64 104 392 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 64 
102 --> 103 
103 --> 63 
104 --> 105 
105 --> 106 105 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 165 110 
110 --> 111 
111 --> 112 110 
112 --> 115 113 
113 --> 114 
114 --> 115 113 
115 --> 116 
116 --> 117 
117 --> 118 117 
118 --> 119 
119 --> 120 159 
120 --> 121 
121 --> 159 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 121 
159 --> 160 164 
160 --> 164 161 
161 --> 162 
162 --> 163 
163 --> 160 
164 --> 170 192 200 197 
165 --> 164 166 
166 --> 169 167 
167 --> 168 
168 --> 166 
169 --> 164 
170 --> 171 
171 --> 190 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 172 
190 --> 191 
191 --> 192 
192 --> 108 193 
193 --> 196 194 
194 --> 195 
195 --> 193 
196 --> 396 
197 --> 200 198 
198 --> 199 
199 --> 197 
200 --> 203 201 
201 --> 203 202 
202 --> 201 
203 --> 204 
204 --> 243 205 244 248 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 205 
243 --> 204 
244 --> 247 245 
245 --> 246 
246 --> 244 
247 --> 196 
248 --> 249 293 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 252 
291 --> 292 
292 --> 248 
293 --> 296 294 
294 --> 295 
295 --> 293 
296 --> 196 297 
297 --> 298 196 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 299 
322 --> 323 391 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 324 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 297 
392 --> 395 393 
393 --> 394 
394 --> 392 
395 --> 196 
396 --> 399 397 
397 --> 398 
398 --> 396 
399 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%reuse_addr_reg168 = alloca i32 1"   --->   Operation 400 'alloca' 'reuse_addr_reg168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%reuse_reg167 = alloca i32 1"   --->   Operation 401 'alloca' 'reuse_reg167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 402 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 403 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 404 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %recd_in, void @empty_27, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %recd_in"   --->   Operation 406 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %recd_out, void @empty_27, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %recd_out"   --->   Operation 408 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %recd_gf_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %recd_gf_out"   --->   Operation 410 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %syn_error_out"   --->   Operation 411 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %syn_error_out, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha_to_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha_to_out"   --->   Operation 414 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %index_of_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %index_of_out"   --->   Operation 416 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gg_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gg_out"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%elp = alloca i64 1" [rsdecode.cpp:82]   --->   Operation 419 'alloca' 'elp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%elp_addr = getelementptr i32 %elp, i64 0, i64 0" [rsdecode.cpp:118]   --->   Operation 420 'getelementptr' 'elp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%elp_addr_1 = getelementptr i32 %elp, i64 0, i64 20" [rsdecode.cpp:119]   --->   Operation 421 'getelementptr' 'elp_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%d = alloca i64 1" [rsdecode.cpp:82]   --->   Operation 422 'alloca' 'd' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%l = alloca i64 1" [rsdecode.cpp:82]   --->   Operation 423 'alloca' 'l' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%u_lu = alloca i64 1" [rsdecode.cpp:82]   --->   Operation 424 'alloca' 'u_lu' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%s = alloca i64 1" [rsdecode.cpp:82]   --->   Operation 425 'alloca' 's' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%root = alloca i64 1" [rsdecode.cpp:83]   --->   Operation 426 'alloca' 'root' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%loc = alloca i64 1" [rsdecode.cpp:83]   --->   Operation 427 'alloca' 'loc' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%z = alloca i64 1" [rsdecode.cpp:83]   --->   Operation 428 'alloca' 'z' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%reg = alloca i64 1" [rsdecode.cpp:83]   --->   Operation 429 'alloca' 'reg' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 430 [1/1] (1.19ns)   --->   "%store_ln19 = store i32 0, i32 8" [rsdecode.cpp:19]   --->   Operation 430 'store' 'store_ln19' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 431 [1/1] (0.38ns)   --->   "%br_ln20 = br void" [rsdecode.cpp:20]   --->   Operation 431 'br' 'br_ln20' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln20, void %.split90._crit_edge, i4 0, void" [rsdecode.cpp:24]   --->   Operation 432 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%mask = phi i32 %mask_1, void %.split90._crit_edge, i32 1, void"   --->   Operation 433 'phi' 'mask' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.70ns)   --->   "%add_ln20 = add i4 %i, i4 1" [rsdecode.cpp:20]   --->   Operation 434 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 435 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.65ns)   --->   "%icmp_ln20 = icmp_eq  i4 %i, i4 8" [rsdecode.cpp:20]   --->   Operation 436 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 437 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split90, void" [rsdecode.cpp:20]   --->   Operation 438 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [rsdecode.cpp:24]   --->   Operation 439 'zext' 'i_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [rsdecode.cpp:16]   --->   Operation 440 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%alpha_to_addr = getelementptr i32 %alpha_to, i64 0, i64 %i_cast" [rsdecode.cpp:22]   --->   Operation 441 'getelementptr' 'alpha_to_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (1.19ns)   --->   "%store_ln22 = store i32 %mask, i8 %alpha_to_addr" [rsdecode.cpp:22]   --->   Operation 442 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %mask" [rsdecode.cpp:23]   --->   Operation 443 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%index_of_addr_1 = getelementptr i9 %index_of, i64 0, i64 %zext_ln23" [rsdecode.cpp:23]   --->   Operation 444 'getelementptr' 'index_of_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [rsdecode.cpp:23]   --->   Operation 445 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i3 %trunc_ln23" [rsdecode.cpp:23]   --->   Operation 446 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i3 %trunc_ln23" [rsdecode.cpp:23]   --->   Operation 447 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (1.17ns)   --->   "%store_ln23 = store i9 %zext_ln23_2, i8 %index_of_addr_1" [rsdecode.cpp:23]   --->   Operation 448 'store' 'store_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 449 [1/1] (0.62ns)   --->   "%lshr_ln24 = lshr i8 29, i8 %zext_ln23_1" [rsdecode.cpp:24]   --->   Operation 449 'lshr' 'lshr_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i8 %lshr_ln24" [rsdecode.cpp:24]   --->   Operation 450 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %trunc_ln24, void %.split90._crit_edge, void" [rsdecode.cpp:24]   --->   Operation 451 'br' 'br_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 452 [2/2] (1.19ns)   --->   "%alpha_to_load_1 = load i32 8" [rsdecode.cpp:25]   --->   Operation 452 'load' 'alpha_to_load_1' <Predicate = (!icmp_ln20 & trunc_ln24)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 453 [1/2] (1.19ns)   --->   "%alpha_to_load_1 = load i32 8" [rsdecode.cpp:25]   --->   Operation 453 'load' 'alpha_to_load_1' <Predicate = (!icmp_ln20 & trunc_ln24)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 454 [1/1] (0.21ns)   --->   "%xor_ln25 = xor i32 %alpha_to_load_1, i32 %mask" [rsdecode.cpp:25]   --->   Operation 454 'xor' 'xor_ln25' <Predicate = (!icmp_ln20 & trunc_ln24)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (1.19ns)   --->   "%store_ln25 = store i32 %xor_ln25, i32 8" [rsdecode.cpp:25]   --->   Operation 455 'store' 'store_ln25' <Predicate = (!icmp_ln20 & trunc_ln24)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split90._crit_edge" [rsdecode.cpp:25]   --->   Operation 456 'br' 'br_ln25' <Predicate = (!icmp_ln20 & trunc_ln24)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%mask_1 = shl i32 %mask, i32 1" [rsdecode.cpp:26]   --->   Operation 457 'shl' 'mask_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 458 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.19>
ST_4 : Operation 459 [2/2] (1.19ns)   --->   "%alpha_to_load = load i32 8" [rsdecode.cpp:28]   --->   Operation 459 'load' 'alpha_to_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 460 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 460 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 461 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 461 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 2.37>
ST_5 : Operation 462 [1/2] (1.19ns)   --->   "%alpha_to_load = load i32 8" [rsdecode.cpp:28]   --->   Operation 462 'load' 'alpha_to_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %alpha_to_load" [rsdecode.cpp:28]   --->   Operation 463 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%index_of_addr = getelementptr i9 %index_of, i64 0, i64 %zext_ln28" [rsdecode.cpp:28]   --->   Operation 464 'getelementptr' 'index_of_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (1.17ns)   --->   "%store_ln28 = store i9 8, i8 %index_of_addr" [rsdecode.cpp:28]   --->   Operation 465 'store' 'store_ln28' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_5 : Operation 466 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [rsdecode.cpp:30]   --->   Operation 466 'br' 'br_ln30' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 1.90>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln30, void %.split88_ifconv, i8 9, void" [rsdecode.cpp:36]   --->   Operation 467 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 468 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.58ns)   --->   "%icmp_ln30 = icmp_eq  i8 %i_1, i8 255" [rsdecode.cpp:30]   --->   Operation 469 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 246, i64 246, i64 246"   --->   Operation 470 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split88_ifconv, void" [rsdecode.cpp:30]   --->   Operation 471 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.70ns)   --->   "%add_ln32 = add i8 %i_1, i8 255" [rsdecode.cpp:32]   --->   Operation 472 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %add_ln32" [rsdecode.cpp:32]   --->   Operation 473 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%alpha_to_addr_1 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln32" [rsdecode.cpp:32]   --->   Operation 474 'getelementptr' 'alpha_to_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 475 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 476 [2/2] (1.19ns)   --->   "%alpha_to_load_2 = load i8 %alpha_to_addr_1" [rsdecode.cpp:32]   --->   Operation 476 'load' 'alpha_to_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 477 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln32" [rsdecode.cpp:32]   --->   Operation 477 'icmp' 'addr_cmp' <Predicate = (!icmp_ln30)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [2/2] (1.19ns)   --->   "%alpha_to_load_3 = load i32 8" [rsdecode.cpp:33]   --->   Operation 478 'load' 'alpha_to_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 5> <Delay = 3.62>
ST_7 : Operation 479 [1/1] (0.70ns)   --->   "%add_ln30 = add i8 %i_1, i8 1" [rsdecode.cpp:30]   --->   Operation 479 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln36_cast23 = zext i8 %i_1" [rsdecode.cpp:36]   --->   Operation 480 'zext' 'trunc_ln36_cast23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [rsdecode.cpp:16]   --->   Operation 481 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 482 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_7 : Operation 483 [1/2] (1.19ns)   --->   "%alpha_to_load_2 = load i8 %alpha_to_addr_1" [rsdecode.cpp:32]   --->   Operation 483 'load' 'alpha_to_load_2' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 484 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %alpha_to_load_2" [rsdecode.cpp:32]   --->   Operation 484 'select' 'reuse_select' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %reuse_select, i32 7, i32 31" [rsdecode.cpp:32]   --->   Operation 485 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.77ns)   --->   "%icmp_ln32 = icmp_sgt  i25 %tmp, i25 0" [rsdecode.cpp:32]   --->   Operation 486 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%alpha_to_addr_2 = getelementptr i32 %alpha_to, i64 0, i64 %trunc_ln36_cast23" [rsdecode.cpp:33]   --->   Operation 487 'getelementptr' 'alpha_to_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [1/2] (1.19ns)   --->   "%alpha_to_load_3 = load i32 8" [rsdecode.cpp:33]   --->   Operation 488 'load' 'alpha_to_load_3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln33 = shl i32 %reuse_select, i32 1" [rsdecode.cpp:33]   --->   Operation 489 'shl' 'shl_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%xor_ln33 = xor i32 %shl_ln33, i32 256" [rsdecode.cpp:33]   --->   Operation 490 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%xor_ln33_1 = xor i32 %xor_ln33, i32 %alpha_to_load_3" [rsdecode.cpp:33]   --->   Operation 491 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %icmp_ln32, i32 %xor_ln33_1, i32 %shl_ln33" [rsdecode.cpp:32]   --->   Operation 492 'select' 'select_ln32' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (1.19ns)   --->   "%store_ln33 = store i32 %select_ln32, i8 %alpha_to_addr_2" [rsdecode.cpp:33]   --->   Operation 493 'store' 'store_ln33' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 494 [1/1] (0.38ns)   --->   "%store_ln32 = store i32 %select_ln32, i32 %reuse_reg" [rsdecode.cpp:32]   --->   Operation 494 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 495 [1/1] (0.38ns)   --->   "%store_ln36 = store i64 %trunc_ln36_cast23, i64 %reuse_addr_reg" [rsdecode.cpp:36]   --->   Operation 495 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %select_ln32" [rsdecode.cpp:36]   --->   Operation 496 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%index_of_addr_3 = getelementptr i9 %index_of, i64 0, i64 %zext_ln36" [rsdecode.cpp:36]   --->   Operation 497 'getelementptr' 'index_of_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i8 %i_1" [rsdecode.cpp:36]   --->   Operation 498 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (1.17ns)   --->   "%store_ln36 = store i9 %zext_ln36_1, i8 %index_of_addr_3" [rsdecode.cpp:36]   --->   Operation 499 'store' 'store_ln36' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 500 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.17>
ST_8 : Operation 501 [1/1] (1.17ns)   --->   "%store_ln38 = store i9 511, i9 0" [rsdecode.cpp:38]   --->   Operation 501 'store' 'store_ln38' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_8 : Operation 502 [1/1] (0.38ns)   --->   "%br_ln39 = br void" [rsdecode.cpp:39]   --->   Operation 502 'br' 'br_ln39' <Predicate = true> <Delay = 0.38>

State 9 <SV = 6> <Delay = 1.19>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %add_ln39, void %.split86, i8 0, void" [rsdecode.cpp:39]   --->   Operation 503 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 504 [1/1] (0.70ns)   --->   "%add_ln39 = add i8 %i_2, i8 1" [rsdecode.cpp:39]   --->   Operation 504 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 505 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.58ns)   --->   "%icmp_ln39 = icmp_eq  i8 %i_2, i8 255" [rsdecode.cpp:39]   --->   Operation 506 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 507 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split86, void %_Z11generate_gfPiS_.exit" [rsdecode.cpp:39]   --->   Operation 508 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i_2" [rsdecode.cpp:39]   --->   Operation 509 'zext' 'i_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%alpha_to_addr_3 = getelementptr i32 %alpha_to, i64 0, i64 %i_2_cast" [rsdecode.cpp:40]   --->   Operation 510 'getelementptr' 'alpha_to_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 511 [2/2] (1.19ns)   --->   "%alpha_to_load_4 = load i8 %alpha_to_addr_3" [rsdecode.cpp:40]   --->   Operation 511 'load' 'alpha_to_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%index_of_addr_2 = getelementptr i9 %index_of, i64 0, i64 %i_2_cast" [rsdecode.cpp:41]   --->   Operation 512 'getelementptr' 'index_of_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 513 [2/2] (1.17ns)   --->   "%index_of_load = load i8 %index_of_addr_2" [rsdecode.cpp:41]   --->   Operation 513 'load' 'index_of_load' <Predicate = (!icmp_ln39)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 10 <SV = 7> <Delay = 2.39>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [rsdecode.cpp:16]   --->   Operation 514 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 515 [1/2] (1.19ns)   --->   "%alpha_to_load_4 = load i8 %alpha_to_addr_3" [rsdecode.cpp:40]   --->   Operation 515 'load' 'alpha_to_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%alpha_to_out_addr = getelementptr i32 %alpha_to_out, i64 0, i64 %i_2_cast" [rsdecode.cpp:40]   --->   Operation 516 'getelementptr' 'alpha_to_out_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (1.19ns)   --->   "%store_ln40 = store i32 %alpha_to_load_4, i8 %alpha_to_out_addr" [rsdecode.cpp:40]   --->   Operation 517 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 518 [1/2] (1.17ns)   --->   "%index_of_load = load i8 %index_of_addr_2" [rsdecode.cpp:41]   --->   Operation 518 'load' 'index_of_load' <Predicate = (!icmp_ln39)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i9 %index_of_load" [rsdecode.cpp:41]   --->   Operation 519 'sext' 'sext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%index_of_out_addr = getelementptr i32 %index_of_out, i64 0, i64 %i_2_cast" [rsdecode.cpp:41]   --->   Operation 520 'getelementptr' 'index_of_out_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (1.19ns)   --->   "%store_ln41 = store i32 %sext_ln41, i8 %index_of_out_addr" [rsdecode.cpp:41]   --->   Operation 521 'store' 'store_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 522 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.69>
ST_11 : Operation 523 [1/1] (0.69ns)   --->   "%store_ln48 = store i32 2, i32 0" [rsdecode.cpp:48]   --->   Operation 523 'store' 'store_ln48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_11 : Operation 524 [1/1] (0.69ns)   --->   "%store_ln49 = store i32 1, i32 1" [rsdecode.cpp:49]   --->   Operation 524 'store' 'store_ln49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_11 : Operation 525 [1/1] (0.38ns)   --->   "%br_ln50 = br void %.lr.ph.i" [rsdecode.cpp:50]   --->   Operation 525 'br' 'br_ln50' <Predicate = true> <Delay = 0.38>

State 12 <SV = 8> <Delay = 1.33>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %add_ln50, void %._crit_edge.i, i5 2, void %_Z11generate_gfPiS_.exit" [rsdecode.cpp:50]   --->   Operation 526 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%indvars_iv256 = phi i5 %add_ln50_1, void %._crit_edge.i, i5 1, void %_Z11generate_gfPiS_.exit" [rsdecode.cpp:50]   --->   Operation 527 'phi' 'indvars_iv256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.63ns)   --->   "%icmp_ln50 = icmp_eq  i5 %i_3, i5 21" [rsdecode.cpp:50]   --->   Operation 528 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 529 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.lr.ph.i.split, void %.preheader31.preheader" [rsdecode.cpp:50]   --->   Operation 530 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %i_3" [rsdecode.cpp:50]   --->   Operation 531 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %indvars_iv256" [rsdecode.cpp:47]   --->   Operation 532 'zext' 'zext_ln47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [rsdecode.cpp:47]   --->   Operation 533 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%gg_addr = getelementptr i32 %gg, i64 0, i64 %zext_ln50" [rsdecode.cpp:52]   --->   Operation 534 'getelementptr' 'gg_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.69ns)   --->   "%store_ln52 = store i32 1, i5 %gg_addr" [rsdecode.cpp:52]   --->   Operation 535 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %i_3" [rsdecode.cpp:53]   --->   Operation 536 'zext' 'zext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg167"   --->   Operation 537 'store' 'store_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.38>
ST_12 : Operation 538 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg168"   --->   Operation 538 'store' 'store_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.38>
ST_12 : Operation 539 [1/1] (0.38ns)   --->   "%br_ln53 = br void" [rsdecode.cpp:53]   --->   Operation 539 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.38>
ST_12 : Operation 540 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader31"   --->   Operation 540 'br' 'br_ln0' <Predicate = (icmp_ln50)> <Delay = 0.38>

State 13 <SV = 9> <Delay = 0.69>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln53, void %.split83._crit_edge, i6 %zext_ln47, void %.lr.ph.i.split" [rsdecode.cpp:53]   --->   Operation 541 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 542 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.61ns)   --->   "%icmp_ln53 = icmp_eq  i6 %j, i6 0" [rsdecode.cpp:53]   --->   Operation 543 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 0"   --->   Operation 544 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split83, void %._crit_edge.i" [rsdecode.cpp:53]   --->   Operation 545 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%empty_49 = trunc i6 %j" [rsdecode.cpp:53]   --->   Operation 546 'trunc' 'empty_49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%j_cast_cast = zext i5 %empty_49" [rsdecode.cpp:53]   --->   Operation 547 'zext' 'j_cast_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%gg_addr_2 = getelementptr i32 %gg, i64 0, i64 %j_cast_cast" [rsdecode.cpp:54]   --->   Operation 548 'getelementptr' 'gg_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 549 [2/2] (0.69ns)   --->   "%gg_load_1 = load i5 %gg_addr_2" [rsdecode.cpp:54]   --->   Operation 549 'load' 'gg_load_1' <Predicate = (!icmp_ln53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>

State 14 <SV = 10> <Delay = 2.46>
ST_14 : Operation 550 [1/1] (0.00ns)   --->   "%reuse_reg167_load = load i32 %reuse_reg167"   --->   Operation 550 'load' 'reuse_reg167_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%reuse_addr_reg168_load = load i64 %reuse_addr_reg168"   --->   Operation 551 'load' 'reuse_addr_reg168_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 552 [1/2] (0.69ns)   --->   "%gg_load_1 = load i5 %gg_addr_2" [rsdecode.cpp:54]   --->   Operation 552 'load' 'gg_load_1' <Predicate = (!icmp_ln53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_14 : Operation 553 [1/1] (1.06ns)   --->   "%addr_cmp171 = icmp_eq  i64 %reuse_addr_reg168_load, i64 %j_cast_cast" [rsdecode.cpp:53]   --->   Operation 553 'icmp' 'addr_cmp171' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 554 [1/1] (0.22ns)   --->   "%reuse_select172 = select i1 %addr_cmp171, i32 %reuse_reg167_load, i32 %gg_load_1" [rsdecode.cpp:53]   --->   Operation 554 'select' 'reuse_select172' <Predicate = (!icmp_ln53)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 555 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_eq  i32 %reuse_select172, i32 0" [rsdecode.cpp:54]   --->   Operation 555 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %reuse_select172" [rsdecode.cpp:55]   --->   Operation 556 'zext' 'zext_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 557 [1/1] (0.00ns)   --->   "%index_of_addr_6 = getelementptr i9 %index_of, i64 0, i64 %zext_ln55" [rsdecode.cpp:55]   --->   Operation 557 'getelementptr' 'index_of_addr_6' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 558 [2/2] (1.17ns)   --->   "%index_of_load_3 = load i8 %index_of_addr_6" [rsdecode.cpp:55]   --->   Operation 558 'load' 'index_of_load_3' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 15 <SV = 11> <Delay = 2.80>
ST_15 : Operation 559 [1/2] (1.17ns)   --->   "%index_of_load_3 = load i8 %index_of_addr_6" [rsdecode.cpp:55]   --->   Operation 559 'load' 'index_of_load_3' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i9 %index_of_load_3" [rsdecode.cpp:55]   --->   Operation 560 'sext' 'sext_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 561 [1/1] (0.71ns)   --->   "%add_ln55 = add i10 %sext_ln55, i10 %zext_ln53" [rsdecode.cpp:55]   --->   Operation 561 'add' 'add_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [14/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 562 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 0.91>
ST_16 : Operation 563 [13/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 563 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 0.91>
ST_17 : Operation 564 [12/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 564 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 0.91>
ST_18 : Operation 565 [11/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 565 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 0.91>
ST_19 : Operation 566 [10/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 566 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 0.91>
ST_20 : Operation 567 [9/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 567 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 0.91>
ST_21 : Operation 568 [8/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 568 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 0.91>
ST_22 : Operation 569 [7/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 569 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 0.91>
ST_23 : Operation 570 [6/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 570 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 0.91>
ST_24 : Operation 571 [5/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 571 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 0.91>
ST_25 : Operation 572 [4/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 572 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 0.91>
ST_26 : Operation 573 [3/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 573 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 1.77>
ST_27 : Operation 574 [1/1] (0.70ns)   --->   "%add_ln53 = add i6 %j, i6 63" [rsdecode.cpp:53]   --->   Operation 574 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%empty_50 = trunc i6 %add_ln53" [rsdecode.cpp:53]   --->   Operation 575 'trunc' 'empty_50' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%add_ln53_cast_cast = zext i5 %empty_50" [rsdecode.cpp:53]   --->   Operation 576 'zext' 'add_ln53_cast_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%reuse_addr_reg168_load_1 = load i64 %reuse_addr_reg168"   --->   Operation 577 'load' 'reuse_addr_reg168_load_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 578 [1/1] (1.06ns)   --->   "%addr_cmp175 = icmp_eq  i64 %reuse_addr_reg168_load_1, i64 %add_ln53_cast_cast" [rsdecode.cpp:53]   --->   Operation 578 'icmp' 'addr_cmp175' <Predicate = (!icmp_ln53)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 579 [2/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 579 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 580 [1/1] (0.38ns)   --->   "%store_ln53 = store i64 %j_cast_cast, i64 %reuse_addr_reg168" [rsdecode.cpp:53]   --->   Operation 580 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.38>

State 28 <SV = 24> <Delay = 2.11>
ST_28 : Operation 581 [1/1] (0.00ns)   --->   "%gg_addr_3 = getelementptr i32 %gg, i64 0, i64 %add_ln53_cast_cast" [rsdecode.cpp:53]   --->   Operation 581 'getelementptr' 'gg_addr_3' <Predicate = (!icmp_ln53 & !addr_cmp175)> <Delay = 0.00>
ST_28 : Operation 582 [2/2] (0.69ns)   --->   "%gg_load_2 = load i5 %gg_addr_3" [rsdecode.cpp:53]   --->   Operation 582 'load' 'gg_load_2' <Predicate = (!icmp_ln53 & !addr_cmp175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_28 : Operation 583 [1/14] (0.91ns)   --->   "%srem_ln55 = srem i10 %add_ln55, i10 255" [rsdecode.cpp:55]   --->   Operation 583 'srem' 'srem_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i8 %srem_ln55" [rsdecode.cpp:55]   --->   Operation 584 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %trunc_ln55" [rsdecode.cpp:55]   --->   Operation 585 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%alpha_to_addr_5 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln55_1" [rsdecode.cpp:55]   --->   Operation 586 'getelementptr' 'alpha_to_addr_5' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 587 [2/2] (1.19ns)   --->   "%alpha_to_load_6 = load i8 %alpha_to_addr_5" [rsdecode.cpp:55]   --->   Operation 587 'load' 'alpha_to_load_6' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 29 <SV = 25> <Delay = 2.49>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [rsdecode.cpp:47]   --->   Operation 588 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 589 [1/1] (0.00ns)   --->   "%reuse_reg167_load_1 = load i32 %reuse_reg167"   --->   Operation 589 'load' 'reuse_reg167_load_1' <Predicate = (!icmp_ln53 & addr_cmp175)> <Delay = 0.00>
ST_29 : Operation 590 [1/2] (0.69ns)   --->   "%gg_load_2 = load i5 %gg_addr_3" [rsdecode.cpp:53]   --->   Operation 590 'load' 'gg_load_2' <Predicate = (!icmp_ln53 & !addr_cmp175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_29 : Operation 591 [1/1] (0.22ns)   --->   "%reuse_select176 = select i1 %addr_cmp175, i32 %reuse_reg167_load_1, i32 %gg_load_2" [rsdecode.cpp:53]   --->   Operation 591 'select' 'reuse_select176' <Predicate = (!icmp_ln53)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 592 [1/1] (0.38ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void, void %.split83._crit_edge" [rsdecode.cpp:54]   --->   Operation 592 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_29 : Operation 593 [1/2] (1.19ns)   --->   "%alpha_to_load_6 = load i8 %alpha_to_addr_5" [rsdecode.cpp:55]   --->   Operation 593 'load' 'alpha_to_load_6' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 594 [1/1] (0.21ns)   --->   "%xor_ln55 = xor i32 %alpha_to_load_6, i32 %reuse_select176" [rsdecode.cpp:55]   --->   Operation 594 'xor' 'xor_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 595 [1/1] (0.38ns)   --->   "%br_ln55 = br void %.split83._crit_edge" [rsdecode.cpp:55]   --->   Operation 595 'br' 'br_ln55' <Predicate = (!icmp_ln53 & !icmp_ln54)> <Delay = 0.38>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%storemerge7 = phi i32 %xor_ln55, void, i32 %reuse_select176, void %.split83" [rsdecode.cpp:55]   --->   Operation 596 'phi' 'storemerge7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.69ns)   --->   "%store_ln55 = store i32 %storemerge7, i5 %gg_addr_2" [rsdecode.cpp:55]   --->   Operation 597 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_29 : Operation 598 [1/1] (0.38ns)   --->   "%store_ln55 = store i32 %storemerge7, i32 %reuse_reg167" [rsdecode.cpp:55]   --->   Operation 598 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 599 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 30 <SV = 10> <Delay = 0.70>
ST_30 : Operation 600 [1/1] (0.70ns)   --->   "%add_ln50 = add i5 %i_3, i5 1" [rsdecode.cpp:50]   --->   Operation 600 'add' 'add_ln50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 601 [2/2] (0.69ns)   --->   "%gg_load_3 = load i32 0" [rsdecode.cpp:58]   --->   Operation 601 'load' 'gg_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_30 : Operation 602 [1/1] (0.70ns)   --->   "%add_ln50_1 = add i5 %indvars_iv256, i5 1" [rsdecode.cpp:50]   --->   Operation 602 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 1.87>
ST_31 : Operation 603 [1/2] (0.69ns)   --->   "%gg_load_3 = load i32 0" [rsdecode.cpp:58]   --->   Operation 603 'load' 'gg_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_31 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %gg_load_3" [rsdecode.cpp:58]   --->   Operation 604 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 605 [1/1] (0.00ns)   --->   "%index_of_addr_5 = getelementptr i9 %index_of, i64 0, i64 %zext_ln58" [rsdecode.cpp:58]   --->   Operation 605 'getelementptr' 'index_of_addr_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 606 [2/2] (1.17ns)   --->   "%index_of_load_2 = load i8 %index_of_addr_5" [rsdecode.cpp:58]   --->   Operation 606 'load' 'index_of_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 32 <SV = 12> <Delay = 2.93>
ST_32 : Operation 607 [1/2] (1.17ns)   --->   "%index_of_load_2 = load i8 %index_of_addr_5" [rsdecode.cpp:58]   --->   Operation 607 'load' 'index_of_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_32 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i9 %index_of_load_2" [rsdecode.cpp:58]   --->   Operation 608 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 609 [1/1] (0.71ns)   --->   "%add_ln58 = add i10 %sext_ln58, i10 %zext_ln53" [rsdecode.cpp:58]   --->   Operation 609 'add' 'add_ln58' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 610 [14/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 610 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 1.04>
ST_33 : Operation 611 [13/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 611 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 1.04>
ST_34 : Operation 612 [12/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 612 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 1.04>
ST_35 : Operation 613 [11/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 613 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 1.04>
ST_36 : Operation 614 [10/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 614 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 1.04>
ST_37 : Operation 615 [9/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 615 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 1.04>
ST_38 : Operation 616 [8/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 616 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 1.04>
ST_39 : Operation 617 [7/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 617 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 1.04>
ST_40 : Operation 618 [6/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 618 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 21> <Delay = 1.04>
ST_41 : Operation 619 [5/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 619 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 22> <Delay = 1.04>
ST_42 : Operation 620 [4/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 620 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 23> <Delay = 1.04>
ST_43 : Operation 621 [3/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 621 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 1.04>
ST_44 : Operation 622 [2/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 622 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 2.23>
ST_45 : Operation 623 [1/14] (1.04ns)   --->   "%srem_ln58 = srem i10 %add_ln58, i10 255" [rsdecode.cpp:58]   --->   Operation 623 'srem' 'srem_ln58' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i8 %srem_ln58" [rsdecode.cpp:58]   --->   Operation 624 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i8 %trunc_ln58" [rsdecode.cpp:58]   --->   Operation 625 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 626 [1/1] (0.00ns)   --->   "%alpha_to_addr_4 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln58_1" [rsdecode.cpp:58]   --->   Operation 626 'getelementptr' 'alpha_to_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 627 [2/2] (1.19ns)   --->   "%alpha_to_load_5 = load i8 %alpha_to_addr_4" [rsdecode.cpp:58]   --->   Operation 627 'load' 'alpha_to_load_5' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 46 <SV = 26> <Delay = 1.89>
ST_46 : Operation 628 [1/2] (1.19ns)   --->   "%alpha_to_load_5 = load i8 %alpha_to_addr_4" [rsdecode.cpp:58]   --->   Operation 628 'load' 'alpha_to_load_5' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_46 : Operation 629 [1/1] (0.69ns)   --->   "%store_ln58 = store i32 %alpha_to_load_5, i32 0" [rsdecode.cpp:58]   --->   Operation 629 'store' 'store_ln58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_46 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 630 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 47 <SV = 9> <Delay = 0.70>
ST_47 : Operation 631 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln65, void %.split81, i5 0, void %.preheader31.preheader" [rsdecode.cpp:65]   --->   Operation 631 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 632 [1/1] (0.70ns)   --->   "%add_ln65 = add i5 %i_4, i5 1" [rsdecode.cpp:65]   --->   Operation 632 'add' 'add_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 633 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 633 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 634 [1/1] (0.63ns)   --->   "%icmp_ln65 = icmp_eq  i5 %i_4, i5 21" [rsdecode.cpp:65]   --->   Operation 634 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 635 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 635 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split81, void %.preheader30.preheader" [rsdecode.cpp:65]   --->   Operation 636 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%i_4_cast = zext i5 %i_4" [rsdecode.cpp:65]   --->   Operation 637 'zext' 'i_4_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%gg_addr_1 = getelementptr i32 %gg, i64 0, i64 %i_4_cast" [rsdecode.cpp:66]   --->   Operation 638 'getelementptr' 'gg_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_47 : Operation 639 [2/2] (0.69ns)   --->   "%gg_load = load i5 %gg_addr_1" [rsdecode.cpp:66]   --->   Operation 639 'load' 'gg_load' <Predicate = (!icmp_ln65)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>

State 48 <SV = 10> <Delay = 1.87>
ST_48 : Operation 640 [1/2] (0.69ns)   --->   "%gg_load = load i5 %gg_addr_1" [rsdecode.cpp:66]   --->   Operation 640 'load' 'gg_load' <Predicate = (!icmp_ln65)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_48 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %gg_load" [rsdecode.cpp:66]   --->   Operation 641 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 642 [1/1] (0.00ns)   --->   "%index_of_addr_4 = getelementptr i9 %index_of, i64 0, i64 %zext_ln66" [rsdecode.cpp:66]   --->   Operation 642 'getelementptr' 'index_of_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 643 [2/2] (1.17ns)   --->   "%index_of_load_1 = load i8 %index_of_addr_4" [rsdecode.cpp:66]   --->   Operation 643 'load' 'index_of_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 49 <SV = 11> <Delay = 1.87>
ST_49 : Operation 644 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [rsdecode.cpp:47]   --->   Operation 644 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_49 : Operation 645 [1/2] (1.17ns)   --->   "%index_of_load_1 = load i8 %index_of_addr_4" [rsdecode.cpp:66]   --->   Operation 645 'load' 'index_of_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_49 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i9 %index_of_load_1" [rsdecode.cpp:66]   --->   Operation 646 'sext' 'sext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_49 : Operation 647 [1/1] (0.69ns)   --->   "%store_ln66 = store i32 %sext_ln66, i5 %gg_addr_1" [rsdecode.cpp:66]   --->   Operation 647 'store' 'store_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_49 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader31"   --->   Operation 648 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 50 <SV = 10> <Delay = 0.38>
ST_50 : Operation 649 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader30"   --->   Operation 649 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 51 <SV = 11> <Delay = 0.70>
ST_51 : Operation 650 [1/1] (0.00ns)   --->   "%i_5 = phi i5 %add_ln67, void %.split79, i5 0, void %.preheader30.preheader" [rsdecode.cpp:67]   --->   Operation 650 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 651 [1/1] (0.70ns)   --->   "%add_ln67 = add i5 %i_5, i5 1" [rsdecode.cpp:67]   --->   Operation 651 'add' 'add_ln67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 652 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 652 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 653 [1/1] (0.63ns)   --->   "%icmp_ln67 = icmp_eq  i5 %i_5, i5 21" [rsdecode.cpp:67]   --->   Operation 653 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 654 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 654 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split79, void %_Z8gen_polyPi.exit.preheader" [rsdecode.cpp:67]   --->   Operation 655 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 656 [1/1] (0.00ns)   --->   "%i_5_cast = zext i5 %i_5" [rsdecode.cpp:67]   --->   Operation 656 'zext' 'i_5_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_51 : Operation 657 [1/1] (0.00ns)   --->   "%gg_addr_4 = getelementptr i32 %gg, i64 0, i64 %i_5_cast" [rsdecode.cpp:68]   --->   Operation 657 'getelementptr' 'gg_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_51 : Operation 658 [2/2] (0.69ns)   --->   "%gg_load_4 = load i5 %gg_addr_4" [rsdecode.cpp:68]   --->   Operation 658 'load' 'gg_load_4' <Predicate = (!icmp_ln67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>

State 52 <SV = 12> <Delay = 1.39>
ST_52 : Operation 659 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [rsdecode.cpp:47]   --->   Operation 659 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_52 : Operation 660 [1/2] (0.69ns)   --->   "%gg_load_4 = load i5 %gg_addr_4" [rsdecode.cpp:68]   --->   Operation 660 'load' 'gg_load_4' <Predicate = (!icmp_ln67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_52 : Operation 661 [1/1] (0.00ns)   --->   "%gg_out_addr = getelementptr i32 %gg_out, i64 0, i64 %i_5_cast" [rsdecode.cpp:68]   --->   Operation 661 'getelementptr' 'gg_out_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_52 : Operation 662 [1/1] (0.69ns)   --->   "%store_ln68 = store i32 %gg_load_4, i5 %gg_out_addr" [rsdecode.cpp:68]   --->   Operation 662 'store' 'store_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21> <RAM>
ST_52 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader30"   --->   Operation 663 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 53 <SV = 12> <Delay = 0.38>
ST_53 : Operation 664 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_Z8gen_polyPi.exit"   --->   Operation 664 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 54 <SV = 13> <Delay = 1.77>
ST_54 : Operation 665 [1/1] (0.00ns)   --->   "%i_6 = phi i8 %add_ln85, void %.split77, i8 0, void %_Z8gen_polyPi.exit.preheader" [rsdecode.cpp:85]   --->   Operation 665 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 666 [1/1] (0.70ns)   --->   "%add_ln85 = add i8 %i_6, i8 1" [rsdecode.cpp:85]   --->   Operation 666 'add' 'add_ln85' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 667 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 667 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 668 [1/1] (0.58ns)   --->   "%icmp_ln85 = icmp_eq  i8 %i_6, i8 255" [rsdecode.cpp:85]   --->   Operation 668 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 669 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 669 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 670 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split77, void %.preheader29.preheader" [rsdecode.cpp:85]   --->   Operation 670 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 671 [1/1] (0.00ns)   --->   "%i_6_cast = zext i8 %i_6" [rsdecode.cpp:85]   --->   Operation 671 'zext' 'i_6_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 672 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [rsdecode.cpp:81]   --->   Operation 672 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 673 [1/1] (0.00ns)   --->   "%recd_in_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %recd_in" [rsdecode.cpp:85]   --->   Operation 673 'read' 'recd_in_read' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 674 [1/1] (0.00ns)   --->   "%recd_addr = getelementptr i32 %recd, i64 0, i64 %i_6_cast" [rsdecode.cpp:85]   --->   Operation 674 'getelementptr' 'recd_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 675 [1/1] (1.19ns)   --->   "%store_ln85 = store i32 %recd_in_read, i8 %recd_addr" [rsdecode.cpp:85]   --->   Operation 675 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_54 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8gen_polyPi.exit"   --->   Operation 676 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 55 <SV = 14> <Delay = 0.38>
ST_55 : Operation 677 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader29"   --->   Operation 677 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 56 <SV = 15> <Delay = 1.19>
ST_56 : Operation 678 [1/1] (0.00ns)   --->   "%i_7 = phi i8 %add_ln87, void %.split75_ifconv, i8 0, void %.preheader29.preheader" [rsdecode.cpp:87]   --->   Operation 678 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 679 [1/1] (0.70ns)   --->   "%add_ln87 = add i8 %i_7, i8 1" [rsdecode.cpp:87]   --->   Operation 679 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 680 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 680 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 681 [1/1] (0.58ns)   --->   "%icmp_ln87 = icmp_eq  i8 %i_7, i8 255" [rsdecode.cpp:87]   --->   Operation 681 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 682 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 682 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split75_ifconv, void %.preheader28.preheader" [rsdecode.cpp:87]   --->   Operation 683 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 684 [1/1] (0.00ns)   --->   "%i_7_cast = zext i8 %i_7" [rsdecode.cpp:87]   --->   Operation 684 'zext' 'i_7_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_56 : Operation 685 [1/1] (0.00ns)   --->   "%recd_addr_1 = getelementptr i32 %recd, i64 0, i64 %i_7_cast" [rsdecode.cpp:88]   --->   Operation 685 'getelementptr' 'recd_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_56 : Operation 686 [2/2] (1.19ns)   --->   "%recd_load = load i8 %recd_addr_1" [rsdecode.cpp:88]   --->   Operation 686 'load' 'recd_load' <Predicate = (!icmp_ln87)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 57 <SV = 16> <Delay = 2.37>
ST_57 : Operation 687 [1/2] (1.19ns)   --->   "%recd_load = load i8 %recd_addr_1" [rsdecode.cpp:88]   --->   Operation 687 'load' 'recd_load' <Predicate = (!icmp_ln87)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_57 : Operation 688 [1/1] (0.85ns)   --->   "%icmp_ln88 = icmp_eq  i32 %recd_load, i32 4294967295" [rsdecode.cpp:88]   --->   Operation 688 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i32 %recd_load" [rsdecode.cpp:91]   --->   Operation 689 'zext' 'zext_ln91' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 690 [1/1] (0.00ns)   --->   "%index_of_addr_7 = getelementptr i9 %index_of, i64 0, i64 %zext_ln91" [rsdecode.cpp:91]   --->   Operation 690 'getelementptr' 'index_of_addr_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 691 [2/2] (1.17ns)   --->   "%index_of_load_4 = load i8 %index_of_addr_7" [rsdecode.cpp:91]   --->   Operation 691 'load' 'index_of_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 58 <SV = 17> <Delay = 2.67>
ST_58 : Operation 692 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [rsdecode.cpp:81]   --->   Operation 692 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_58 : Operation 693 [1/2] (1.17ns)   --->   "%index_of_load_4 = load i8 %index_of_addr_7" [rsdecode.cpp:91]   --->   Operation 693 'load' 'index_of_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_58 : Operation 694 [1/1] (0.30ns)   --->   "%select_ln88 = select i1 %icmp_ln88, i9 0, i9 %index_of_load_4" [rsdecode.cpp:88]   --->   Operation 694 'select' 'select_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i9 %select_ln88" [rsdecode.cpp:89]   --->   Operation 695 'sext' 'sext_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_58 : Operation 696 [1/1] (1.19ns)   --->   "%store_ln89 = store i32 %sext_ln89, i8 %recd_addr_1" [rsdecode.cpp:89]   --->   Operation 696 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_58 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader29"   --->   Operation 697 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 59 <SV = 16> <Delay = 0.38>
ST_59 : Operation 698 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader28"   --->   Operation 698 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 60 <SV = 17> <Delay = 1.19>
ST_60 : Operation 699 [1/1] (0.00ns)   --->   "%i_8 = phi i8 %add_ln92, void %.split73, i8 0, void %.preheader28.preheader" [rsdecode.cpp:92]   --->   Operation 699 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 700 [1/1] (0.70ns)   --->   "%add_ln92 = add i8 %i_8, i8 1" [rsdecode.cpp:92]   --->   Operation 700 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 701 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 701 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 702 [1/1] (0.58ns)   --->   "%icmp_ln92 = icmp_eq  i8 %i_8, i8 255" [rsdecode.cpp:92]   --->   Operation 702 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 703 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 703 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split73, void %.preheader27.preheader" [rsdecode.cpp:92]   --->   Operation 704 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 705 [1/1] (0.00ns)   --->   "%i_8_cast = zext i8 %i_8" [rsdecode.cpp:92]   --->   Operation 705 'zext' 'i_8_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_60 : Operation 706 [1/1] (0.00ns)   --->   "%recd_addr_2 = getelementptr i32 %recd, i64 0, i64 %i_8_cast" [rsdecode.cpp:92]   --->   Operation 706 'getelementptr' 'recd_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_60 : Operation 707 [2/2] (1.19ns)   --->   "%recd_load_1 = load i8 %recd_addr_2" [rsdecode.cpp:92]   --->   Operation 707 'load' 'recd_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 61 <SV = 18> <Delay = 2.39>
ST_61 : Operation 708 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [rsdecode.cpp:81]   --->   Operation 708 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_61 : Operation 709 [1/2] (1.19ns)   --->   "%recd_load_1 = load i8 %recd_addr_2" [rsdecode.cpp:92]   --->   Operation 709 'load' 'recd_load_1' <Predicate = (!icmp_ln92)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_61 : Operation 710 [1/1] (0.00ns)   --->   "%recd_gf_out_addr = getelementptr i32 %recd_gf_out, i64 0, i64 %i_8_cast" [rsdecode.cpp:92]   --->   Operation 710 'getelementptr' 'recd_gf_out_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_61 : Operation 711 [1/1] (1.19ns)   --->   "%store_ln92 = store i32 %recd_load_1, i8 %recd_gf_out_addr" [rsdecode.cpp:92]   --->   Operation 711 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_61 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader28"   --->   Operation 712 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 62 <SV = 18> <Delay = 0.38>
ST_62 : Operation 713 [1/1] (0.38ns)   --->   "%br_ln93 = br void %.preheader27" [rsdecode.cpp:93]   --->   Operation 713 'br' 'br_ln93' <Predicate = true> <Delay = 0.38>

State 63 <SV = 19> <Delay = 2.26>
ST_63 : Operation 714 [1/1] (0.00ns)   --->   "%i_9 = phi i5 %add_ln93, void, i5 1, void %.preheader27.preheader" [rsdecode.cpp:93]   --->   Operation 714 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 715 [1/1] (0.00ns)   --->   "%syn_error = phi i32 %syn_error_1, void, i32 0, void %.preheader27.preheader"   --->   Operation 715 'phi' 'syn_error' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 716 [1/1] (0.63ns)   --->   "%icmp_ln93 = icmp_eq  i5 %i_9, i5 21" [rsdecode.cpp:93]   --->   Operation 716 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 717 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 717 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.split71, void" [rsdecode.cpp:93]   --->   Operation 718 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i5 %i_9" [rsdecode.cpp:93]   --->   Operation 719 'zext' 'zext_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i5 %i_9" [rsdecode.cpp:93]   --->   Operation 720 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 721 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [rsdecode.cpp:81]   --->   Operation 721 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 722 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i9 %s, i64 0, i64 %zext_ln93" [rsdecode.cpp:95]   --->   Operation 722 'getelementptr' 's_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 723 [1/1] (0.38ns)   --->   "%br_ln96 = br void" [rsdecode.cpp:96]   --->   Operation 723 'br' 'br_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.38>
ST_63 : Operation 724 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_eq  i32 %syn_error, i32 0" [rsdecode.cpp:106]   --->   Operation 724 'icmp' 'icmp_ln106' <Predicate = (icmp_ln93)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void, void %.preheader.preheader" [rsdecode.cpp:106]   --->   Operation 725 'br' 'br_ln106' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 726 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i9 %d, i64 0, i64 0" [rsdecode.cpp:116]   --->   Operation 726 'getelementptr' 'd_addr' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 0.00>
ST_63 : Operation 727 [1/1] (0.68ns)   --->   "%store_ln116 = store i9 0, i5 %d_addr" [rsdecode.cpp:116]   --->   Operation 727 'store' 'store_ln116' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_63 : Operation 728 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i9 %s, i64 0, i64 1" [rsdecode.cpp:117]   --->   Operation 728 'getelementptr' 's_addr_1' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 0.00>
ST_63 : Operation 729 [2/2] (0.68ns)   --->   "%s_load = load i5 %s_addr_1" [rsdecode.cpp:117]   --->   Operation 729 'load' 's_load' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_63 : Operation 730 [1/1] (1.19ns)   --->   "%store_ln118 = store i32 0, i9 %elp_addr" [rsdecode.cpp:118]   --->   Operation 730 'store' 'store_ln118' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_63 : Operation 731 [1/1] (1.19ns)   --->   "%store_ln119 = store i32 1, i9 %elp_addr_1" [rsdecode.cpp:119]   --->   Operation 731 'store' 'store_ln119' <Predicate = (icmp_ln93 & !icmp_ln106)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_63 : Operation 732 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 732 'br' 'br_ln0' <Predicate = (icmp_ln93 & icmp_ln106)> <Delay = 0.38>

State 64 <SV = 20> <Delay = 1.19>
ST_64 : Operation 733 [1/1] (0.00ns)   --->   "%j_1 = phi i8 0, void %.split71, i8 %add_ln96, void %.split69._crit_edge" [rsdecode.cpp:96]   --->   Operation 733 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 734 [1/1] (0.70ns)   --->   "%add_ln96 = add i8 %j_1, i8 1" [rsdecode.cpp:96]   --->   Operation 734 'add' 'add_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 735 [1/1] (0.58ns)   --->   "%icmp_ln96 = icmp_eq  i8 %j_1, i8 255" [rsdecode.cpp:96]   --->   Operation 735 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split69, void" [rsdecode.cpp:96]   --->   Operation 736 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 737 [1/1] (0.00ns)   --->   "%j_1_cast26 = zext i8 %j_1" [rsdecode.cpp:96]   --->   Operation 737 'zext' 'j_1_cast26' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_64 : Operation 738 [1/1] (0.00ns)   --->   "%recd_addr_3 = getelementptr i32 %recd, i64 0, i64 %j_1_cast26" [rsdecode.cpp:97]   --->   Operation 738 'getelementptr' 'recd_addr_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_64 : Operation 739 [2/2] (1.19ns)   --->   "%recd_load_2 = load i8 %recd_addr_3" [rsdecode.cpp:97]   --->   Operation 739 'load' 'recd_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 65 <SV = 21> <Delay = 3.24>
ST_65 : Operation 740 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 0, void %.split71, i13 %add_ln97, void %.split69._crit_edge" [rsdecode.cpp:97]   --->   Operation 740 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 741 [1/2] (1.19ns)   --->   "%recd_load_2 = load i8 %recd_addr_3" [rsdecode.cpp:97]   --->   Operation 741 'load' 'recd_load_2' <Predicate = (!icmp_ln96)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_65 : Operation 742 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp_eq  i32 %recd_load_2, i32 4294967295" [rsdecode.cpp:97]   --->   Operation 742 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 743 [1/1] (0.75ns)   --->   "%add_ln97 = add i13 %phi_mul, i13 %zext_ln93_1" [rsdecode.cpp:97]   --->   Operation 743 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %phi_mul" [rsdecode.cpp:98]   --->   Operation 744 'zext' 'zext_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.00>
ST_65 : Operation 745 [1/1] (0.88ns)   --->   "%add_ln98 = add i32 %recd_load_2, i32 %zext_ln98" [rsdecode.cpp:98]   --->   Operation 745 'add' 'add_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 746 [36/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 746 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 1.16>
ST_66 : Operation 747 [35/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 747 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 1.16>
ST_67 : Operation 748 [34/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 748 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 1.16>
ST_68 : Operation 749 [33/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 749 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 1.16>
ST_69 : Operation 750 [32/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 750 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 26> <Delay = 1.16>
ST_70 : Operation 751 [31/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 751 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 27> <Delay = 1.16>
ST_71 : Operation 752 [30/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 752 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 28> <Delay = 1.16>
ST_72 : Operation 753 [29/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 753 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 29> <Delay = 1.16>
ST_73 : Operation 754 [28/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 754 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 30> <Delay = 1.16>
ST_74 : Operation 755 [27/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 755 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 31> <Delay = 1.16>
ST_75 : Operation 756 [26/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 756 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 32> <Delay = 1.16>
ST_76 : Operation 757 [25/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 757 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 33> <Delay = 1.16>
ST_77 : Operation 758 [24/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 758 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 34> <Delay = 1.16>
ST_78 : Operation 759 [23/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 759 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 35> <Delay = 1.16>
ST_79 : Operation 760 [22/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 760 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 36> <Delay = 1.16>
ST_80 : Operation 761 [21/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 761 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 37> <Delay = 1.16>
ST_81 : Operation 762 [20/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 762 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 38> <Delay = 1.16>
ST_82 : Operation 763 [19/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 763 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 39> <Delay = 1.16>
ST_83 : Operation 764 [18/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 764 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 40> <Delay = 1.16>
ST_84 : Operation 765 [17/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 765 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 41> <Delay = 1.16>
ST_85 : Operation 766 [16/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 766 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 42> <Delay = 1.16>
ST_86 : Operation 767 [15/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 767 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 43> <Delay = 1.16>
ST_87 : Operation 768 [14/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 768 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 44> <Delay = 1.16>
ST_88 : Operation 769 [13/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 769 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 45> <Delay = 1.16>
ST_89 : Operation 770 [12/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 770 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 46> <Delay = 1.16>
ST_90 : Operation 771 [11/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 771 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 47> <Delay = 1.16>
ST_91 : Operation 772 [10/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 772 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 48> <Delay = 1.16>
ST_92 : Operation 773 [9/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 773 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 49> <Delay = 1.16>
ST_93 : Operation 774 [8/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 774 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 50> <Delay = 1.16>
ST_94 : Operation 775 [7/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 775 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 51> <Delay = 1.16>
ST_95 : Operation 776 [6/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 776 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 52> <Delay = 1.16>
ST_96 : Operation 777 [5/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 777 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 53> <Delay = 1.16>
ST_97 : Operation 778 [4/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 778 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 54> <Delay = 1.16>
ST_98 : Operation 779 [3/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 779 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 55> <Delay = 1.16>
ST_99 : Operation 780 [2/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 780 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 56> <Delay = 2.36>
ST_100 : Operation 781 [1/36] (1.16ns)   --->   "%srem_ln98 = srem i32 %add_ln98, i32 255" [rsdecode.cpp:98]   --->   Operation 781 'srem' 'srem_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i8 %srem_ln98" [rsdecode.cpp:98]   --->   Operation 782 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.00>
ST_100 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i8 %trunc_ln98" [rsdecode.cpp:98]   --->   Operation 783 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.00>
ST_100 : Operation 784 [1/1] (0.00ns)   --->   "%alpha_to_addr_6 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln98_1" [rsdecode.cpp:98]   --->   Operation 784 'getelementptr' 'alpha_to_addr_6' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.00>
ST_100 : Operation 785 [2/2] (1.19ns)   --->   "%alpha_to_load_7 = load i8 %alpha_to_addr_6" [rsdecode.cpp:98]   --->   Operation 785 'load' 'alpha_to_load_7' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 101 <SV = 57> <Delay = 1.79>
ST_101 : Operation 786 [1/1] (0.00ns)   --->   "%empty_57 = phi i32 0, void %.split71, i32 %empty_59, void %.split69._crit_edge" [rsdecode.cpp:98]   --->   Operation 786 'phi' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 787 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 787 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 788 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 788 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 789 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [rsdecode.cpp:81]   --->   Operation 789 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_101 : Operation 790 [1/1] (0.38ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void, void %.split69._crit_edge" [rsdecode.cpp:97]   --->   Operation 790 'br' 'br_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.38>
ST_101 : Operation 791 [1/2] (1.19ns)   --->   "%alpha_to_load_7 = load i8 %alpha_to_addr_6" [rsdecode.cpp:98]   --->   Operation 791 'load' 'alpha_to_load_7' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_101 : Operation 792 [1/1] (0.21ns)   --->   "%xor_ln98 = xor i32 %alpha_to_load_7, i32 %empty_57" [rsdecode.cpp:98]   --->   Operation 792 'xor' 'xor_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 793 [1/1] (0.38ns)   --->   "%br_ln98 = br void %.split69._crit_edge" [rsdecode.cpp:98]   --->   Operation 793 'br' 'br_ln98' <Predicate = (!icmp_ln96 & !icmp_ln97)> <Delay = 0.38>
ST_101 : Operation 794 [1/1] (0.00ns)   --->   "%empty_59 = phi i32 %xor_ln98, void, i32 %empty_57, void %.split69" [rsdecode.cpp:98]   --->   Operation 794 'phi' 'empty_59' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_101 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 795 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 102 <SV = 58> <Delay = 1.17>
ST_102 : Operation 796 [1/1] (0.70ns)   --->   "%add_ln93 = add i5 %i_9, i5 1" [rsdecode.cpp:93]   --->   Operation 796 'add' 'add_ln93' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 797 [1/1] (0.85ns)   --->   "%icmp_ln100 = icmp_ne  i32 %empty_57, i32 0" [rsdecode.cpp:100]   --->   Operation 797 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 798 [1/1] (0.22ns)   --->   "%syn_error_1 = select i1 %icmp_ln100, i32 1, i32 %syn_error" [rsdecode.cpp:100]   --->   Operation 798 'select' 'syn_error_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i32 %empty_57" [rsdecode.cpp:103]   --->   Operation 799 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 800 [1/1] (0.00ns)   --->   "%index_of_addr_8 = getelementptr i9 %index_of, i64 0, i64 %zext_ln103" [rsdecode.cpp:103]   --->   Operation 800 'getelementptr' 'index_of_addr_8' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 801 [2/2] (1.17ns)   --->   "%index_of_load_5 = load i8 %index_of_addr_8" [rsdecode.cpp:103]   --->   Operation 801 'load' 'index_of_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 103 <SV = 59> <Delay = 1.86>
ST_103 : Operation 802 [1/2] (1.17ns)   --->   "%index_of_load_5 = load i8 %index_of_addr_8" [rsdecode.cpp:103]   --->   Operation 802 'load' 'index_of_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_103 : Operation 803 [1/1] (0.68ns)   --->   "%store_ln103 = store i9 %index_of_load_5, i5 %s_addr" [rsdecode.cpp:103]   --->   Operation 803 'store' 'store_ln103' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_103 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader27"   --->   Operation 804 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 104 <SV = 20> <Delay = 1.36>
ST_104 : Operation 805 [1/2] (0.68ns)   --->   "%s_load = load i5 %s_addr_1" [rsdecode.cpp:117]   --->   Operation 805 'load' 's_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_104 : Operation 806 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr i9 %d, i64 0, i64 1" [rsdecode.cpp:117]   --->   Operation 806 'getelementptr' 'd_addr_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 807 [1/1] (0.68ns)   --->   "%store_ln117 = store i9 %s_load, i5 %d_addr_1" [rsdecode.cpp:117]   --->   Operation 807 'store' 'store_ln117' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_104 : Operation 808 [1/1] (0.38ns)   --->   "%br_ln120 = br void" [rsdecode.cpp:120]   --->   Operation 808 'br' 'br_ln120' <Predicate = true> <Delay = 0.38>

State 105 <SV = 21> <Delay = 1.90>
ST_105 : Operation 809 [1/1] (0.00ns)   --->   "%i_11 = phi i5 %add_ln120, void %.split65, i5 1, void" [rsdecode.cpp:120]   --->   Operation 809 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 810 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 810 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 811 [1/1] (0.63ns)   --->   "%icmp_ln120 = icmp_eq  i5 %i_11, i5 20" [rsdecode.cpp:120]   --->   Operation 811 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 812 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 812 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %.split65, void" [rsdecode.cpp:120]   --->   Operation 813 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 814 [1/1] (0.70ns)   --->   "%add_ln120 = add i5 %i_11, i5 1" [rsdecode.cpp:120]   --->   Operation 814 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 815 [1/1] (0.00ns)   --->   "%i_11_cast = zext i5 %i_11" [rsdecode.cpp:120]   --->   Operation 815 'zext' 'i_11_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %i_11" [rsdecode.cpp:122]   --->   Operation 816 'zext' 'zext_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 817 [1/1] (0.00ns)   --->   "%elp_addr_2 = getelementptr i32 %elp, i64 0, i64 %i_11_cast" [rsdecode.cpp:122]   --->   Operation 817 'getelementptr' 'elp_addr_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 818 [1/1] (0.70ns)   --->   "%add_ln123 = add i6 %zext_ln122, i6 20" [rsdecode.cpp:123]   --->   Operation 818 'add' 'add_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i6 %add_ln123" [rsdecode.cpp:123]   --->   Operation 819 'zext' 'zext_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 820 [1/1] (0.00ns)   --->   "%elp_addr_3 = getelementptr i32 %elp, i64 0, i64 %zext_ln123" [rsdecode.cpp:123]   --->   Operation 820 'getelementptr' 'elp_addr_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 821 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [rsdecode.cpp:81]   --->   Operation 821 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_105 : Operation 822 [1/1] (1.19ns)   --->   "%store_ln122 = store i32 4294967295, i9 %elp_addr_2" [rsdecode.cpp:122]   --->   Operation 822 'store' 'store_ln122' <Predicate = (!icmp_ln120)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_105 : Operation 823 [1/1] (1.19ns)   --->   "%store_ln123 = store i32 0, i9 %elp_addr_3" [rsdecode.cpp:123]   --->   Operation 823 'store' 'store_ln123' <Predicate = (!icmp_ln120)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_105 : Operation 824 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 824 'br' 'br_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 106 <SV = 22> <Delay = 0.69>
ST_106 : Operation 825 [1/1] (0.00ns)   --->   "%empty_61 = alloca i32 1"   --->   Operation 825 'alloca' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 826 [1/1] (0.00ns)   --->   "%l_addr = getelementptr i32 %l, i64 0, i64 0" [rsdecode.cpp:125]   --->   Operation 826 'getelementptr' 'l_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 827 [1/1] (0.69ns)   --->   "%store_ln125 = store i32 0, i5 %l_addr" [rsdecode.cpp:125]   --->   Operation 827 'store' 'store_ln125' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_106 : Operation 828 [1/1] (0.00ns)   --->   "%l_addr_1 = getelementptr i32 %l, i64 0, i64 1" [rsdecode.cpp:126]   --->   Operation 828 'getelementptr' 'l_addr_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 829 [1/1] (0.69ns)   --->   "%store_ln126 = store i32 0, i5 %l_addr_1" [rsdecode.cpp:126]   --->   Operation 829 'store' 'store_ln126' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_106 : Operation 830 [1/1] (0.00ns)   --->   "%u_lu_addr = getelementptr i32 %u_lu, i64 0, i64 0" [rsdecode.cpp:127]   --->   Operation 830 'getelementptr' 'u_lu_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 831 [1/1] (0.69ns)   --->   "%store_ln127 = store i32 4294967295, i5 %u_lu_addr" [rsdecode.cpp:127]   --->   Operation 831 'store' 'store_ln127' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_106 : Operation 832 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 0, i32 %empty_61" [rsdecode.cpp:130]   --->   Operation 832 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>

State 107 <SV = 23> <Delay = 0.69>
ST_107 : Operation 833 [1/1] (0.00ns)   --->   "%u_lu_addr_1 = getelementptr i32 %u_lu, i64 0, i64 1" [rsdecode.cpp:128]   --->   Operation 833 'getelementptr' 'u_lu_addr_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 834 [1/1] (0.69ns)   --->   "%store_ln128 = store i32 0, i5 %u_lu_addr_1" [rsdecode.cpp:128]   --->   Operation 834 'store' 'store_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_107 : Operation 835 [1/1] (0.38ns)   --->   "%br_ln130 = br void" [rsdecode.cpp:130]   --->   Operation 835 'br' 'br_ln130' <Predicate = true> <Delay = 0.38>

State 108 <SV = 24> <Delay = 1.86>
ST_108 : Operation 836 [1/1] (0.00ns)   --->   "%q_12 = phi i64 %add_ln132, void %._crit_edge96, i64 0, void" [rsdecode.cpp:132]   --->   Operation 836 'phi' 'q_12' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i64 %q_12" [rsdecode.cpp:81]   --->   Operation 837 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i64 %q_12" [rsdecode.cpp:132]   --->   Operation 838 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln132_1 = trunc i64 %q_12" [rsdecode.cpp:132]   --->   Operation 839 'trunc' 'trunc_ln132_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 840 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %q_12, i64 1" [rsdecode.cpp:132]   --->   Operation 840 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i64 %add_ln132" [rsdecode.cpp:138]   --->   Operation 841 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 842 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln138, i4 0" [rsdecode.cpp:138]   --->   Operation 842 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i64 %add_ln132" [rsdecode.cpp:138]   --->   Operation 843 'trunc' 'trunc_ln138_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 844 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln138_1, i2 0" [rsdecode.cpp:138]   --->   Operation 844 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 845 [1/1] (0.71ns)   --->   "%add_ln138 = add i9 %p_shl_cast, i9 %p_shl6_cast" [rsdecode.cpp:138]   --->   Operation 845 'add' 'add_ln138' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 846 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr i9 %d, i64 0, i64 %add_ln132" [rsdecode.cpp:133]   --->   Operation 846 'getelementptr' 'd_addr_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 847 [2/2] (0.68ns)   --->   "%d_load = load i5 %d_addr_2" [rsdecode.cpp:133]   --->   Operation 847 'load' 'd_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>

State 109 <SV = 25> <Delay = 1.27>
ST_109 : Operation 848 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [rsdecode.cpp:81]   --->   Operation 848 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 849 [1/1] (0.71ns)   --->   "%add_ln133 = add i9 %trunc_ln132_1, i9 1" [rsdecode.cpp:133]   --->   Operation 849 'add' 'add_ln133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 850 [1/2] (0.68ns)   --->   "%d_load = load i5 %d_addr_2" [rsdecode.cpp:133]   --->   Operation 850 'load' 'd_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_109 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i9 %d_load" [rsdecode.cpp:133]   --->   Operation 851 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 852 [1/1] (0.59ns)   --->   "%icmp_ln133 = icmp_eq  i9 %d_load, i9 511" [rsdecode.cpp:133]   --->   Operation 852 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %.preheader21.preheader, void" [rsdecode.cpp:133]   --->   Operation 853 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 854 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader21"   --->   Operation 854 'br' 'br_ln0' <Predicate = (!icmp_ln133)> <Delay = 0.38>

State 110 <SV = 26> <Delay = 1.06>
ST_110 : Operation 855 [1/1] (0.00ns)   --->   "%q_13 = phi i64 %add_ln147, void, i64 %q_12, void %.preheader21.preheader"   --->   Operation 855 'phi' 'q_13' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 856 [1/1] (0.00ns)   --->   "%d_addr_3 = getelementptr i9 %d, i64 0, i64 %q_13" [rsdecode.cpp:146]   --->   Operation 856 'getelementptr' 'd_addr_3' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 857 [2/2] (0.68ns)   --->   "%d_load_1 = load i5 %d_addr_3" [rsdecode.cpp:146]   --->   Operation 857 'load' 'd_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_110 : Operation 858 [1/1] (1.06ns)   --->   "%icmp_ln146_1 = icmp_sgt  i64 %q_13, i64 0" [rsdecode.cpp:146]   --->   Operation 858 'icmp' 'icmp_ln146_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 27> <Delay = 1.39>
ST_111 : Operation 859 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 859 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 860 [1/2] (0.68ns)   --->   "%d_load_1 = load i5 %d_addr_3" [rsdecode.cpp:146]   --->   Operation 860 'load' 'd_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_111 : Operation 861 [1/1] (0.59ns)   --->   "%icmp_ln146 = icmp_eq  i9 %d_load_1, i9 511" [rsdecode.cpp:146]   --->   Operation 861 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 862 [1/1] (0.12ns)   --->   "%and_ln146 = and i1 %icmp_ln146, i1 %icmp_ln146_1" [rsdecode.cpp:146]   --->   Operation 862 'and' 'and_ln146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %and_ln146, void, void" [rsdecode.cpp:146]   --->   Operation 863 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 864 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [rsdecode.cpp:147]   --->   Operation 864 'specloopname' 'specloopname_ln147' <Predicate = (and_ln146)> <Delay = 0.00>
ST_111 : Operation 865 [1/1] (1.14ns)   --->   "%add_ln147 = add i64 %q_13, i64 18446744073709551615" [rsdecode.cpp:147]   --->   Operation 865 'add' 'add_ln147' <Predicate = (and_ln146)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln146 = br void %.preheader21" [rsdecode.cpp:146]   --->   Operation 866 'br' 'br_ln146' <Predicate = (and_ln146)> <Delay = 0.00>

State 112 <SV = 28> <Delay = 0.38>
ST_112 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i64 %q_13" [rsdecode.cpp:149]   --->   Operation 867 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 868 [1/1] (0.38ns)   --->   "%br_ln149 = br i1 %icmp_ln146_1, void %.loopexit, void" [rsdecode.cpp:149]   --->   Operation 868 'br' 'br_ln149' <Predicate = true> <Delay = 0.38>
ST_112 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i32 %trunc_ln149" [rsdecode.cpp:152]   --->   Operation 869 'sext' 'sext_ln152' <Predicate = (icmp_ln146_1)> <Delay = 0.00>
ST_112 : Operation 870 [1/1] (0.38ns)   --->   "%br_ln152 = br void %_ifconv" [rsdecode.cpp:152]   --->   Operation 870 'br' 'br_ln152' <Predicate = (icmp_ln146_1)> <Delay = 0.38>

State 113 <SV = 29> <Delay = 2.21>
ST_113 : Operation 871 [1/1] (0.00ns)   --->   "%j_3 = phi i64 %add_ln154, void %_ifconv, i64 %sext_ln152, void" [rsdecode.cpp:154]   --->   Operation 871 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 872 [1/1] (0.00ns)   --->   "%q = phi i32 %q_6, void %_ifconv, i32 %trunc_ln149, void"   --->   Operation 872 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i64 %j_3" [rsdecode.cpp:154]   --->   Operation 873 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 874 [1/1] (1.14ns)   --->   "%add_ln154 = add i64 %j_3, i64 18446744073709551615" [rsdecode.cpp:154]   --->   Operation 874 'add' 'add_ln154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 875 [1/1] (0.00ns)   --->   "%d_addr_4 = getelementptr i9 %d, i64 0, i64 %add_ln154" [rsdecode.cpp:155]   --->   Operation 875 'getelementptr' 'd_addr_4' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 876 [2/2] (0.68ns)   --->   "%d_load_2 = load i5 %d_addr_4" [rsdecode.cpp:155]   --->   Operation 876 'load' 'd_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_113 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i32 %q" [rsdecode.cpp:155]   --->   Operation 877 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 878 [1/1] (0.00ns)   --->   "%u_lu_addr_2 = getelementptr i32 %u_lu, i64 0, i64 %zext_ln155" [rsdecode.cpp:155]   --->   Operation 878 'getelementptr' 'u_lu_addr_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 879 [2/2] (0.69ns)   --->   "%u_lu_load = load i5 %u_lu_addr_2" [rsdecode.cpp:155]   --->   Operation 879 'load' 'u_lu_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_113 : Operation 880 [1/1] (0.00ns)   --->   "%u_lu_addr_3 = getelementptr i32 %u_lu, i64 0, i64 %add_ln154" [rsdecode.cpp:155]   --->   Operation 880 'getelementptr' 'u_lu_addr_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 881 [2/2] (0.69ns)   --->   "%u_lu_load_1 = load i5 %u_lu_addr_3" [rsdecode.cpp:155]   --->   Operation 881 'load' 'u_lu_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_113 : Operation 882 [1/1] (1.06ns)   --->   "%icmp_ln157 = icmp_sgt  i64 %add_ln154, i64 0" [rsdecode.cpp:157]   --->   Operation 882 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.loopexit.loopexit, void %_ifconv" [rsdecode.cpp:157]   --->   Operation 883 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>

State 114 <SV = 30> <Delay = 2.48>
ST_114 : Operation 884 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 884 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 885 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [rsdecode.cpp:81]   --->   Operation 885 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 886 [1/2] (0.68ns)   --->   "%d_load_2 = load i5 %d_addr_4" [rsdecode.cpp:155]   --->   Operation 886 'load' 'd_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_114 : Operation 887 [1/1] (0.59ns)   --->   "%icmp_ln155 = icmp_eq  i9 %d_load_2, i9 511" [rsdecode.cpp:155]   --->   Operation 887 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 888 [1/2] (0.69ns)   --->   "%u_lu_load = load i5 %u_lu_addr_2" [rsdecode.cpp:155]   --->   Operation 888 'load' 'u_lu_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_114 : Operation 889 [1/2] (0.69ns)   --->   "%u_lu_load_1 = load i5 %u_lu_addr_3" [rsdecode.cpp:155]   --->   Operation 889 'load' 'u_lu_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_114 : Operation 890 [1/1] (0.85ns)   --->   "%icmp_ln155_1 = icmp_slt  i32 %u_lu_load, i32 %u_lu_load_1" [rsdecode.cpp:155]   --->   Operation 890 'icmp' 'icmp_ln155_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 891 [1/1] (0.88ns)   --->   "%add_ln155 = add i32 %trunc_ln154, i32 4294967295" [rsdecode.cpp:155]   --->   Operation 891 'add' 'add_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node q_6)   --->   "%select_ln155 = select i1 %icmp_ln155_1, i32 %add_ln155, i32 %q" [rsdecode.cpp:155]   --->   Operation 892 'select' 'select_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 893 [1/1] (0.22ns) (out node of the LUT)   --->   "%q_6 = select i1 %icmp_ln155, i32 %q, i32 %select_ln155" [rsdecode.cpp:155]   --->   Operation 893 'select' 'q_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 31> <Delay = 1.10>
ST_115 : Operation 894 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 894 'br' 'br_ln0' <Predicate = (icmp_ln146_1)> <Delay = 0.38>
ST_115 : Operation 895 [1/1] (0.00ns)   --->   "%q_2 = phi i32 %trunc_ln149, void, i32 %q_6, void %.loopexit.loopexit"   --->   Operation 895 'phi' 'q_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i32 %q_2" [rsdecode.cpp:161]   --->   Operation 896 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i32 %q_2" [rsdecode.cpp:169]   --->   Operation 897 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln169, i4 0" [rsdecode.cpp:169]   --->   Operation 898 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = trunc i32 %q_2" [rsdecode.cpp:169]   --->   Operation 899 'trunc' 'trunc_ln169_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln169_1, i2 0" [rsdecode.cpp:169]   --->   Operation 900 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 901 [1/1] (0.71ns)   --->   "%add_ln169 = add i9 %tmp_6_cast, i9 %tmp_7_cast" [rsdecode.cpp:169]   --->   Operation 901 'add' 'add_ln169' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %q_2" [rsdecode.cpp:161]   --->   Operation 902 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 903 [1/1] (0.00ns)   --->   "%l_addr_3 = getelementptr i32 %l, i64 0, i64 %zext_ln161" [rsdecode.cpp:161]   --->   Operation 903 'getelementptr' 'l_addr_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 904 [2/2] (0.69ns)   --->   "%l_load = load i5 %l_addr_3" [rsdecode.cpp:161]   --->   Operation 904 'load' 'l_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>

State 116 <SV = 32> <Delay = 3.39>
ST_116 : Operation 905 [1/1] (0.00ns)   --->   "%p_load160 = load i32 %empty_61" [rsdecode.cpp:161]   --->   Operation 905 'load' 'p_load160' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 906 [1/2] (0.69ns)   --->   "%l_load = load i5 %l_addr_3" [rsdecode.cpp:161]   --->   Operation 906 'load' 'l_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_116 : Operation 907 [1/1] (0.88ns)   --->   "%add_ln161_1 = add i32 %trunc_ln132, i32 1" [rsdecode.cpp:161]   --->   Operation 907 'add' 'add_ln161_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161 = sub i32 %add_ln161_1, i32 %q_2" [rsdecode.cpp:161]   --->   Operation 908 'sub' 'sub_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_116 : Operation 909 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln161 = add i32 %l_load, i32 %sub_ln161" [rsdecode.cpp:161]   --->   Operation 909 'add' 'add_ln161' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_116 : Operation 910 [1/1] (0.85ns)   --->   "%icmp_ln161 = icmp_sgt  i32 %p_load160, i32 %add_ln161" [rsdecode.cpp:161]   --->   Operation 910 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 911 [1/1] (0.70ns)   --->   "%empty_63 = add i5 %trunc_ln81, i5 2" [rsdecode.cpp:81]   --->   Operation 911 'add' 'empty_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 912 [1/1] (0.00ns)   --->   "%p_cast30 = zext i5 %empty_63" [rsdecode.cpp:81]   --->   Operation 912 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_63, i4 0" [rsdecode.cpp:167]   --->   Operation 913 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_63, i2 0" [rsdecode.cpp:167]   --->   Operation 914 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i7 %tmp_9" [rsdecode.cpp:167]   --->   Operation 915 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 916 [1/1] (0.71ns)   --->   "%add_ln167 = add i9 %tmp_8, i9 %zext_ln167" [rsdecode.cpp:167]   --->   Operation 916 'add' 'add_ln167' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 917 [1/1] (0.00ns)   --->   "%l_addr_4 = getelementptr i32 %l, i64 0, i64 %p_cast30" [rsdecode.cpp:81]   --->   Operation 917 'getelementptr' 'l_addr_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 918 [1/1] (0.22ns)   --->   "%select_ln161 = select i1 %icmp_ln161, i32 %p_load160, i32 %add_ln161" [rsdecode.cpp:161]   --->   Operation 918 'select' 'select_ln161' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 919 [1/1] (0.69ns)   --->   "%store_ln162 = store i32 %select_ln161, i5 %l_addr_4" [rsdecode.cpp:162]   --->   Operation 919 'store' 'store_ln162' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_116 : Operation 920 [1/1] (0.38ns)   --->   "%br_ln166 = br void" [rsdecode.cpp:166]   --->   Operation 920 'br' 'br_ln166' <Predicate = true> <Delay = 0.38>

State 117 <SV = 33> <Delay = 1.91>
ST_117 : Operation 921 [1/1] (0.00ns)   --->   "%i_13 = phi i5 %add_ln166, void %.split47, i5 0, void %.loopexit" [rsdecode.cpp:166]   --->   Operation 921 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 922 [1/1] (0.70ns)   --->   "%add_ln166 = add i5 %i_13, i5 1" [rsdecode.cpp:166]   --->   Operation 922 'add' 'add_ln166' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 923 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 923 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 924 [1/1] (0.63ns)   --->   "%icmp_ln166 = icmp_eq  i5 %i_13, i5 20" [rsdecode.cpp:166]   --->   Operation 924 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 925 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 925 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split47, void" [rsdecode.cpp:166]   --->   Operation 926 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i5 %i_13" [rsdecode.cpp:167]   --->   Operation 927 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_117 : Operation 928 [1/1] (0.71ns)   --->   "%add_ln167_1 = add i9 %add_ln167, i9 %zext_ln167_1" [rsdecode.cpp:167]   --->   Operation 928 'add' 'add_ln167_1' <Predicate = (!icmp_ln166)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i9 %add_ln167_1" [rsdecode.cpp:167]   --->   Operation 929 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_117 : Operation 930 [1/1] (0.00ns)   --->   "%elp_addr_6 = getelementptr i32 %elp, i64 0, i64 %zext_ln167_2" [rsdecode.cpp:167]   --->   Operation 930 'getelementptr' 'elp_addr_6' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_117 : Operation 931 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [rsdecode.cpp:81]   --->   Operation 931 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_117 : Operation 932 [1/1] (1.19ns)   --->   "%store_ln167 = store i32 0, i9 %elp_addr_6" [rsdecode.cpp:167]   --->   Operation 932 'store' 'store_ln167' <Predicate = (!icmp_ln166)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_117 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 933 'br' 'br_ln0' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 118 <SV = 34> <Delay = 0.69>
ST_118 : Operation 934 [2/2] (0.69ns)   --->   "%l_load_1 = load i5 %l_addr_3" [rsdecode.cpp:161]   --->   Operation 934 'load' 'l_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_118 : Operation 935 [1/1] (0.00ns)   --->   "%d_addr_5 = getelementptr i9 %d, i64 0, i64 %zext_ln161" [rsdecode.cpp:161]   --->   Operation 935 'getelementptr' 'd_addr_5' <Predicate = true> <Delay = 0.00>

State 119 <SV = 35> <Delay = 2.66>
ST_119 : Operation 936 [1/2] (0.69ns)   --->   "%l_load_1 = load i5 %l_addr_3" [rsdecode.cpp:161]   --->   Operation 936 'load' 'l_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_119 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %l_load_1, i32 31" [rsdecode.cpp:168]   --->   Operation 937 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %tmp_2, void %.lr.ph80, void %._crit_edge81" [rsdecode.cpp:168]   --->   Operation 938 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 939 [1/1] (0.88ns)   --->   "%add_ln168 = add i32 %l_load_1, i32 1" [rsdecode.cpp:168]   --->   Operation 939 'add' 'add_ln168' <Predicate = (!tmp_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 940 [1/1] (0.85ns)   --->   "%icmp_ln168 = icmp_ne  i32 %add_ln168, i32 0" [rsdecode.cpp:168]   --->   Operation 940 'icmp' 'icmp_ln168' <Predicate = (!tmp_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 941 [1/1] (0.22ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 %add_ln168, i32 1" [rsdecode.cpp:168]   --->   Operation 941 'select' 'select_ln168' <Predicate = (!tmp_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 942 [2/2] (0.68ns)   --->   "%d_load_3 = load i5 %d_addr_5" [rsdecode.cpp:170]   --->   Operation 942 'load' 'd_load_3' <Predicate = (!tmp_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_119 : Operation 943 [1/1] (0.71ns)   --->   "%sub_ln170_1 = sub i9 %add_ln133, i9 %trunc_ln161" [rsdecode.cpp:170]   --->   Operation 943 'sub' 'sub_ln170_1' <Predicate = (!tmp_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 36> <Delay = 1.44>
ST_120 : Operation 944 [1/2] (0.68ns)   --->   "%d_load_3 = load i5 %d_addr_5" [rsdecode.cpp:170]   --->   Operation 944 'load' 'd_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_120 : Operation 945 [1/1] (0.00ns)   --->   "%d_load_3_cast = sext i9 %d_load_3" [rsdecode.cpp:170]   --->   Operation 945 'sext' 'd_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 946 [1/1] (0.71ns)   --->   "%add154 = add i10 %sext_ln133, i10 255" [rsdecode.cpp:133]   --->   Operation 946 'add' 'add154' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i10 %add154" [rsdecode.cpp:170]   --->   Operation 947 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 948 [1/1] (0.72ns)   --->   "%sub_ln170 = sub i11 %sext_ln170, i11 %d_load_3_cast" [rsdecode.cpp:170]   --->   Operation 948 'sub' 'sub_ln170' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i11 %sub_ln170" [rsdecode.cpp:170]   --->   Operation 949 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 950 [1/1] (0.38ns)   --->   "%br_ln168 = br void" [rsdecode.cpp:168]   --->   Operation 950 'br' 'br_ln168' <Predicate = true> <Delay = 0.38>

State 121 <SV = 37> <Delay = 1.91>
ST_121 : Operation 951 [1/1] (0.00ns)   --->   "%i_14 = phi i32 0, void %.lr.ph80, i32 %add_ln168_1, void %.split49._crit_edge" [rsdecode.cpp:168]   --->   Operation 951 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 952 [1/1] (0.88ns)   --->   "%add_ln168_1 = add i32 %i_14, i32 1" [rsdecode.cpp:168]   --->   Operation 952 'add' 'add_ln168_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 953 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 953 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 954 [1/1] (0.85ns)   --->   "%icmp_ln168_1 = icmp_eq  i32 %i_14, i32 %select_ln168" [rsdecode.cpp:168]   --->   Operation 954 'icmp' 'icmp_ln168_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 955 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 955 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168_1, void %.split49, void %._crit_edge81.loopexit" [rsdecode.cpp:168]   --->   Operation 956 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = trunc i32 %i_14" [rsdecode.cpp:169]   --->   Operation 957 'trunc' 'trunc_ln169_2' <Predicate = (!icmp_ln168_1)> <Delay = 0.00>
ST_121 : Operation 958 [1/1] (0.71ns)   --->   "%add_ln169_1 = add i9 %add_ln169, i9 %trunc_ln169_2" [rsdecode.cpp:169]   --->   Operation 958 'add' 'add_ln169_1' <Predicate = (!icmp_ln168_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i9 %add_ln169_1" [rsdecode.cpp:169]   --->   Operation 959 'zext' 'zext_ln169' <Predicate = (!icmp_ln168_1)> <Delay = 0.00>
ST_121 : Operation 960 [1/1] (0.00ns)   --->   "%elp_addr_7 = getelementptr i32 %elp, i64 0, i64 %zext_ln169" [rsdecode.cpp:169]   --->   Operation 960 'getelementptr' 'elp_addr_7' <Predicate = (!icmp_ln168_1)> <Delay = 0.00>
ST_121 : Operation 961 [2/2] (1.19ns)   --->   "%elp_load_1 = load i9 %elp_addr_7" [rsdecode.cpp:169]   --->   Operation 961 'load' 'elp_load_1' <Predicate = (!icmp_ln168_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 122 <SV = 38> <Delay = 3.24>
ST_122 : Operation 962 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [rsdecode.cpp:81]   --->   Operation 962 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 963 [1/2] (1.19ns)   --->   "%elp_load_1 = load i9 %elp_addr_7" [rsdecode.cpp:169]   --->   Operation 963 'load' 'elp_load_1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_122 : Operation 964 [1/1] (0.85ns)   --->   "%icmp_ln169 = icmp_eq  i32 %elp_load_1, i32 4294967295" [rsdecode.cpp:169]   --->   Operation 964 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void, void %.split49._crit_edge" [rsdecode.cpp:169]   --->   Operation 965 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 966 [1/1] (0.88ns)   --->   "%add_ln170 = add i32 %elp_load_1, i32 %sext_ln170_1" [rsdecode.cpp:170]   --->   Operation 966 'add' 'add_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 967 [36/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 967 'srem' 'srem_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_1 = add i9 %sub_ln170_1, i9 %trunc_ln169_2" [rsdecode.cpp:170]   --->   Operation 968 'add' 'add_ln170_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_122 : Operation 969 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln170_2 = add i9 %add_ln167, i9 %add_ln170_1" [rsdecode.cpp:170]   --->   Operation 969 'add' 'add_ln170_2' <Predicate = (!icmp_ln169)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 123 <SV = 39> <Delay = 1.16>
ST_123 : Operation 970 [35/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 970 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 40> <Delay = 1.16>
ST_124 : Operation 971 [34/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 971 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 41> <Delay = 1.16>
ST_125 : Operation 972 [33/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 972 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 42> <Delay = 1.16>
ST_126 : Operation 973 [32/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 973 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 43> <Delay = 1.16>
ST_127 : Operation 974 [31/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 974 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 44> <Delay = 1.16>
ST_128 : Operation 975 [30/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 975 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 45> <Delay = 1.16>
ST_129 : Operation 976 [29/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 976 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 46> <Delay = 1.16>
ST_130 : Operation 977 [28/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 977 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 47> <Delay = 1.16>
ST_131 : Operation 978 [27/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 978 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 48> <Delay = 1.16>
ST_132 : Operation 979 [26/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 979 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 49> <Delay = 1.16>
ST_133 : Operation 980 [25/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 980 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 50> <Delay = 1.16>
ST_134 : Operation 981 [24/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 981 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 51> <Delay = 1.16>
ST_135 : Operation 982 [23/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 982 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 52> <Delay = 1.16>
ST_136 : Operation 983 [22/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 983 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 53> <Delay = 1.16>
ST_137 : Operation 984 [21/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 984 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 54> <Delay = 1.16>
ST_138 : Operation 985 [20/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 985 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 55> <Delay = 1.16>
ST_139 : Operation 986 [19/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 986 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 56> <Delay = 1.16>
ST_140 : Operation 987 [18/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 987 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 57> <Delay = 1.16>
ST_141 : Operation 988 [17/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 988 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 58> <Delay = 1.16>
ST_142 : Operation 989 [16/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 989 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 59> <Delay = 1.16>
ST_143 : Operation 990 [15/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 990 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 60> <Delay = 1.16>
ST_144 : Operation 991 [14/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 991 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 61> <Delay = 1.16>
ST_145 : Operation 992 [13/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 992 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 62> <Delay = 1.16>
ST_146 : Operation 993 [12/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 993 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 63> <Delay = 1.16>
ST_147 : Operation 994 [11/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 994 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 64> <Delay = 1.16>
ST_148 : Operation 995 [10/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 995 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 65> <Delay = 1.16>
ST_149 : Operation 996 [9/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 996 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 66> <Delay = 1.16>
ST_150 : Operation 997 [8/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 997 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 67> <Delay = 1.16>
ST_151 : Operation 998 [7/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 998 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 68> <Delay = 1.16>
ST_152 : Operation 999 [6/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 999 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 69> <Delay = 1.16>
ST_153 : Operation 1000 [5/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 1000 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 70> <Delay = 1.16>
ST_154 : Operation 1001 [4/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 1001 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 71> <Delay = 1.16>
ST_155 : Operation 1002 [3/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 1002 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 72> <Delay = 1.16>
ST_156 : Operation 1003 [2/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 1003 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 73> <Delay = 2.36>
ST_157 : Operation 1004 [1/36] (1.16ns)   --->   "%srem_ln170 = srem i32 %add_ln170, i32 255" [rsdecode.cpp:170]   --->   Operation 1004 'srem' 'srem_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i8 %srem_ln170" [rsdecode.cpp:170]   --->   Operation 1005 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_157 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %trunc_ln170" [rsdecode.cpp:170]   --->   Operation 1006 'zext' 'zext_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_157 : Operation 1007 [1/1] (0.00ns)   --->   "%alpha_to_addr_8 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln170" [rsdecode.cpp:170]   --->   Operation 1007 'getelementptr' 'alpha_to_addr_8' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_157 : Operation 1008 [2/2] (1.19ns)   --->   "%alpha_to_load_9 = load i8 %alpha_to_addr_8" [rsdecode.cpp:170]   --->   Operation 1008 'load' 'alpha_to_load_9' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 158 <SV = 74> <Delay = 2.39>
ST_158 : Operation 1009 [1/2] (1.19ns)   --->   "%alpha_to_load_9 = load i8 %alpha_to_addr_8" [rsdecode.cpp:170]   --->   Operation 1009 'load' 'alpha_to_load_9' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_158 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i9 %add_ln170_2" [rsdecode.cpp:170]   --->   Operation 1010 'zext' 'zext_ln170_1' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_158 : Operation 1011 [1/1] (0.00ns)   --->   "%elp_addr_8 = getelementptr i32 %elp, i64 0, i64 %zext_ln170_1" [rsdecode.cpp:170]   --->   Operation 1011 'getelementptr' 'elp_addr_8' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_158 : Operation 1012 [1/1] (1.19ns)   --->   "%store_ln170 = store i32 %alpha_to_load_9, i9 %elp_addr_8" [rsdecode.cpp:170]   --->   Operation 1012 'store' 'store_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_158 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln170 = br void %.split49._crit_edge" [rsdecode.cpp:170]   --->   Operation 1013 'br' 'br_ln170' <Predicate = (!icmp_ln168_1 & !icmp_ln169)> <Delay = 0.00>
ST_158 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1014 'br' 'br_ln0' <Predicate = (!icmp_ln168_1)> <Delay = 0.00>

State 159 <SV = 38> <Delay = 1.96>
ST_159 : Operation 1015 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge81"   --->   Operation 1015 'br' 'br_ln0' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_159 : Operation 1016 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_61" [rsdecode.cpp:171]   --->   Operation 1016 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 31" [rsdecode.cpp:171]   --->   Operation 1017 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %tmp_3, void %.lr.ph85, void %._crit_edge81.._crit_edge91_crit_edge" [rsdecode.cpp:171]   --->   Operation 1018 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1019 [1/1] (0.88ns)   --->   "%add_ln171 = add i32 %p_load, i32 1" [rsdecode.cpp:171]   --->   Operation 1019 'add' 'add_ln171' <Predicate = (!tmp_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1020 [1/1] (0.85ns)   --->   "%icmp_ln171 = icmp_ne  i32 %add_ln171, i32 0" [rsdecode.cpp:171]   --->   Operation 1020 'icmp' 'icmp_ln171' <Predicate = (!tmp_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1021 [1/1] (0.22ns)   --->   "%select_ln171 = select i1 %icmp_ln171, i32 %add_ln171, i32 1" [rsdecode.cpp:171]   --->   Operation 1021 'select' 'select_ln171' <Predicate = (!tmp_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1022 [1/1] (0.38ns)   --->   "%br_ln171 = br void" [rsdecode.cpp:171]   --->   Operation 1022 'br' 'br_ln171' <Predicate = (!tmp_3)> <Delay = 0.38>
ST_159 : Operation 1023 [1/1] (0.38ns)   --->   "%store_ln171 = store i32 %select_ln161, i32 %empty_61" [rsdecode.cpp:171]   --->   Operation 1023 'store' 'store_ln171' <Predicate = (tmp_3)> <Delay = 0.38>
ST_159 : Operation 1024 [1/1] (0.38ns)   --->   "%br_ln171 = br void %._crit_edge91" [rsdecode.cpp:171]   --->   Operation 1024 'br' 'br_ln171' <Predicate = (tmp_3)> <Delay = 0.38>

State 160 <SV = 39> <Delay = 1.91>
ST_160 : Operation 1025 [1/1] (0.00ns)   --->   "%i_15 = phi i9 %add_ln171_1, void %.split53, i9 0, void %.lr.ph85" [rsdecode.cpp:171]   --->   Operation 1025 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1026 [1/1] (0.71ns)   --->   "%add_ln171_1 = add i9 %i_15, i9 1" [rsdecode.cpp:171]   --->   Operation 1026 'add' 'add_ln171_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1027 [1/1] (0.00ns)   --->   "%i_15_cast = zext i9 %i_15" [rsdecode.cpp:171]   --->   Operation 1027 'zext' 'i_15_cast' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1028 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1028 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1029 [1/1] (0.85ns)   --->   "%icmp_ln171_1 = icmp_eq  i32 %i_15_cast, i32 %select_ln171" [rsdecode.cpp:171]   --->   Operation 1029 'icmp' 'icmp_ln171_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1030 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1030 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171_1, void %.split53, void %._crit_edge91.loopexit" [rsdecode.cpp:171]   --->   Operation 1031 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1032 [1/1] (0.71ns)   --->   "%add_ln173 = add i9 %add_ln138, i9 %i_15" [rsdecode.cpp:173]   --->   Operation 1032 'add' 'add_ln173' <Predicate = (!icmp_ln171_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %add_ln173" [rsdecode.cpp:173]   --->   Operation 1033 'zext' 'zext_ln173' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_160 : Operation 1034 [1/1] (0.00ns)   --->   "%elp_addr_9 = getelementptr i32 %elp, i64 0, i64 %zext_ln173" [rsdecode.cpp:173]   --->   Operation 1034 'getelementptr' 'elp_addr_9' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_160 : Operation 1035 [1/1] (0.71ns)   --->   "%add_ln173_1 = add i9 %add_ln167, i9 %i_15" [rsdecode.cpp:173]   --->   Operation 1035 'add' 'add_ln173_1' <Predicate = (!icmp_ln171_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i9 %add_ln173_1" [rsdecode.cpp:173]   --->   Operation 1036 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_160 : Operation 1037 [1/1] (0.00ns)   --->   "%elp_addr_10 = getelementptr i32 %elp, i64 0, i64 %zext_ln173_1" [rsdecode.cpp:173]   --->   Operation 1037 'getelementptr' 'elp_addr_10' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_160 : Operation 1038 [2/2] (1.19ns)   --->   "%elp_load_2 = load i9 %elp_addr_9" [rsdecode.cpp:173]   --->   Operation 1038 'load' 'elp_load_2' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_160 : Operation 1039 [2/2] (1.19ns)   --->   "%elp_load_3 = load i9 %elp_addr_10" [rsdecode.cpp:173]   --->   Operation 1039 'load' 'elp_load_3' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 161 <SV = 40> <Delay = 2.60>
ST_161 : Operation 1040 [1/2] (1.19ns)   --->   "%elp_load_2 = load i9 %elp_addr_9" [rsdecode.cpp:173]   --->   Operation 1040 'load' 'elp_load_2' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_161 : Operation 1041 [1/2] (1.19ns)   --->   "%elp_load_3 = load i9 %elp_addr_10" [rsdecode.cpp:173]   --->   Operation 1041 'load' 'elp_load_3' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_161 : Operation 1042 [1/1] (0.21ns)   --->   "%xor_ln173 = xor i32 %elp_load_3, i32 %elp_load_2" [rsdecode.cpp:173]   --->   Operation 1042 'xor' 'xor_ln173' <Predicate = (!icmp_ln171_1)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1043 [1/1] (1.19ns)   --->   "%store_ln173 = store i32 %xor_ln173, i9 %elp_addr_10" [rsdecode.cpp:173]   --->   Operation 1043 'store' 'store_ln173' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_161 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i32 %elp_load_2" [rsdecode.cpp:174]   --->   Operation 1044 'zext' 'zext_ln174' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_161 : Operation 1045 [1/1] (0.00ns)   --->   "%index_of_addr_10 = getelementptr i9 %index_of, i64 0, i64 %zext_ln174" [rsdecode.cpp:174]   --->   Operation 1045 'getelementptr' 'index_of_addr_10' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_161 : Operation 1046 [2/2] (1.17ns)   --->   "%index_of_load_7 = load i8 %index_of_addr_10" [rsdecode.cpp:174]   --->   Operation 1046 'load' 'index_of_load_7' <Predicate = (!icmp_ln171_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 162 <SV = 41> <Delay = 1.17>
ST_162 : Operation 1047 [1/2] (1.17ns)   --->   "%index_of_load_7 = load i8 %index_of_addr_10" [rsdecode.cpp:174]   --->   Operation 1047 'load' 'index_of_load_7' <Predicate = (!icmp_ln171_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 163 <SV = 42> <Delay = 1.19>
ST_163 : Operation 1048 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [rsdecode.cpp:81]   --->   Operation 1048 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_163 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i9 %index_of_load_7" [rsdecode.cpp:174]   --->   Operation 1049 'sext' 'sext_ln174' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>
ST_163 : Operation 1050 [1/1] (1.19ns)   --->   "%store_ln174 = store i32 %sext_ln174, i9 %elp_addr_9" [rsdecode.cpp:174]   --->   Operation 1050 'store' 'store_ln174' <Predicate = (!icmp_ln171_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_163 : Operation 1051 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1051 'br' 'br_ln0' <Predicate = (!icmp_ln171_1)> <Delay = 0.00>

State 164 <SV = 40> <Delay = 1.71>
ST_164 : Operation 1052 [1/1] (0.38ns)   --->   "%store_ln161 = store i32 %select_ln161, i32 %empty_61" [rsdecode.cpp:161]   --->   Operation 1052 'store' 'store_ln161' <Predicate = (!icmp_ln133 & !tmp_3)> <Delay = 0.38>
ST_164 : Operation 1053 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge91"   --->   Operation 1053 'br' 'br_ln0' <Predicate = (!icmp_ln133 & !tmp_3)> <Delay = 0.38>
ST_164 : Operation 1054 [1/1] (0.00ns)   --->   "%p_pre_phi = phi i5 %add_ln135, void, i5 %empty_63, void %._crit_edge81.._crit_edge91_crit_edge, i5 %empty_63, void %._crit_edge91.loopexit, i5 %add_ln135, void %._crit_edge91.loopexit166" [rsdecode.cpp:135]   --->   Operation 1054 'phi' 'p_pre_phi' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1055 [1/1] (0.00ns)   --->   "%p_load161 = load i32 %empty_61" [rsdecode.cpp:195]   --->   Operation 1055 'load' 'p_load161' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i5 %p_pre_phi" [rsdecode.cpp:177]   --->   Operation 1056 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %p_pre_phi, i4 0" [rsdecode.cpp:186]   --->   Operation 1057 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_pre_phi, i2 0" [rsdecode.cpp:186]   --->   Operation 1058 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i7 %tmp_6" [rsdecode.cpp:186]   --->   Operation 1059 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1060 [1/1] (0.71ns)   --->   "%add_ln186 = add i9 %tmp_s, i9 %zext_ln186_1" [rsdecode.cpp:186]   --->   Operation 1060 'add' 'add_ln186' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177 = add i32 %trunc_ln132, i32 1" [rsdecode.cpp:177]   --->   Operation 1061 'add' 'add_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_164 : Operation 1062 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln177 = sub i32 %add_ln177, i32 %p_load161" [rsdecode.cpp:177]   --->   Operation 1062 'sub' 'sub_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_164 : Operation 1063 [1/1] (0.00ns)   --->   "%u_lu_addr_4 = getelementptr i32 %u_lu, i64 0, i64 %zext_ln177" [rsdecode.cpp:177]   --->   Operation 1063 'getelementptr' 'u_lu_addr_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1064 [1/1] (0.69ns)   --->   "%store_ln177 = store i32 %sub_ln177, i5 %u_lu_addr_4" [rsdecode.cpp:177]   --->   Operation 1064 'store' 'store_ln177' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 22> <RAM>
ST_164 : Operation 1065 [1/1] (1.06ns)   --->   "%icmp_ln179 = icmp_slt  i64 %add_ln132, i64 20" [rsdecode.cpp:179]   --->   Operation 1065 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %.critedge, void %_ifconv1" [rsdecode.cpp:179]   --->   Operation 1066 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1067 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i9 %s, i64 0, i64 %zext_ln177" [rsdecode.cpp:181]   --->   Operation 1067 'getelementptr' 's_addr_2' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_164 : Operation 1068 [2/2] (0.68ns)   --->   "%s_load_1 = load i5 %s_addr_2" [rsdecode.cpp:181]   --->   Operation 1068 'load' 's_load_1' <Predicate = (icmp_ln179)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_164 : Operation 1069 [1/1] (0.00ns)   --->   "%d_addr_6 = getelementptr i9 %d, i64 0, i64 %zext_ln177" [rsdecode.cpp:184]   --->   Operation 1069 'getelementptr' 'd_addr_6' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_164 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %p_load161" [rsdecode.cpp:177]   --->   Operation 1070 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_164 : Operation 1071 [1/1] (0.85ns)   --->   "%icmp_ln192 = icmp_slt  i32 %p_load161, i32 11" [rsdecode.cpp:192]   --->   Operation 1071 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln179)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1072 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %.critedge.thread, void" [rsdecode.cpp:192]   --->   Operation 1072 'br' 'br_ln192' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_164 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load161, i32 31" [rsdecode.cpp:195]   --->   Operation 1073 'bitselect' 'tmp_7' <Predicate = (!icmp_ln179 & icmp_ln192)> <Delay = 0.00>
ST_164 : Operation 1074 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %tmp_7, void %.lr.ph73, void %._crit_edge74" [rsdecode.cpp:195]   --->   Operation 1074 'br' 'br_ln195' <Predicate = (!icmp_ln179 & icmp_ln192)> <Delay = 0.00>
ST_164 : Operation 1075 [1/1] (0.70ns)   --->   "%add_ln195 = add i4 %trunc_ln177, i4 1" [rsdecode.cpp:195]   --->   Operation 1075 'add' 'add_ln195' <Predicate = (!icmp_ln179 & icmp_ln192 & !tmp_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1076 [1/1] (0.65ns)   --->   "%icmp_ln195 = icmp_ne  i4 %add_ln195, i4 0" [rsdecode.cpp:195]   --->   Operation 1076 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln179 & icmp_ln192 & !tmp_7)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1077 [1/1] (0.35ns)   --->   "%select_ln195 = select i1 %icmp_ln195, i4 %add_ln195, i4 1" [rsdecode.cpp:195]   --->   Operation 1077 'select' 'select_ln195' <Predicate = (!icmp_ln179 & icmp_ln192 & !tmp_7)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1078 [1/1] (0.38ns)   --->   "%br_ln195 = br void" [rsdecode.cpp:195]   --->   Operation 1078 'br' 'br_ln195' <Predicate = (!icmp_ln179 & icmp_ln192 & !tmp_7)> <Delay = 0.38>

State 165 <SV = 32> <Delay = 1.96>
ST_165 : Operation 1079 [1/1] (0.00ns)   --->   "%p_load157 = load i32 %empty_61" [rsdecode.cpp:136]   --->   Operation 1079 'load' 'p_load157' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1080 [1/1] (0.70ns)   --->   "%add_ln135 = add i5 %trunc_ln81, i5 2" [rsdecode.cpp:135]   --->   Operation 1080 'add' 'add_ln135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %add_ln135" [rsdecode.cpp:135]   --->   Operation 1081 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln135, i4 0" [rsdecode.cpp:138]   --->   Operation 1082 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln135, i2 0" [rsdecode.cpp:138]   --->   Operation 1083 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i7 %tmp_5" [rsdecode.cpp:138]   --->   Operation 1084 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1085 [1/1] (0.71ns)   --->   "%add_ln138_1 = add i9 %tmp_4, i9 %zext_ln138" [rsdecode.cpp:138]   --->   Operation 1085 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1086 [1/1] (0.00ns)   --->   "%l_addr_2 = getelementptr i32 %l, i64 0, i64 %zext_ln135" [rsdecode.cpp:135]   --->   Operation 1086 'getelementptr' 'l_addr_2' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1087 [1/1] (0.69ns)   --->   "%store_ln135 = store i32 %p_load157, i5 %l_addr_2" [rsdecode.cpp:135]   --->   Operation 1087 'store' 'store_ln135' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 22> <RAM>
ST_165 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load157, i32 31" [rsdecode.cpp:136]   --->   Operation 1088 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1089 [1/1] (0.38ns)   --->   "%br_ln136 = br i1 %tmp_1, void %.lr.ph90, void %._crit_edge91" [rsdecode.cpp:136]   --->   Operation 1089 'br' 'br_ln136' <Predicate = true> <Delay = 0.38>
ST_165 : Operation 1090 [1/1] (0.88ns)   --->   "%add_ln136 = add i32 %p_load157, i32 1" [rsdecode.cpp:136]   --->   Operation 1090 'add' 'add_ln136' <Predicate = (!tmp_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1091 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i32 %add_ln136, i32 0" [rsdecode.cpp:136]   --->   Operation 1091 'icmp' 'icmp_ln136' <Predicate = (!tmp_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1092 [1/1] (0.22ns)   --->   "%select_ln136 = select i1 %icmp_ln136, i32 %add_ln136, i32 1" [rsdecode.cpp:136]   --->   Operation 1092 'select' 'select_ln136' <Predicate = (!tmp_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1093 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [rsdecode.cpp:136]   --->   Operation 1093 'br' 'br_ln136' <Predicate = (!tmp_1)> <Delay = 0.38>

State 166 <SV = 33> <Delay = 1.91>
ST_166 : Operation 1094 [1/1] (0.00ns)   --->   "%i_12 = phi i9 %add_ln136_1, void %.split57, i9 0, void %.lr.ph90" [rsdecode.cpp:136]   --->   Operation 1094 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1095 [1/1] (0.71ns)   --->   "%add_ln136_1 = add i9 %i_12, i9 1" [rsdecode.cpp:136]   --->   Operation 1095 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1096 [1/1] (0.00ns)   --->   "%i_12_cast = zext i9 %i_12" [rsdecode.cpp:136]   --->   Operation 1096 'zext' 'i_12_cast' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1097 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1097 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1098 [1/1] (0.85ns)   --->   "%icmp_ln136_1 = icmp_eq  i32 %i_12_cast, i32 %select_ln136" [rsdecode.cpp:136]   --->   Operation 1098 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1099 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1099 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136_1, void %.split57, void %._crit_edge91.loopexit166" [rsdecode.cpp:136]   --->   Operation 1100 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1101 [1/1] (0.71ns)   --->   "%add_ln138_2 = add i9 %add_ln138, i9 %i_12" [rsdecode.cpp:138]   --->   Operation 1101 'add' 'add_ln138_2' <Predicate = (!icmp_ln136_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i9 %add_ln138_2" [rsdecode.cpp:138]   --->   Operation 1102 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_166 : Operation 1103 [1/1] (0.00ns)   --->   "%elp_addr_4 = getelementptr i32 %elp, i64 0, i64 %zext_ln138_1" [rsdecode.cpp:138]   --->   Operation 1103 'getelementptr' 'elp_addr_4' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_166 : Operation 1104 [1/1] (0.71ns)   --->   "%add_ln138_3 = add i9 %add_ln138_1, i9 %i_12" [rsdecode.cpp:138]   --->   Operation 1104 'add' 'add_ln138_3' <Predicate = (!icmp_ln136_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1105 [2/2] (1.19ns)   --->   "%elp_load = load i9 %elp_addr_4" [rsdecode.cpp:138]   --->   Operation 1105 'load' 'elp_load' <Predicate = (!icmp_ln136_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 167 <SV = 34> <Delay = 2.39>
ST_167 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i9 %add_ln138_3" [rsdecode.cpp:138]   --->   Operation 1106 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_167 : Operation 1107 [1/1] (0.00ns)   --->   "%elp_addr_5 = getelementptr i32 %elp, i64 0, i64 %zext_ln138_2" [rsdecode.cpp:138]   --->   Operation 1107 'getelementptr' 'elp_addr_5' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_167 : Operation 1108 [1/2] (1.19ns)   --->   "%elp_load = load i9 %elp_addr_4" [rsdecode.cpp:138]   --->   Operation 1108 'load' 'elp_load' <Predicate = (!icmp_ln136_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_167 : Operation 1109 [1/1] (1.19ns)   --->   "%store_ln138 = store i32 %elp_load, i9 %elp_addr_5" [rsdecode.cpp:138]   --->   Operation 1109 'store' 'store_ln138' <Predicate = (!icmp_ln136_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_167 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i32 %elp_load" [rsdecode.cpp:139]   --->   Operation 1110 'zext' 'zext_ln139' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_167 : Operation 1111 [1/1] (0.00ns)   --->   "%index_of_addr_9 = getelementptr i9 %index_of, i64 0, i64 %zext_ln139" [rsdecode.cpp:139]   --->   Operation 1111 'getelementptr' 'index_of_addr_9' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_167 : Operation 1112 [2/2] (1.17ns)   --->   "%index_of_load_6 = load i8 %index_of_addr_9" [rsdecode.cpp:139]   --->   Operation 1112 'load' 'index_of_load_6' <Predicate = (!icmp_ln136_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 168 <SV = 35> <Delay = 2.37>
ST_168 : Operation 1113 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [rsdecode.cpp:81]   --->   Operation 1113 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_168 : Operation 1114 [1/2] (1.17ns)   --->   "%index_of_load_6 = load i8 %index_of_addr_9" [rsdecode.cpp:139]   --->   Operation 1114 'load' 'index_of_load_6' <Predicate = (!icmp_ln136_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_168 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i9 %index_of_load_6" [rsdecode.cpp:139]   --->   Operation 1115 'sext' 'sext_ln139' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>
ST_168 : Operation 1116 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %sext_ln139, i9 %elp_addr_4" [rsdecode.cpp:139]   --->   Operation 1116 'store' 'store_ln139' <Predicate = (!icmp_ln136_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_168 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1117 'br' 'br_ln0' <Predicate = (!icmp_ln136_1)> <Delay = 0.00>

State 169 <SV = 34> <Delay = 0.38>
ST_169 : Operation 1118 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge91"   --->   Operation 1118 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 170 <SV = 41> <Delay = 1.87>
ST_170 : Operation 1119 [1/2] (0.68ns)   --->   "%s_load_1 = load i5 %s_addr_2" [rsdecode.cpp:181]   --->   Operation 1119 'load' 's_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_170 : Operation 1120 [1/1] (0.59ns)   --->   "%icmp_ln181 = icmp_eq  i9 %s_load_1, i9 511" [rsdecode.cpp:181]   --->   Operation 1120 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i9 %s_load_1" [rsdecode.cpp:182]   --->   Operation 1121 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1122 [1/1] (0.00ns)   --->   "%alpha_to_addr_9 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln182" [rsdecode.cpp:182]   --->   Operation 1122 'getelementptr' 'alpha_to_addr_9' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1123 [2/2] (1.19ns)   --->   "%alpha_to_load_10 = load i8 %alpha_to_addr_9" [rsdecode.cpp:182]   --->   Operation 1123 'load' 'alpha_to_load_10' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 171 <SV = 42> <Delay = 1.42>
ST_171 : Operation 1124 [1/2] (1.19ns)   --->   "%alpha_to_load_10 = load i8 %alpha_to_addr_9" [rsdecode.cpp:182]   --->   Operation 1124 'load' 'alpha_to_load_10' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_171 : Operation 1125 [1/1] (0.22ns)   --->   "%select_ln181 = select i1 %icmp_ln181, i32 0, i32 %alpha_to_load_10" [rsdecode.cpp:181]   --->   Operation 1125 'select' 'select_ln181' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1126 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp_sgt  i32 %p_load161, i32 0" [rsdecode.cpp:185]   --->   Operation 1126 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1127 [1/1] (0.38ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %._crit_edge96, void %.lr.ph95" [rsdecode.cpp:185]   --->   Operation 1127 'br' 'br_ln185' <Predicate = true> <Delay = 0.38>
ST_171 : Operation 1128 [1/1] (0.88ns)   --->   "%add_ln185 = add i32 %p_load161, i32 1" [rsdecode.cpp:185]   --->   Operation 1128 'add' 'add_ln185' <Predicate = (icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1129 [1/1] (0.85ns)   --->   "%icmp_ln185_1 = icmp_ne  i32 %p_load161, i32 0" [rsdecode.cpp:185]   --->   Operation 1129 'icmp' 'icmp_ln185_1' <Predicate = (icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1130 [1/1] (0.22ns)   --->   "%select_ln185 = select i1 %icmp_ln185_1, i32 %add_ln185, i32 2" [rsdecode.cpp:185]   --->   Operation 1130 'select' 'select_ln185' <Predicate = (icmp_ln185)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1131 [1/1] (0.38ns)   --->   "%br_ln185 = br void" [rsdecode.cpp:185]   --->   Operation 1131 'br' 'br_ln185' <Predicate = (icmp_ln185)> <Delay = 0.38>

State 172 <SV = 43> <Delay = 1.39>
ST_172 : Operation 1132 [1/1] (0.00ns)   --->   "%i_17 = phi i32 1, void %.lr.ph95, i32 %add_ln185_1, void %.split61._crit_edge" [rsdecode.cpp:185]   --->   Operation 1132 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1133 [1/1] (0.85ns)   --->   "%icmp_ln185_2 = icmp_eq  i32 %i_17, i32 %select_ln185" [rsdecode.cpp:185]   --->   Operation 1133 'icmp' 'icmp_ln185_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1134 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185_2, void %.split61, void %._crit_edge96.loopexit" [rsdecode.cpp:185]   --->   Operation 1134 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i32 %i_17" [rsdecode.cpp:186]   --->   Operation 1135 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_172 : Operation 1136 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %i_17" [rsdecode.cpp:185]   --->   Operation 1136 'trunc' 'empty_69' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_172 : Operation 1137 [1/1] (0.70ns)   --->   "%sub_ln186 = sub i5 %p_pre_phi, i5 %empty_69" [rsdecode.cpp:186]   --->   Operation 1137 'sub' 'sub_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %sub_ln186" [rsdecode.cpp:186]   --->   Operation 1138 'zext' 'zext_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_172 : Operation 1139 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i9 %s, i64 0, i64 %zext_ln186" [rsdecode.cpp:186]   --->   Operation 1139 'getelementptr' 's_addr_3' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_172 : Operation 1140 [2/2] (0.68ns)   --->   "%s_load_2 = load i5 %s_addr_3" [rsdecode.cpp:186]   --->   Operation 1140 'load' 's_load_2' <Predicate = (!icmp_ln185_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_172 : Operation 1141 [1/1] (0.88ns)   --->   "%add_ln185_1 = add i32 %i_17, i32 1" [rsdecode.cpp:185]   --->   Operation 1141 'add' 'add_ln185_1' <Predicate = (!icmp_ln185_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 44> <Delay = 1.91>
ST_173 : Operation 1142 [1/1] (0.71ns)   --->   "%add_ln186_1 = add i9 %add_ln186, i9 %trunc_ln186" [rsdecode.cpp:186]   --->   Operation 1142 'add' 'add_ln186_1' <Predicate = (!icmp_ln185_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i9 %add_ln186_1" [rsdecode.cpp:186]   --->   Operation 1143 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_173 : Operation 1144 [1/1] (0.00ns)   --->   "%elp_addr_12 = getelementptr i32 %elp, i64 0, i64 %zext_ln186_2" [rsdecode.cpp:186]   --->   Operation 1144 'getelementptr' 'elp_addr_12' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_173 : Operation 1145 [1/2] (0.68ns)   --->   "%s_load_2 = load i5 %s_addr_3" [rsdecode.cpp:186]   --->   Operation 1145 'load' 's_load_2' <Predicate = (!icmp_ln185_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_173 : Operation 1146 [1/1] (0.59ns)   --->   "%icmp_ln186 = icmp_eq  i9 %s_load_2, i9 511" [rsdecode.cpp:186]   --->   Operation 1146 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1147 [2/2] (1.19ns)   --->   "%elp_load_5 = load i9 %elp_addr_12" [rsdecode.cpp:186]   --->   Operation 1147 'load' 'elp_load_5' <Predicate = (!icmp_ln185_2 & !icmp_ln186)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 174 <SV = 45> <Delay = 2.37>
ST_174 : Operation 1148 [1/2] (1.19ns)   --->   "%elp_load_5 = load i9 %elp_addr_12" [rsdecode.cpp:186]   --->   Operation 1148 'load' 'elp_load_5' <Predicate = (!icmp_ln185_2 & !icmp_ln186)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_174 : Operation 1149 [1/1] (0.85ns)   --->   "%icmp_ln186_1 = icmp_eq  i32 %elp_load_5, i32 0" [rsdecode.cpp:186]   --->   Operation 1149 'icmp' 'icmp_ln186_1' <Predicate = (!icmp_ln185_2 & !icmp_ln186)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i32 %elp_load_5" [rsdecode.cpp:187]   --->   Operation 1150 'zext' 'zext_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_174 : Operation 1151 [1/1] (0.00ns)   --->   "%index_of_addr_13 = getelementptr i9 %index_of, i64 0, i64 %zext_ln187" [rsdecode.cpp:187]   --->   Operation 1151 'getelementptr' 'index_of_addr_13' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_174 : Operation 1152 [2/2] (1.17ns)   --->   "%index_of_load_10 = load i8 %index_of_addr_13" [rsdecode.cpp:187]   --->   Operation 1152 'load' 'index_of_load_10' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 175 <SV = 46> <Delay = 2.80>
ST_175 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i9 %s_load_2" [rsdecode.cpp:186]   --->   Operation 1153 'sext' 'sext_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_175 : Operation 1154 [1/2] (1.17ns)   --->   "%index_of_load_10 = load i8 %index_of_addr_13" [rsdecode.cpp:187]   --->   Operation 1154 'load' 'index_of_load_10' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_175 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i9 %index_of_load_10" [rsdecode.cpp:187]   --->   Operation 1155 'sext' 'sext_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_175 : Operation 1156 [1/1] (0.71ns)   --->   "%add_ln187 = add i10 %sext_ln187, i10 %sext_ln186" [rsdecode.cpp:187]   --->   Operation 1156 'add' 'add_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1157 [14/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1157 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 47> <Delay = 0.91>
ST_176 : Operation 1158 [13/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1158 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 48> <Delay = 0.91>
ST_177 : Operation 1159 [12/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1159 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 49> <Delay = 0.91>
ST_178 : Operation 1160 [11/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1160 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 50> <Delay = 0.91>
ST_179 : Operation 1161 [10/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1161 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 51> <Delay = 0.91>
ST_180 : Operation 1162 [9/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1162 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 52> <Delay = 0.91>
ST_181 : Operation 1163 [8/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1163 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 53> <Delay = 0.91>
ST_182 : Operation 1164 [7/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1164 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 54> <Delay = 0.91>
ST_183 : Operation 1165 [6/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1165 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 55> <Delay = 0.91>
ST_184 : Operation 1166 [5/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1166 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 56> <Delay = 0.91>
ST_185 : Operation 1167 [4/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1167 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 57> <Delay = 0.91>
ST_186 : Operation 1168 [3/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1168 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 58> <Delay = 0.91>
ST_187 : Operation 1169 [2/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1169 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 59> <Delay = 2.11>
ST_188 : Operation 1170 [1/14] (0.91ns)   --->   "%srem_ln187 = srem i10 %add_ln187, i10 255" [rsdecode.cpp:187]   --->   Operation 1170 'srem' 'srem_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i8 %srem_ln187" [rsdecode.cpp:187]   --->   Operation 1171 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_188 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i8 %trunc_ln187" [rsdecode.cpp:187]   --->   Operation 1172 'zext' 'zext_ln187_1' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_188 : Operation 1173 [1/1] (0.00ns)   --->   "%alpha_to_addr_10 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln187_1" [rsdecode.cpp:187]   --->   Operation 1173 'getelementptr' 'alpha_to_addr_10' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.00>
ST_188 : Operation 1174 [2/2] (1.19ns)   --->   "%alpha_to_load_11 = load i8 %alpha_to_addr_10" [rsdecode.cpp:187]   --->   Operation 1174 'load' 'alpha_to_load_11' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 189 <SV = 60> <Delay = 1.79>
ST_189 : Operation 1175 [1/1] (0.00ns)   --->   "%empty_67 = phi i32 %select_ln181, void %.lr.ph95, i32 %empty_70, void %.split61._crit_edge" [rsdecode.cpp:181]   --->   Operation 1175 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1177 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1177 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1178 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [rsdecode.cpp:81]   --->   Operation 1178 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_189 : Operation 1179 [1/1] (0.38ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void, void %.split61._crit_edge" [rsdecode.cpp:186]   --->   Operation 1179 'br' 'br_ln186' <Predicate = (!icmp_ln185_2)> <Delay = 0.38>
ST_189 : Operation 1180 [1/1] (0.38ns)   --->   "%br_ln186 = br i1 %icmp_ln186_1, void, void %.split61._crit_edge" [rsdecode.cpp:186]   --->   Operation 1180 'br' 'br_ln186' <Predicate = (!icmp_ln185_2 & !icmp_ln186)> <Delay = 0.38>
ST_189 : Operation 1181 [1/2] (1.19ns)   --->   "%alpha_to_load_11 = load i8 %alpha_to_addr_10" [rsdecode.cpp:187]   --->   Operation 1181 'load' 'alpha_to_load_11' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_189 : Operation 1182 [1/1] (0.21ns)   --->   "%xor_ln187 = xor i32 %alpha_to_load_11, i32 %empty_67" [rsdecode.cpp:187]   --->   Operation 1182 'xor' 'xor_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1183 [1/1] (0.38ns)   --->   "%br_ln187 = br void %.split61._crit_edge" [rsdecode.cpp:187]   --->   Operation 1183 'br' 'br_ln187' <Predicate = (!icmp_ln185_2 & !icmp_ln186 & !icmp_ln186_1)> <Delay = 0.38>
ST_189 : Operation 1184 [1/1] (0.00ns)   --->   "%empty_70 = phi i32 %xor_ln187, void, i32 %empty_67, void %.split61, i32 %empty_67, void" [rsdecode.cpp:187]   --->   Operation 1184 'phi' 'empty_70' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>
ST_189 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1185 'br' 'br_ln0' <Predicate = (!icmp_ln185_2)> <Delay = 0.00>

State 190 <SV = 61> <Delay = 0.85>
ST_190 : Operation 1186 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge96"   --->   Operation 1186 'br' 'br_ln0' <Predicate = (icmp_ln185)> <Delay = 0.38>
ST_190 : Operation 1187 [1/1] (0.85ns)   --->   "%icmp_ln190 = icmp_slt  i32 %p_load161, i32 11" [rsdecode.cpp:190]   --->   Operation 1187 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 62> <Delay = 1.17>
ST_191 : Operation 1188 [1/1] (0.00ns)   --->   "%p_in_in = phi i32 %select_ln181, void %_ifconv1, i32 %empty_67, void %._crit_edge96.loopexit" [rsdecode.cpp:181]   --->   Operation 1188 'phi' 'p_in_in' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1189 [1/1] (0.00ns)   --->   "%empty_71 = trunc i32 %p_in_in" [rsdecode.cpp:181]   --->   Operation 1189 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i8 %empty_71" [rsdecode.cpp:188]   --->   Operation 1190 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1191 [1/1] (0.00ns)   --->   "%index_of_addr_12 = getelementptr i9 %index_of, i64 0, i64 %zext_ln188" [rsdecode.cpp:188]   --->   Operation 1191 'getelementptr' 'index_of_addr_12' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1192 [2/2] (1.17ns)   --->   "%index_of_load_9 = load i8 %index_of_addr_12" [rsdecode.cpp:188]   --->   Operation 1192 'load' 'index_of_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 192 <SV = 63> <Delay = 1.86>
ST_192 : Operation 1193 [1/2] (1.17ns)   --->   "%index_of_load_9 = load i8 %index_of_addr_12" [rsdecode.cpp:188]   --->   Operation 1193 'load' 'index_of_load_9' <Predicate = (icmp_ln179)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_192 : Operation 1194 [1/1] (0.68ns)   --->   "%store_ln188 = store i9 %index_of_load_9, i5 %d_addr_6" [rsdecode.cpp:188]   --->   Operation 1194 'store' 'store_ln188' <Predicate = (icmp_ln179)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 22> <RAM>
ST_192 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %.critedge.thread.loopexit, void" [rsdecode.cpp:190]   --->   Operation 1195 'br' 'br_ln190' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_192 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.critedge.thread"   --->   Operation 1196 'br' 'br_ln0' <Predicate = (icmp_ln179 & !icmp_ln190)> <Delay = 0.00>
ST_192 : Operation 1197 [1/1] (0.38ns)   --->   "%br_ln276 = br void" [rsdecode.cpp:276]   --->   Operation 1197 'br' 'br_ln276' <Predicate = (icmp_ln179 & !icmp_ln190) | (!icmp_ln179 & !icmp_ln192)> <Delay = 0.38>

State 193 <SV = 64> <Delay = 1.19>
ST_193 : Operation 1198 [1/1] (0.00ns)   --->   "%i_19 = phi i8 0, void %.critedge.thread, i8 %add_ln276, void %.split14_ifconv" [rsdecode.cpp:276]   --->   Operation 1198 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1199 [1/1] (0.70ns)   --->   "%add_ln276 = add i8 %i_19, i8 1" [rsdecode.cpp:276]   --->   Operation 1199 'add' 'add_ln276' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1201 [1/1] (0.58ns)   --->   "%icmp_ln276 = icmp_eq  i8 %i_19, i8 255" [rsdecode.cpp:276]   --->   Operation 1201 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1202 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1203 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %icmp_ln276, void %.split14_ifconv, void %._crit_edge42.loopexit163" [rsdecode.cpp:276]   --->   Operation 1203 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1204 [1/1] (0.00ns)   --->   "%i_19_cast = zext i8 %i_19" [rsdecode.cpp:276]   --->   Operation 1204 'zext' 'i_19_cast' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_193 : Operation 1205 [1/1] (0.00ns)   --->   "%recd_addr_5 = getelementptr i32 %recd, i64 0, i64 %i_19_cast" [rsdecode.cpp:277]   --->   Operation 1205 'getelementptr' 'recd_addr_5' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_193 : Operation 1206 [2/2] (1.19ns)   --->   "%recd_load_4 = load i8 %recd_addr_5" [rsdecode.cpp:277]   --->   Operation 1206 'load' 'recd_load_4' <Predicate = (!icmp_ln276)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 194 <SV = 65> <Delay = 2.39>
ST_194 : Operation 1207 [1/2] (1.19ns)   --->   "%recd_load_4 = load i8 %recd_addr_5" [rsdecode.cpp:277]   --->   Operation 1207 'load' 'recd_load_4' <Predicate = (!icmp_ln276)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_194 : Operation 1208 [1/1] (0.85ns)   --->   "%icmp_ln277 = icmp_eq  i32 %recd_load_4, i32 4294967295" [rsdecode.cpp:277]   --->   Operation 1208 'icmp' 'icmp_ln277' <Predicate = (!icmp_ln276)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i32 %recd_load_4" [rsdecode.cpp:278]   --->   Operation 1209 'zext' 'zext_ln278' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_194 : Operation 1210 [1/1] (0.00ns)   --->   "%alpha_to_addr_11 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln278" [rsdecode.cpp:278]   --->   Operation 1210 'getelementptr' 'alpha_to_addr_11' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_194 : Operation 1211 [2/2] (1.19ns)   --->   "%alpha_to_load_12 = load i8 %alpha_to_addr_11" [rsdecode.cpp:278]   --->   Operation 1211 'load' 'alpha_to_load_12' <Predicate = (!icmp_ln276)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 195 <SV = 66> <Delay = 2.61>
ST_195 : Operation 1212 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [rsdecode.cpp:81]   --->   Operation 1212 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_195 : Operation 1213 [1/2] (1.19ns)   --->   "%alpha_to_load_12 = load i8 %alpha_to_addr_11" [rsdecode.cpp:278]   --->   Operation 1213 'load' 'alpha_to_load_12' <Predicate = (!icmp_ln276)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_195 : Operation 1214 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %icmp_ln277, i32 0, i32 %alpha_to_load_12" [rsdecode.cpp:277]   --->   Operation 1214 'select' 'select_ln277' <Predicate = (!icmp_ln276)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1215 [1/1] (1.19ns)   --->   "%store_ln278 = store i32 %select_ln277, i8 %recd_addr_5" [rsdecode.cpp:278]   --->   Operation 1215 'store' 'store_ln278' <Predicate = (!icmp_ln276)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_195 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1216 'br' 'br_ln0' <Predicate = (!icmp_ln276)> <Delay = 0.00>

State 196 <SV = 65> <Delay = 0.38>
ST_196 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge42"   --->   Operation 1217 'br' 'br_ln0' <Predicate = (!icmp_ln106 & !icmp_ln192) | (!icmp_ln106 & icmp_ln179)> <Delay = 0.00>
ST_196 : Operation 1218 [1/1] (0.38ns)   --->   "%br_ln293 = br void" [rsdecode.cpp:293]   --->   Operation 1218 'br' 'br_ln293' <Predicate = true> <Delay = 0.38>

State 197 <SV = 41> <Delay = 1.91>
ST_197 : Operation 1219 [1/1] (0.00ns)   --->   "%i_16 = phi i4 %add_ln195_1, void %.split43, i4 0, void %.lr.ph73" [rsdecode.cpp:195]   --->   Operation 1219 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1220 [1/1] (0.70ns)   --->   "%add_ln195_1 = add i4 %i_16, i4 1" [rsdecode.cpp:195]   --->   Operation 1220 'add' 'add_ln195_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1221 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1221 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1222 [1/1] (0.65ns)   --->   "%icmp_ln195_1 = icmp_eq  i4 %i_16, i4 %select_ln195" [rsdecode.cpp:195]   --->   Operation 1222 'icmp' 'icmp_ln195_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1223 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 11, i64 0"   --->   Operation 1223 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1224 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195_1, void %.split43, void %._crit_edge74.loopexit" [rsdecode.cpp:195]   --->   Operation 1224 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i4 %i_16" [rsdecode.cpp:196]   --->   Operation 1225 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_197 : Operation 1226 [1/1] (0.71ns)   --->   "%add_ln196 = add i9 %add_ln186, i9 %zext_ln196_1" [rsdecode.cpp:196]   --->   Operation 1226 'add' 'add_ln196' <Predicate = (!icmp_ln195_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i9 %add_ln196" [rsdecode.cpp:196]   --->   Operation 1227 'zext' 'zext_ln196_2' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_197 : Operation 1228 [1/1] (0.00ns)   --->   "%elp_addr_11 = getelementptr i32 %elp, i64 0, i64 %zext_ln196_2" [rsdecode.cpp:196]   --->   Operation 1228 'getelementptr' 'elp_addr_11' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_197 : Operation 1229 [2/2] (1.19ns)   --->   "%elp_load_4 = load i9 %elp_addr_11" [rsdecode.cpp:196]   --->   Operation 1229 'load' 'elp_load_4' <Predicate = (!icmp_ln195_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 198 <SV = 42> <Delay = 2.37>
ST_198 : Operation 1230 [1/2] (1.19ns)   --->   "%elp_load_4 = load i9 %elp_addr_11" [rsdecode.cpp:196]   --->   Operation 1230 'load' 'elp_load_4' <Predicate = (!icmp_ln195_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_198 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i32 %elp_load_4" [rsdecode.cpp:196]   --->   Operation 1231 'zext' 'zext_ln196' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_198 : Operation 1232 [1/1] (0.00ns)   --->   "%index_of_addr_11 = getelementptr i9 %index_of, i64 0, i64 %zext_ln196" [rsdecode.cpp:196]   --->   Operation 1232 'getelementptr' 'index_of_addr_11' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_198 : Operation 1233 [2/2] (1.17ns)   --->   "%index_of_load_8 = load i8 %index_of_addr_11" [rsdecode.cpp:196]   --->   Operation 1233 'load' 'index_of_load_8' <Predicate = (!icmp_ln195_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 199 <SV = 43> <Delay = 2.37>
ST_199 : Operation 1234 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [rsdecode.cpp:81]   --->   Operation 1234 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_199 : Operation 1235 [1/2] (1.17ns)   --->   "%index_of_load_8 = load i8 %index_of_addr_11" [rsdecode.cpp:196]   --->   Operation 1235 'load' 'index_of_load_8' <Predicate = (!icmp_ln195_1)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_199 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i9 %index_of_load_8" [rsdecode.cpp:196]   --->   Operation 1236 'sext' 'sext_ln196' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>
ST_199 : Operation 1237 [1/1] (1.19ns)   --->   "%store_ln196 = store i32 %sext_ln196, i9 %elp_addr_11" [rsdecode.cpp:196]   --->   Operation 1237 'store' 'store_ln196' <Predicate = (!icmp_ln195_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_199 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1238 'br' 'br_ln0' <Predicate = (!icmp_ln195_1)> <Delay = 0.00>

State 200 <SV = 42> <Delay = 0.85>
ST_200 : Operation 1239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge74"   --->   Operation 1239 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_200 : Operation 1240 [1/1] (0.85ns)   --->   "%icmp_ln199 = icmp_sgt  i32 %p_load161, i32 0" [rsdecode.cpp:199]   --->   Operation 1240 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1241 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %._crit_edge69, void %.lr.ph68" [rsdecode.cpp:199]   --->   Operation 1241 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1242 [1/1] (0.70ns)   --->   "%add_ln199 = add i4 %trunc_ln177, i4 1" [rsdecode.cpp:199]   --->   Operation 1242 'add' 'add_ln199' <Predicate = (icmp_ln199)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1243 [1/1] (0.38ns)   --->   "%br_ln199 = br void" [rsdecode.cpp:199]   --->   Operation 1243 'br' 'br_ln199' <Predicate = (icmp_ln199)> <Delay = 0.38>

State 201 <SV = 43> <Delay = 1.91>
ST_201 : Operation 1244 [1/1] (0.00ns)   --->   "%i_18 = phi i4 %add_ln199_1, void %.split39, i4 1, void %.lr.ph68" [rsdecode.cpp:199]   --->   Operation 1244 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1245 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1245 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1246 [1/1] (0.65ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %i_18, i4 %add_ln199" [rsdecode.cpp:199]   --->   Operation 1246 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1247 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0"   --->   Operation 1247 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199_1, void %.split39, void %._crit_edge69.loopexit" [rsdecode.cpp:199]   --->   Operation 1248 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1249 [1/1] (0.70ns)   --->   "%add_ln199_1 = add i4 %i_18, i4 1" [rsdecode.cpp:199]   --->   Operation 1249 'add' 'add_ln199_1' <Predicate = (!icmp_ln199_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i4 %i_18" [rsdecode.cpp:200]   --->   Operation 1250 'zext' 'zext_ln200' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_201 : Operation 1251 [1/1] (0.71ns)   --->   "%add_ln200 = add i9 %add_ln186, i9 %zext_ln200" [rsdecode.cpp:200]   --->   Operation 1251 'add' 'add_ln200' <Predicate = (!icmp_ln199_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i9 %add_ln200" [rsdecode.cpp:200]   --->   Operation 1252 'zext' 'zext_ln200_1' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_201 : Operation 1253 [1/1] (0.00ns)   --->   "%elp_addr_13 = getelementptr i32 %elp, i64 0, i64 %zext_ln200_1" [rsdecode.cpp:200]   --->   Operation 1253 'getelementptr' 'elp_addr_13' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_201 : Operation 1254 [2/2] (1.19ns)   --->   "%elp_load_6 = load i9 %elp_addr_13" [rsdecode.cpp:200]   --->   Operation 1254 'load' 'elp_load_6' <Predicate = (!icmp_ln199_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 202 <SV = 44> <Delay = 1.89>
ST_202 : Operation 1255 [1/1] (0.00ns)   --->   "%i_18_cast = zext i4 %i_18" [rsdecode.cpp:199]   --->   Operation 1255 'zext' 'i_18_cast' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_202 : Operation 1256 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [rsdecode.cpp:81]   --->   Operation 1256 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_202 : Operation 1257 [1/2] (1.19ns)   --->   "%elp_load_6 = load i9 %elp_addr_13" [rsdecode.cpp:200]   --->   Operation 1257 'load' 'elp_load_6' <Predicate = (!icmp_ln199_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_202 : Operation 1258 [1/1] (0.00ns)   --->   "%reg_addr = getelementptr i32 %reg, i64 0, i64 %i_18_cast" [rsdecode.cpp:200]   --->   Operation 1258 'getelementptr' 'reg_addr' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>
ST_202 : Operation 1259 [1/1] (0.69ns)   --->   "%store_ln200 = store i32 %elp_load_6, i4 %reg_addr" [rsdecode.cpp:200]   --->   Operation 1259 'store' 'store_ln200' <Predicate = (!icmp_ln199_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_202 : Operation 1260 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1260 'br' 'br_ln0' <Predicate = (!icmp_ln199_1)> <Delay = 0.00>

State 203 <SV = 44> <Delay = 1.10>
ST_203 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge69"   --->   Operation 1261 'br' 'br_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_203 : Operation 1262 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 1262 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1263 [1/1] (0.88ns)   --->   "%add_ln202 = add i32 %p_load161, i32 1" [rsdecode.cpp:202]   --->   Operation 1263 'add' 'add_ln202' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1264 [1/1] (0.85ns)   --->   "%icmp_ln205 = icmp_ne  i32 %p_load161, i32 0" [rsdecode.cpp:205]   --->   Operation 1264 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1265 [1/1] (0.22ns)   --->   "%select_ln205 = select i1 %icmp_ln205, i32 %add_ln202, i32 2" [rsdecode.cpp:205]   --->   Operation 1265 'select' 'select_ln205' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1266 [1/1] (0.38ns)   --->   "%store_ln202 = store i32 0, i32 %count" [rsdecode.cpp:202]   --->   Operation 1266 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_203 : Operation 1267 [1/1] (0.38ns)   --->   "%br_ln202 = br void" [rsdecode.cpp:202]   --->   Operation 1267 'br' 'br_ln202' <Predicate = true> <Delay = 0.38>

State 204 <SV = 45> <Delay = 1.06>
ST_204 : Operation 1268 [1/1] (0.00ns)   --->   "%i_20 = phi i9 1, void %._crit_edge69, i9 %i_23, void %._crit_edge61.thread"   --->   Operation 1268 'phi' 'i_20' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1269 [1/1] (0.59ns)   --->   "%icmp_ln202 = icmp_eq  i9 %i_20, i9 256" [rsdecode.cpp:202]   --->   Operation 1269 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1270 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1270 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %.split37, void" [rsdecode.cpp:202]   --->   Operation 1271 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i9 %i_20" [rsdecode.cpp:202]   --->   Operation 1272 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_204 : Operation 1273 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [rsdecode.cpp:81]   --->   Operation 1273 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_204 : Operation 1274 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln199, void %._crit_edge61.thread, void %.lr.ph60.preheader" [rsdecode.cpp:205]   --->   Operation 1274 'br' 'br_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_204 : Operation 1275 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 1275 'br' 'br_ln0' <Predicate = (icmp_ln199 & !icmp_ln202)> <Delay = 0.38>
ST_204 : Operation 1276 [1/1] (0.00ns)   --->   "%count_load_1 = load i32 %count" [rsdecode.cpp:219]   --->   Operation 1276 'load' 'count_load_1' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_204 : Operation 1277 [1/1] (0.85ns)   --->   "%icmp_ln219 = icmp_eq  i32 %count_load_1, i32 %p_load161" [rsdecode.cpp:219]   --->   Operation 1277 'icmp' 'icmp_ln219' <Predicate = (icmp_ln202)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1278 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.preheader16.preheader, void" [rsdecode.cpp:219]   --->   Operation 1278 'br' 'br_ln219' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_204 : Operation 1279 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 1279 'br' 'br_ln0' <Predicate = (icmp_ln202 & !icmp_ln219)> <Delay = 0.38>
ST_204 : Operation 1280 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln199, void %._crit_edge54, void %.lr.ph53.preheader" [rsdecode.cpp:221]   --->   Operation 1280 'br' 'br_ln221' <Predicate = (icmp_ln202 & icmp_ln219)> <Delay = 0.00>
ST_204 : Operation 1281 [1/1] (0.38ns)   --->   "%br_ln221 = br void %.lr.ph53" [rsdecode.cpp:221]   --->   Operation 1281 'br' 'br_ln221' <Predicate = (icmp_ln199 & icmp_ln202 & icmp_ln219)> <Delay = 0.38>

State 205 <SV = 46> <Delay = 0.85>
ST_205 : Operation 1282 [1/1] (0.00ns)   --->   "%j_4 = phi i4 %add_ln205, void %.split33._crit_edge, i4 1, void %.lr.ph60.preheader" [rsdecode.cpp:208]   --->   Operation 1282 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1283 [1/1] (0.00ns)   --->   "%j_4_cast = zext i4 %j_4" [rsdecode.cpp:208]   --->   Operation 1283 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1284 [1/1] (0.85ns)   --->   "%icmp_ln205_1 = icmp_eq  i32 %j_4_cast, i32 %select_ln205" [rsdecode.cpp:205]   --->   Operation 1284 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1285 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %.split33, void %._crit_edge61" [rsdecode.cpp:205]   --->   Operation 1285 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1286 [1/1] (0.00ns)   --->   "%trunc_ln208_cast = zext i4 %j_4" [rsdecode.cpp:208]   --->   Operation 1286 'zext' 'trunc_ln208_cast' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_205 : Operation 1287 [1/1] (0.00ns)   --->   "%reg_addr_1 = getelementptr i32 %reg, i64 0, i64 %trunc_ln208_cast" [rsdecode.cpp:206]   --->   Operation 1287 'getelementptr' 'reg_addr_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_205 : Operation 1288 [2/2] (0.69ns)   --->   "%reg_load = load i4 %reg_addr_1" [rsdecode.cpp:206]   --->   Operation 1288 'load' 'reg_load' <Predicate = (!icmp_ln205_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_205 : Operation 1289 [1/1] (0.70ns)   --->   "%add_ln205 = add i4 %j_4, i4 1" [rsdecode.cpp:205]   --->   Operation 1289 'add' 'add_ln205' <Predicate = (!icmp_ln205_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 47> <Delay = 2.74>
ST_206 : Operation 1290 [1/2] (0.69ns)   --->   "%reg_load = load i4 %reg_addr_1" [rsdecode.cpp:206]   --->   Operation 1290 'load' 'reg_load' <Predicate = (!icmp_ln205_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_206 : Operation 1291 [1/1] (0.85ns)   --->   "%icmp_ln206 = icmp_eq  i32 %reg_load, i32 4294967295" [rsdecode.cpp:206]   --->   Operation 1291 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln205_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1292 [1/1] (0.88ns)   --->   "%add_ln208 = add i32 %reg_load, i32 %j_4_cast" [rsdecode.cpp:208]   --->   Operation 1292 'add' 'add_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1293 [36/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1293 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 48> <Delay = 1.16>
ST_207 : Operation 1294 [35/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1294 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 49> <Delay = 1.16>
ST_208 : Operation 1295 [34/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1295 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 50> <Delay = 1.16>
ST_209 : Operation 1296 [33/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1296 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 51> <Delay = 1.16>
ST_210 : Operation 1297 [32/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1297 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 52> <Delay = 1.16>
ST_211 : Operation 1298 [31/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1298 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 53> <Delay = 1.16>
ST_212 : Operation 1299 [30/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1299 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 54> <Delay = 1.16>
ST_213 : Operation 1300 [29/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1300 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 55> <Delay = 1.16>
ST_214 : Operation 1301 [28/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1301 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 56> <Delay = 1.16>
ST_215 : Operation 1302 [27/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1302 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 57> <Delay = 1.16>
ST_216 : Operation 1303 [26/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1303 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 58> <Delay = 1.16>
ST_217 : Operation 1304 [25/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1304 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 59> <Delay = 1.16>
ST_218 : Operation 1305 [24/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1305 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 60> <Delay = 1.16>
ST_219 : Operation 1306 [23/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1306 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 61> <Delay = 1.16>
ST_220 : Operation 1307 [22/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1307 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 62> <Delay = 1.16>
ST_221 : Operation 1308 [21/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1308 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 63> <Delay = 1.16>
ST_222 : Operation 1309 [20/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1309 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 64> <Delay = 1.16>
ST_223 : Operation 1310 [19/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1310 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 65> <Delay = 1.16>
ST_224 : Operation 1311 [18/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1311 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 66> <Delay = 1.16>
ST_225 : Operation 1312 [17/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1312 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 67> <Delay = 1.16>
ST_226 : Operation 1313 [16/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1313 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 68> <Delay = 1.16>
ST_227 : Operation 1314 [15/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1314 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 69> <Delay = 1.16>
ST_228 : Operation 1315 [14/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1315 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 70> <Delay = 1.16>
ST_229 : Operation 1316 [13/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1316 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 71> <Delay = 1.16>
ST_230 : Operation 1317 [12/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1317 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 72> <Delay = 1.16>
ST_231 : Operation 1318 [11/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1318 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 73> <Delay = 1.16>
ST_232 : Operation 1319 [10/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1319 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 74> <Delay = 1.16>
ST_233 : Operation 1320 [9/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1320 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 75> <Delay = 1.16>
ST_234 : Operation 1321 [8/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1321 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 76> <Delay = 1.16>
ST_235 : Operation 1322 [7/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1322 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 77> <Delay = 1.16>
ST_236 : Operation 1323 [6/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1323 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 78> <Delay = 1.16>
ST_237 : Operation 1324 [5/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1324 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 79> <Delay = 1.16>
ST_238 : Operation 1325 [4/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1325 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 80> <Delay = 1.16>
ST_239 : Operation 1326 [3/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1326 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 81> <Delay = 1.16>
ST_240 : Operation 1327 [2/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1327 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 82> <Delay = 2.36>
ST_241 : Operation 1328 [1/36] (1.16ns)   --->   "%srem_ln208 = srem i32 %add_ln208, i32 255" [rsdecode.cpp:208]   --->   Operation 1328 'srem' 'srem_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1329 [1/1] (0.69ns)   --->   "%store_ln208 = store i32 %srem_ln208, i4 %reg_addr_1" [rsdecode.cpp:208]   --->   Operation 1329 'store' 'store_ln208' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_241 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %srem_ln208" [rsdecode.cpp:209]   --->   Operation 1330 'trunc' 'trunc_ln209' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.00>
ST_241 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %trunc_ln209" [rsdecode.cpp:209]   --->   Operation 1331 'zext' 'zext_ln209' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.00>
ST_241 : Operation 1332 [1/1] (0.00ns)   --->   "%alpha_to_addr_13 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln209" [rsdecode.cpp:209]   --->   Operation 1332 'getelementptr' 'alpha_to_addr_13' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.00>
ST_241 : Operation 1333 [2/2] (1.19ns)   --->   "%alpha_to_load_14 = load i8 %alpha_to_addr_13" [rsdecode.cpp:209]   --->   Operation 1333 'load' 'alpha_to_load_14' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 242 <SV = 83> <Delay = 1.79>
ST_242 : Operation 1334 [1/1] (0.00ns)   --->   "%q_3 = phi i32 %q_5, void %.split33._crit_edge, i32 1, void %.lr.ph60.preheader"   --->   Operation 1334 'phi' 'q_3' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1335 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1335 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1336 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1336 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1337 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [rsdecode.cpp:81]   --->   Operation 1337 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_242 : Operation 1338 [1/1] (0.38ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void, void %.split33._crit_edge" [rsdecode.cpp:206]   --->   Operation 1338 'br' 'br_ln206' <Predicate = (!icmp_ln205_1)> <Delay = 0.38>
ST_242 : Operation 1339 [1/2] (1.19ns)   --->   "%alpha_to_load_14 = load i8 %alpha_to_addr_13" [rsdecode.cpp:209]   --->   Operation 1339 'load' 'alpha_to_load_14' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_242 : Operation 1340 [1/1] (0.21ns)   --->   "%q_9 = xor i32 %alpha_to_load_14, i32 %q_3" [rsdecode.cpp:209]   --->   Operation 1340 'xor' 'q_9' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1341 [1/1] (0.38ns)   --->   "%br_ln210 = br void %.split33._crit_edge" [rsdecode.cpp:210]   --->   Operation 1341 'br' 'br_ln210' <Predicate = (!icmp_ln205_1 & !icmp_ln206)> <Delay = 0.38>
ST_242 : Operation 1342 [1/1] (0.00ns)   --->   "%q_5 = phi i32 %q_9, void, i32 %q_3, void %.split33"   --->   Operation 1342 'phi' 'q_5' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_242 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 1343 'br' 'br_ln0' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>

State 243 <SV = 84> <Delay = 1.54>
ST_243 : Operation 1344 [1/1] (0.85ns)   --->   "%icmp_ln211 = icmp_eq  i32 %q_3, i32 0" [rsdecode.cpp:211]   --->   Operation 1344 'icmp' 'icmp_ln211' <Predicate = (icmp_ln199)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %._crit_edge61.thread, void" [rsdecode.cpp:211]   --->   Operation 1345 'br' 'br_ln211' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_243 : Operation 1346 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [rsdecode.cpp:215]   --->   Operation 1346 'load' 'count_load' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.00>
ST_243 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i32 %count_load" [rsdecode.cpp:213]   --->   Operation 1347 'zext' 'zext_ln213' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.00>
ST_243 : Operation 1348 [1/1] (0.00ns)   --->   "%root_addr = getelementptr i9 %root, i64 0, i64 %zext_ln213" [rsdecode.cpp:213]   --->   Operation 1348 'getelementptr' 'root_addr' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.00>
ST_243 : Operation 1349 [1/1] (0.68ns)   --->   "%store_ln213 = store i9 %i_20, i4 %root_addr" [rsdecode.cpp:213]   --->   Operation 1349 'store' 'store_ln213' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_243 : Operation 1350 [1/1] (0.22ns)   --->   "%xor_ln214 = xor i8 %trunc_ln202, i8 255" [rsdecode.cpp:214]   --->   Operation 1350 'xor' 'xor_ln214' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1351 [1/1] (0.00ns)   --->   "%loc_addr = getelementptr i8 %loc, i64 0, i64 %zext_ln213" [rsdecode.cpp:214]   --->   Operation 1351 'getelementptr' 'loc_addr' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.00>
ST_243 : Operation 1352 [1/1] (0.66ns)   --->   "%store_ln214 = store i8 %xor_ln214, i4 %loc_addr" [rsdecode.cpp:214]   --->   Operation 1352 'store' 'store_ln214' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_243 : Operation 1353 [1/1] (0.88ns)   --->   "%count_1 = add i32 %count_load, i32 1" [rsdecode.cpp:215]   --->   Operation 1353 'add' 'count_1' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1354 [1/1] (0.38ns)   --->   "%store_ln217 = store i32 %count_1, i32 %count" [rsdecode.cpp:217]   --->   Operation 1354 'store' 'store_ln217' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.38>
ST_243 : Operation 1355 [1/1] (0.00ns)   --->   "%br_ln217 = br void %._crit_edge61.thread" [rsdecode.cpp:217]   --->   Operation 1355 'br' 'br_ln217' <Predicate = (icmp_ln199 & icmp_ln211)> <Delay = 0.00>
ST_243 : Operation 1356 [1/1] (0.71ns)   --->   "%i_23 = add i9 %i_20, i9 1" [rsdecode.cpp:202]   --->   Operation 1356 'add' 'i_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1357 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 244 <SV = 46> <Delay = 1.19>
ST_244 : Operation 1358 [1/1] (0.00ns)   --->   "%i_21 = phi i8 %add_ln267, void %.split31_ifconv, i8 0, void %.preheader16.preheader" [rsdecode.cpp:267]   --->   Operation 1358 'phi' 'i_21' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1359 [1/1] (0.70ns)   --->   "%add_ln267 = add i8 %i_21, i8 1" [rsdecode.cpp:267]   --->   Operation 1359 'add' 'add_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1361 [1/1] (0.58ns)   --->   "%icmp_ln267 = icmp_eq  i8 %i_21, i8 255" [rsdecode.cpp:267]   --->   Operation 1361 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1362 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1362 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %.split31_ifconv, void %._crit_edge42.loopexit164" [rsdecode.cpp:267]   --->   Operation 1363 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1364 [1/1] (0.00ns)   --->   "%i_21_cast = zext i8 %i_21" [rsdecode.cpp:267]   --->   Operation 1364 'zext' 'i_21_cast' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_244 : Operation 1365 [1/1] (0.00ns)   --->   "%recd_addr_6 = getelementptr i32 %recd, i64 0, i64 %i_21_cast" [rsdecode.cpp:268]   --->   Operation 1365 'getelementptr' 'recd_addr_6' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_244 : Operation 1366 [2/2] (1.19ns)   --->   "%recd_load_5 = load i8 %recd_addr_6" [rsdecode.cpp:268]   --->   Operation 1366 'load' 'recd_load_5' <Predicate = (!icmp_ln267)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 245 <SV = 47> <Delay = 2.39>
ST_245 : Operation 1367 [1/2] (1.19ns)   --->   "%recd_load_5 = load i8 %recd_addr_6" [rsdecode.cpp:268]   --->   Operation 1367 'load' 'recd_load_5' <Predicate = (!icmp_ln267)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_245 : Operation 1368 [1/1] (0.85ns)   --->   "%icmp_ln268 = icmp_eq  i32 %recd_load_5, i32 4294967295" [rsdecode.cpp:268]   --->   Operation 1368 'icmp' 'icmp_ln268' <Predicate = (!icmp_ln267)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i32 %recd_load_5" [rsdecode.cpp:269]   --->   Operation 1369 'zext' 'zext_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_245 : Operation 1370 [1/1] (0.00ns)   --->   "%alpha_to_addr_12 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln269" [rsdecode.cpp:269]   --->   Operation 1370 'getelementptr' 'alpha_to_addr_12' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_245 : Operation 1371 [2/2] (1.19ns)   --->   "%alpha_to_load_13 = load i8 %alpha_to_addr_12" [rsdecode.cpp:269]   --->   Operation 1371 'load' 'alpha_to_load_13' <Predicate = (!icmp_ln267)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 246 <SV = 48> <Delay = 2.61>
ST_246 : Operation 1372 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [rsdecode.cpp:81]   --->   Operation 1372 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_246 : Operation 1373 [1/2] (1.19ns)   --->   "%alpha_to_load_13 = load i8 %alpha_to_addr_12" [rsdecode.cpp:269]   --->   Operation 1373 'load' 'alpha_to_load_13' <Predicate = (!icmp_ln267)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_246 : Operation 1374 [1/1] (0.22ns)   --->   "%select_ln268 = select i1 %icmp_ln268, i32 0, i32 %alpha_to_load_13" [rsdecode.cpp:268]   --->   Operation 1374 'select' 'select_ln268' <Predicate = (!icmp_ln267)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_246 : Operation 1375 [1/1] (1.19ns)   --->   "%store_ln269 = store i32 %select_ln268, i8 %recd_addr_6" [rsdecode.cpp:269]   --->   Operation 1375 'store' 'store_ln269' <Predicate = (!icmp_ln267)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_246 : Operation 1376 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 1376 'br' 'br_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 247 <SV = 47> <Delay = 0.00>
ST_247 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge42"   --->   Operation 1377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 248 <SV = 46> <Delay = 1.91>
ST_248 : Operation 1378 [1/1] (0.00ns)   --->   "%i_22 = phi i4 %add_ln221, void %._crit_edge48.loopexit, i4 1, void %.lr.ph53.preheader" [rsdecode.cpp:221]   --->   Operation 1378 'phi' 'i_22' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_248 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i4 %i_22" [rsdecode.cpp:221]   --->   Operation 1379 'zext' 'zext_ln221_1' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_248 : Operation 1380 [1/1] (0.85ns)   --->   "%icmp_ln221 = icmp_eq  i32 %zext_ln221_1, i32 %select_ln205" [rsdecode.cpp:221]   --->   Operation 1380 'icmp' 'icmp_ln221' <Predicate = (icmp_ln199)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1381 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0"   --->   Operation 1381 'speclooptripcount' 'empty_76' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_248 : Operation 1382 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split27_ifconv, void %._crit_edge54.loopexit" [rsdecode.cpp:221]   --->   Operation 1382 'br' 'br_ln221' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_248 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i4 %i_22" [rsdecode.cpp:221]   --->   Operation 1383 'zext' 'zext_ln221' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1384 [1/1] (0.00ns)   --->   "%i_22_cast = zext i4 %i_22" [rsdecode.cpp:221]   --->   Operation 1384 'zext' 'i_22_cast' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1385 [1/1] (0.71ns)   --->   "%empty_77 = add i9 %add_ln186, i9 %i_22_cast" [rsdecode.cpp:186]   --->   Operation 1385 'add' 'empty_77' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1386 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_77" [rsdecode.cpp:186]   --->   Operation 1386 'zext' 'p_cast64' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1387 [1/1] (0.00ns)   --->   "%elp_addr_14 = getelementptr i32 %elp, i64 0, i64 %p_cast64" [rsdecode.cpp:186]   --->   Operation 1387 'getelementptr' 'elp_addr_14' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1388 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr i9 %s, i64 0, i64 %zext_ln221" [rsdecode.cpp:223]   --->   Operation 1388 'getelementptr' 's_addr_4' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1389 [2/2] (0.68ns)   --->   "%s_load_3 = load i5 %s_addr_4" [rsdecode.cpp:223]   --->   Operation 1389 'load' 's_load_3' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_248 : Operation 1390 [2/2] (1.19ns)   --->   "%elp_load_7 = load i9 %elp_addr_14" [rsdecode.cpp:186]   --->   Operation 1390 'load' 'elp_load_7' <Predicate = (icmp_ln199 & !icmp_ln221)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_248 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge54"   --->   Operation 1391 'br' 'br_ln0' <Predicate = (icmp_ln199 & icmp_ln221)> <Delay = 0.00>
ST_248 : Operation 1392 [1/1] (0.38ns)   --->   "%br_ln238 = br void" [rsdecode.cpp:238]   --->   Operation 1392 'br' 'br_ln238' <Predicate = (icmp_ln221) | (!icmp_ln199)> <Delay = 0.38>

State 249 <SV = 47> <Delay = 2.39>
ST_249 : Operation 1393 [1/2] (0.68ns)   --->   "%s_load_3 = load i5 %s_addr_4" [rsdecode.cpp:223]   --->   Operation 1393 'load' 's_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_249 : Operation 1394 [1/1] (0.59ns)   --->   "%icmp_ln223 = icmp_eq  i9 %s_load_3, i9 511" [rsdecode.cpp:223]   --->   Operation 1394 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1395 [1/2] (1.19ns)   --->   "%elp_load_7 = load i9 %elp_addr_14" [rsdecode.cpp:186]   --->   Operation 1395 'load' 'elp_load_7' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_249 : Operation 1396 [1/1] (0.85ns)   --->   "%cmp339 = icmp_ne  i32 %elp_load_7, i32 4294967295" [rsdecode.cpp:186]   --->   Operation 1396 'icmp' 'cmp339' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1397 [1/1] (0.00ns)   --->   "%idxprom342 = zext i9 %s_load_3" [rsdecode.cpp:223]   --->   Operation 1397 'zext' 'idxprom342' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%empty_78 = trunc i9 %s_load_3" [rsdecode.cpp:223]   --->   Operation 1398 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1399 [1/1] (0.00ns)   --->   "%alpha_to_addr_14 = getelementptr i32 %alpha_to, i64 0, i64 %idxprom342" [rsdecode.cpp:223]   --->   Operation 1399 'getelementptr' 'alpha_to_addr_14' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1400 [2/2] (1.19ns)   --->   "%alpha_to_load_15 = load i8 %alpha_to_addr_14" [rsdecode.cpp:223]   --->   Operation 1400 'load' 'alpha_to_load_15' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_249 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i32 %elp_load_7" [rsdecode.cpp:228]   --->   Operation 1401 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%trunc_ln228 = trunc i32 %elp_load_7" [rsdecode.cpp:228]   --->   Operation 1402 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1403 [1/1] (0.00ns)   --->   "%alpha_to_addr_15 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln228" [rsdecode.cpp:228]   --->   Operation 1403 'getelementptr' 'alpha_to_addr_15' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1404 [2/2] (1.19ns)   --->   "%alpha_to_load_16 = load i8 %alpha_to_addr_15" [rsdecode.cpp:228]   --->   Operation 1404 'load' 'alpha_to_load_16' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_249 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%sel_tmp = and i1 %icmp_ln223, i1 %cmp339" [rsdecode.cpp:223]   --->   Operation 1405 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1406 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel13 = select i1 %sel_tmp, i8 %trunc_ln228, i8 %empty_78" [rsdecode.cpp:223]   --->   Operation 1406 'select' 'newSel13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 250 <SV = 48> <Delay = 1.42>
ST_250 : Operation 1407 [1/2] (1.19ns)   --->   "%alpha_to_load_15 = load i8 %alpha_to_addr_14" [rsdecode.cpp:223]   --->   Operation 1407 'load' 'alpha_to_load_15' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_250 : Operation 1408 [1/2] (1.19ns)   --->   "%alpha_to_load_16 = load i8 %alpha_to_addr_15" [rsdecode.cpp:228]   --->   Operation 1408 'load' 'alpha_to_load_16' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_250 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%xor_ln224 = xor i32 %alpha_to_load_16, i32 %alpha_to_load_15" [rsdecode.cpp:224]   --->   Operation 1409 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sel_tmp6 = xor i1 %cmp339, i1 1" [rsdecode.cpp:186]   --->   Operation 1410 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sel_tmp7 = and i1 %icmp_ln223, i1 %sel_tmp6" [rsdecode.cpp:223]   --->   Operation 1411 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1412 [1/1] (0.22ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp7, i32 0, i32 %xor_ln224" [rsdecode.cpp:223]   --->   Operation 1412 'select' 'newSel' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i8 %newSel13" [rsdecode.cpp:228]   --->   Operation 1413 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1414 [1/1] (0.00ns)   --->   "%alpha_to_addr_16 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln228_1" [rsdecode.cpp:228]   --->   Operation 1414 'getelementptr' 'alpha_to_addr_16' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1415 [2/2] (1.19ns)   --->   "%alpha_to_load_17 = load i8 %alpha_to_addr_16" [rsdecode.cpp:228]   --->   Operation 1415 'load' 'alpha_to_load_17' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 251 <SV = 49> <Delay = 1.42>
ST_251 : Operation 1416 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [rsdecode.cpp:81]   --->   Operation 1416 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node newSel15)   --->   "%or_cond = xor i1 %icmp_ln223, i1 %cmp339" [rsdecode.cpp:223]   --->   Operation 1417 'xor' 'or_cond' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1418 [1/2] (1.19ns)   --->   "%alpha_to_load_17 = load i8 %alpha_to_addr_16" [rsdecode.cpp:228]   --->   Operation 1418 'load' 'alpha_to_load_17' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_251 : Operation 1419 [1/1] (0.22ns) (out node of the LUT)   --->   "%newSel15 = select i1 %or_cond, i32 %newSel, i32 %alpha_to_load_17" [rsdecode.cpp:223]   --->   Operation 1419 'select' 'newSel15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_251 : Operation 1420 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i9 %z, i64 0, i64 %zext_ln221" [rsdecode.cpp:221]   --->   Operation 1420 'getelementptr' 'z_addr' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1421 [1/1] (0.38ns)   --->   "%br_ln231 = br void" [rsdecode.cpp:231]   --->   Operation 1421 'br' 'br_ln231' <Predicate = true> <Delay = 0.38>

State 252 <SV = 50> <Delay = 1.14>
ST_252 : Operation 1422 [1/1] (0.00ns)   --->   "%j_5 = phi i64 1, void %.split27_ifconv, i64 %add_ln231, void %.split25._crit_edge" [rsdecode.cpp:231]   --->   Operation 1422 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1423 [1/1] (1.06ns)   --->   "%icmp_ln231 = icmp_eq  i64 %j_5, i64 %zext_ln221" [rsdecode.cpp:231]   --->   Operation 1423 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1424 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %.split25, void %._crit_edge48.loopexit" [rsdecode.cpp:231]   --->   Operation 1424 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1425 [1/1] (0.00ns)   --->   "%empty_81 = trunc i64 %j_5" [rsdecode.cpp:231]   --->   Operation 1425 'trunc' 'empty_81' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_252 : Operation 1426 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr i9 %s, i64 0, i64 %j_5" [rsdecode.cpp:232]   --->   Operation 1426 'getelementptr' 's_addr_5' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_252 : Operation 1427 [2/2] (0.68ns)   --->   "%s_load_4 = load i5 %s_addr_5" [rsdecode.cpp:232]   --->   Operation 1427 'load' 's_load_4' <Predicate = (!icmp_ln231)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_252 : Operation 1428 [1/1] (1.14ns)   --->   "%add_ln231 = add i64 %j_5, i64 1" [rsdecode.cpp:231]   --->   Operation 1428 'add' 'add_ln231' <Predicate = (!icmp_ln231)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 51> <Delay = 2.01>
ST_253 : Operation 1429 [1/2] (0.68ns)   --->   "%s_load_4 = load i5 %s_addr_5" [rsdecode.cpp:232]   --->   Operation 1429 'load' 's_load_4' <Predicate = (!icmp_ln231)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 21> <RAM>
ST_253 : Operation 1430 [1/1] (0.59ns)   --->   "%icmp_ln232 = icmp_eq  i9 %s_load_4, i9 511" [rsdecode.cpp:232]   --->   Operation 1430 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln232 = sub i9 %i_22_cast, i9 %empty_81" [rsdecode.cpp:232]   --->   Operation 1431 'sub' 'sub_ln232' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_253 : Operation 1432 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln232 = add i9 %add_ln186, i9 %sub_ln232" [rsdecode.cpp:232]   --->   Operation 1432 'add' 'add_ln232' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_253 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i9 %add_ln232" [rsdecode.cpp:232]   --->   Operation 1433 'zext' 'zext_ln232' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.00>
ST_253 : Operation 1434 [1/1] (0.00ns)   --->   "%elp_addr_15 = getelementptr i32 %elp, i64 0, i64 %zext_ln232" [rsdecode.cpp:232]   --->   Operation 1434 'getelementptr' 'elp_addr_15' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.00>
ST_253 : Operation 1435 [2/2] (1.19ns)   --->   "%elp_load_8 = load i9 %elp_addr_15" [rsdecode.cpp:232]   --->   Operation 1435 'load' 'elp_load_8' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>

State 254 <SV = 52> <Delay = 3.24>
ST_254 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i9 %s_load_4" [rsdecode.cpp:232]   --->   Operation 1436 'sext' 'sext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_254 : Operation 1437 [1/2] (1.19ns)   --->   "%elp_load_8 = load i9 %elp_addr_15" [rsdecode.cpp:232]   --->   Operation 1437 'load' 'elp_load_8' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 440> <RAM>
ST_254 : Operation 1438 [1/1] (0.85ns)   --->   "%icmp_ln232_1 = icmp_eq  i32 %elp_load_8, i32 4294967295" [rsdecode.cpp:232]   --->   Operation 1438 'icmp' 'icmp_ln232_1' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1439 [1/1] (0.88ns)   --->   "%add_ln233 = add i32 %elp_load_8, i32 %sext_ln232" [rsdecode.cpp:233]   --->   Operation 1439 'add' 'add_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1440 [36/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1440 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 53> <Delay = 1.16>
ST_255 : Operation 1441 [35/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1441 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 54> <Delay = 1.16>
ST_256 : Operation 1442 [34/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1442 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 55> <Delay = 1.16>
ST_257 : Operation 1443 [33/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1443 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 56> <Delay = 1.16>
ST_258 : Operation 1444 [32/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1444 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 57> <Delay = 1.16>
ST_259 : Operation 1445 [31/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1445 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 58> <Delay = 1.16>
ST_260 : Operation 1446 [30/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1446 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 59> <Delay = 1.16>
ST_261 : Operation 1447 [29/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1447 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 60> <Delay = 1.16>
ST_262 : Operation 1448 [28/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1448 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 61> <Delay = 1.16>
ST_263 : Operation 1449 [27/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1449 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 62> <Delay = 1.16>
ST_264 : Operation 1450 [26/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1450 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 63> <Delay = 1.16>
ST_265 : Operation 1451 [25/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1451 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 64> <Delay = 1.16>
ST_266 : Operation 1452 [24/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1452 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 65> <Delay = 1.16>
ST_267 : Operation 1453 [23/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1453 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 66> <Delay = 1.16>
ST_268 : Operation 1454 [22/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1454 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 67> <Delay = 1.16>
ST_269 : Operation 1455 [21/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1455 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 68> <Delay = 1.16>
ST_270 : Operation 1456 [20/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1456 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 69> <Delay = 1.16>
ST_271 : Operation 1457 [19/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1457 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 70> <Delay = 1.16>
ST_272 : Operation 1458 [18/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1458 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 71> <Delay = 1.16>
ST_273 : Operation 1459 [17/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1459 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 72> <Delay = 1.16>
ST_274 : Operation 1460 [16/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1460 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 73> <Delay = 1.16>
ST_275 : Operation 1461 [15/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1461 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 74> <Delay = 1.16>
ST_276 : Operation 1462 [14/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1462 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 75> <Delay = 1.16>
ST_277 : Operation 1463 [13/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1463 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 76> <Delay = 1.16>
ST_278 : Operation 1464 [12/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1464 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 77> <Delay = 1.16>
ST_279 : Operation 1465 [11/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1465 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 78> <Delay = 1.16>
ST_280 : Operation 1466 [10/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1466 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 79> <Delay = 1.16>
ST_281 : Operation 1467 [9/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1467 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 80> <Delay = 1.16>
ST_282 : Operation 1468 [8/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1468 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 81> <Delay = 1.16>
ST_283 : Operation 1469 [7/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1469 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 82> <Delay = 1.16>
ST_284 : Operation 1470 [6/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1470 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 83> <Delay = 1.16>
ST_285 : Operation 1471 [5/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1471 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 84> <Delay = 1.16>
ST_286 : Operation 1472 [4/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1472 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 85> <Delay = 1.16>
ST_287 : Operation 1473 [3/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1473 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 86> <Delay = 1.16>
ST_288 : Operation 1474 [2/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1474 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 87> <Delay = 2.36>
ST_289 : Operation 1475 [1/36] (1.16ns)   --->   "%srem_ln233 = srem i32 %add_ln233, i32 255" [rsdecode.cpp:233]   --->   Operation 1475 'srem' 'srem_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i8 %srem_ln233" [rsdecode.cpp:233]   --->   Operation 1476 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.00>
ST_289 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %trunc_ln233" [rsdecode.cpp:233]   --->   Operation 1477 'zext' 'zext_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.00>
ST_289 : Operation 1478 [1/1] (0.00ns)   --->   "%alpha_to_addr_18 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln233" [rsdecode.cpp:233]   --->   Operation 1478 'getelementptr' 'alpha_to_addr_18' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.00>
ST_289 : Operation 1479 [2/2] (1.19ns)   --->   "%alpha_to_load_19 = load i8 %alpha_to_addr_18" [rsdecode.cpp:233]   --->   Operation 1479 'load' 'alpha_to_load_19' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 290 <SV = 88> <Delay = 1.79>
ST_290 : Operation 1480 [1/1] (0.00ns)   --->   "%empty_79 = phi i32 %newSel15, void %.split27_ifconv, i32 %empty_82, void %.split25._crit_edge" [rsdecode.cpp:223]   --->   Operation 1480 'phi' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1481 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1481 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 9, i64 0"   --->   Operation 1482 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1483 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [rsdecode.cpp:81]   --->   Operation 1483 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_290 : Operation 1484 [1/1] (0.38ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void, void %.split25._crit_edge" [rsdecode.cpp:232]   --->   Operation 1484 'br' 'br_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.38>
ST_290 : Operation 1485 [1/1] (0.38ns)   --->   "%br_ln232 = br i1 %icmp_ln232_1, void, void %.split25._crit_edge" [rsdecode.cpp:232]   --->   Operation 1485 'br' 'br_ln232' <Predicate = (!icmp_ln231 & !icmp_ln232)> <Delay = 0.38>
ST_290 : Operation 1486 [1/2] (1.19ns)   --->   "%alpha_to_load_19 = load i8 %alpha_to_addr_18" [rsdecode.cpp:233]   --->   Operation 1486 'load' 'alpha_to_load_19' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_290 : Operation 1487 [1/1] (0.21ns)   --->   "%xor_ln233 = xor i32 %alpha_to_load_19, i32 %empty_79" [rsdecode.cpp:233]   --->   Operation 1487 'xor' 'xor_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1488 [1/1] (0.38ns)   --->   "%br_ln233 = br void %.split25._crit_edge" [rsdecode.cpp:233]   --->   Operation 1488 'br' 'br_ln233' <Predicate = (!icmp_ln231 & !icmp_ln232 & !icmp_ln232_1)> <Delay = 0.38>
ST_290 : Operation 1489 [1/1] (0.00ns)   --->   "%empty_82 = phi i32 %xor_ln233, void, i32 %empty_79, void %.split25, i32 %empty_79, void" [rsdecode.cpp:233]   --->   Operation 1489 'phi' 'empty_82' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_290 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1490 'br' 'br_ln0' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 291 <SV = 89> <Delay = 1.17>
ST_291 : Operation 1491 [1/1] (0.70ns)   --->   "%add_ln221 = add i4 %i_22, i4 1" [rsdecode.cpp:221]   --->   Operation 1491 'add' 'add_ln221' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i32 %empty_79" [rsdecode.cpp:234]   --->   Operation 1492 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1493 [1/1] (0.00ns)   --->   "%index_of_addr_14 = getelementptr i9 %index_of, i64 0, i64 %zext_ln234" [rsdecode.cpp:234]   --->   Operation 1493 'getelementptr' 'index_of_addr_14' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1494 [2/2] (1.17ns)   --->   "%index_of_load_11 = load i8 %index_of_addr_14" [rsdecode.cpp:234]   --->   Operation 1494 'load' 'index_of_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 292 <SV = 90> <Delay = 1.86>
ST_292 : Operation 1495 [1/2] (1.17ns)   --->   "%index_of_load_11 = load i8 %index_of_addr_14" [rsdecode.cpp:234]   --->   Operation 1495 'load' 'index_of_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_292 : Operation 1496 [1/1] (0.68ns)   --->   "%store_ln234 = store i9 %index_of_load_11, i4 %z_addr" [rsdecode.cpp:234]   --->   Operation 1496 'store' 'store_ln234' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_292 : Operation 1497 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph53"   --->   Operation 1497 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 293 <SV = 47> <Delay = 1.19>
ST_293 : Operation 1498 [1/1] (0.00ns)   --->   "%i_24 = phi i8 0, void %._crit_edge54, i8 %add_ln238, void %.split23_ifconv" [rsdecode.cpp:238]   --->   Operation 1498 'phi' 'i_24' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1499 [1/1] (0.70ns)   --->   "%add_ln238 = add i8 %i_24, i8 1" [rsdecode.cpp:238]   --->   Operation 1499 'add' 'add_ln238' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1500 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1500 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1501 [1/1] (0.58ns)   --->   "%icmp_ln238 = icmp_eq  i8 %i_24, i8 255" [rsdecode.cpp:238]   --->   Operation 1501 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1502 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1502 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1503 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %.split23_ifconv, void" [rsdecode.cpp:238]   --->   Operation 1503 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1504 [1/1] (0.00ns)   --->   "%i_24_cast = zext i8 %i_24" [rsdecode.cpp:238]   --->   Operation 1504 'zext' 'i_24_cast' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_293 : Operation 1505 [1/1] (0.00ns)   --->   "%recd_addr_7 = getelementptr i32 %recd, i64 0, i64 %i_24_cast" [rsdecode.cpp:241]   --->   Operation 1505 'getelementptr' 'recd_addr_7' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_293 : Operation 1506 [2/2] (1.19ns)   --->   "%recd_load_6 = load i8 %recd_addr_7" [rsdecode.cpp:241]   --->   Operation 1506 'load' 'recd_load_6' <Predicate = (!icmp_ln238)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 294 <SV = 48> <Delay = 2.39>
ST_294 : Operation 1507 [1/2] (1.19ns)   --->   "%recd_load_6 = load i8 %recd_addr_7" [rsdecode.cpp:241]   --->   Operation 1507 'load' 'recd_load_6' <Predicate = (!icmp_ln238)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_294 : Operation 1508 [1/1] (0.85ns)   --->   "%icmp_ln241 = icmp_eq  i32 %recd_load_6, i32 4294967295" [rsdecode.cpp:241]   --->   Operation 1508 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln238)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i32 %recd_load_6" [rsdecode.cpp:242]   --->   Operation 1509 'zext' 'zext_ln242' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_294 : Operation 1510 [1/1] (0.00ns)   --->   "%alpha_to_addr_17 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln242" [rsdecode.cpp:242]   --->   Operation 1510 'getelementptr' 'alpha_to_addr_17' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_294 : Operation 1511 [2/2] (1.19ns)   --->   "%alpha_to_load_18 = load i8 %alpha_to_addr_17" [rsdecode.cpp:242]   --->   Operation 1511 'load' 'alpha_to_load_18' <Predicate = (!icmp_ln238)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 295 <SV = 49> <Delay = 2.61>
ST_295 : Operation 1512 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [rsdecode.cpp:81]   --->   Operation 1512 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_295 : Operation 1513 [1/2] (1.19ns)   --->   "%alpha_to_load_18 = load i8 %alpha_to_addr_17" [rsdecode.cpp:242]   --->   Operation 1513 'load' 'alpha_to_load_18' <Predicate = (!icmp_ln238)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_295 : Operation 1514 [1/1] (0.22ns)   --->   "%select_ln241 = select i1 %icmp_ln241, i32 0, i32 %alpha_to_load_18" [rsdecode.cpp:241]   --->   Operation 1514 'select' 'select_ln241' <Predicate = (!icmp_ln238)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_295 : Operation 1515 [1/1] (1.19ns)   --->   "%store_ln242 = store i32 %select_ln241, i8 %recd_addr_7" [rsdecode.cpp:242]   --->   Operation 1515 'store' 'store_ln242' <Predicate = (!icmp_ln238)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_295 : Operation 1516 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1516 'br' 'br_ln0' <Predicate = (!icmp_ln238)> <Delay = 0.00>

State 296 <SV = 48> <Delay = 0.38>
ST_296 : Operation 1517 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln199, void %._crit_edge42, void %.lr.ph41.preheader" [rsdecode.cpp:246]   --->   Operation 1517 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1518 [1/1] (0.38ns)   --->   "%br_ln246 = br void %.lr.ph41" [rsdecode.cpp:246]   --->   Operation 1518 'br' 'br_ln246' <Predicate = (icmp_ln199)> <Delay = 0.38>

State 297 <SV = 49> <Delay = 0.70>
ST_297 : Operation 1519 [1/1] (0.00ns)   --->   "%i_25 = phi i4 %add_ln246, void %._crit_edge._crit_edge, i4 0, void %.lr.ph41.preheader" [rsdecode.cpp:246]   --->   Operation 1519 'phi' 'i_25' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1520 [1/1] (0.70ns)   --->   "%add_ln246 = add i4 %i_25, i4 1" [rsdecode.cpp:246]   --->   Operation 1520 'add' 'add_ln246' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1521 [1/1] (0.65ns)   --->   "%icmp_ln246 = icmp_eq  i4 %i_25, i4 %trunc_ln177" [rsdecode.cpp:246]   --->   Operation 1521 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1522 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1522 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1523 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %.split21, void %._crit_edge42.loopexit165" [rsdecode.cpp:246]   --->   Operation 1523 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %i_25" [rsdecode.cpp:246]   --->   Operation 1524 'zext' 'zext_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_297 : Operation 1525 [1/1] (0.00ns)   --->   "%loc_addr_1 = getelementptr i8 %loc, i64 0, i64 %zext_ln246" [rsdecode.cpp:248]   --->   Operation 1525 'getelementptr' 'loc_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_297 : Operation 1526 [2/2] (0.66ns)   --->   "%loc_load = load i4 %loc_addr_1" [rsdecode.cpp:248]   --->   Operation 1526 'load' 'loc_load' <Predicate = (!icmp_ln246)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_297 : Operation 1527 [1/1] (0.00ns)   --->   "%root_addr_1 = getelementptr i9 %root, i64 0, i64 %zext_ln246" [rsdecode.cpp:246]   --->   Operation 1527 'getelementptr' 'root_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_297 : Operation 1528 [2/2] (0.68ns)   --->   "%root_load = load i4 %root_addr_1" [rsdecode.cpp:251]   --->   Operation 1528 'load' 'root_load' <Predicate = (!icmp_ln246)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_297 : Operation 1529 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge42"   --->   Operation 1529 'br' 'br_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 298 <SV = 50> <Delay = 0.68>
ST_298 : Operation 1530 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [rsdecode.cpp:81]   --->   Operation 1530 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1531 [1/2] (0.66ns)   --->   "%loc_load = load i4 %loc_addr_1" [rsdecode.cpp:248]   --->   Operation 1531 'load' 'loc_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_298 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i8 %loc_load" [rsdecode.cpp:248]   --->   Operation 1532 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1533 [1/2] (0.68ns)   --->   "%root_load = load i4 %root_addr_1" [rsdecode.cpp:251]   --->   Operation 1533 'load' 'root_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 10> <RAM>
ST_298 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i9 %root_load" [rsdecode.cpp:249]   --->   Operation 1534 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i9 %root_load" [rsdecode.cpp:249]   --->   Operation 1535 'zext' 'zext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1536 [1/1] (0.38ns)   --->   "%br_ln249 = br void" [rsdecode.cpp:249]   --->   Operation 1536 'br' 'br_ln249' <Predicate = true> <Delay = 0.38>

State 299 <SV = 51> <Delay = 0.85>
ST_299 : Operation 1537 [1/1] (0.00ns)   --->   "%j_6 = phi i4 1, void %.split21, i4 %add_ln249, void %.split16._crit_edge" [rsdecode.cpp:251]   --->   Operation 1537 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1538 [1/1] (0.00ns)   --->   "%j_6_cast = zext i4 %j_6" [rsdecode.cpp:251]   --->   Operation 1538 'zext' 'j_6_cast' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1539 [1/1] (0.85ns)   --->   "%icmp_ln249 = icmp_eq  i32 %j_6_cast, i32 %select_ln205" [rsdecode.cpp:249]   --->   Operation 1539 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1540 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %.split16, void %._crit_edge" [rsdecode.cpp:249]   --->   Operation 1540 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln251_cast38 = zext i4 %j_6" [rsdecode.cpp:251]   --->   Operation 1541 'zext' 'trunc_ln251_cast38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_299 : Operation 1542 [1/1] (0.00ns)   --->   "%z_addr_1 = getelementptr i9 %z, i64 0, i64 %trunc_ln251_cast38" [rsdecode.cpp:250]   --->   Operation 1542 'getelementptr' 'z_addr_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_299 : Operation 1543 [2/2] (0.68ns)   --->   "%z_load = load i4 %z_addr_1" [rsdecode.cpp:250]   --->   Operation 1543 'load' 'z_load' <Predicate = (!icmp_ln249)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_299 : Operation 1544 [1/1] (0.70ns)   --->   "%add_ln249 = add i4 %j_6, i4 1" [rsdecode.cpp:249]   --->   Operation 1544 'add' 'add_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 52> <Delay = 1.27>
ST_300 : Operation 1545 [1/2] (0.68ns)   --->   "%z_load = load i4 %z_addr_1" [rsdecode.cpp:250]   --->   Operation 1545 'load' 'z_load' <Predicate = (!icmp_ln249)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_300 : Operation 1546 [1/1] (0.59ns)   --->   "%icmp_ln250 = icmp_eq  i9 %z_load, i9 511" [rsdecode.cpp:250]   --->   Operation 1546 'icmp' 'icmp_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %j_6" [rsdecode.cpp:251]   --->   Operation 1547 'zext' 'zext_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_300 : Operation 1548 [3/3] (0.99ns) (grouped into DSP with root node add_ln251)   --->   "%mul_ln251 = mul i13 %zext_ln249_1, i13 %zext_ln251" [rsdecode.cpp:251]   --->   Operation 1548 'mul' 'mul_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 301 <SV = 53> <Delay = 0.99>
ST_301 : Operation 1549 [2/3] (0.99ns) (grouped into DSP with root node add_ln251)   --->   "%mul_ln251 = mul i13 %zext_ln249_1, i13 %zext_ln251" [rsdecode.cpp:251]   --->   Operation 1549 'mul' 'mul_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 302 <SV = 54> <Delay = 0.64>
ST_302 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i9 %z_load" [rsdecode.cpp:250]   --->   Operation 1550 'sext' 'sext_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_302 : Operation 1551 [1/3] (0.00ns) (grouped into DSP with root node add_ln251)   --->   "%mul_ln251 = mul i13 %zext_ln249_1, i13 %zext_ln251" [rsdecode.cpp:251]   --->   Operation 1551 'mul' 'mul_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_302 : Operation 1552 [1/1] (0.00ns) (grouped into DSP with root node add_ln251)   --->   "%zext_ln251_1 = zext i13 %mul_ln251" [rsdecode.cpp:251]   --->   Operation 1552 'zext' 'zext_ln251_1' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_302 : Operation 1553 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln251 = add i14 %sext_ln250, i14 %zext_ln251_1" [rsdecode.cpp:251]   --->   Operation 1553 'add' 'add_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 303 <SV = 55> <Delay = 1.72>
ST_303 : Operation 1554 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln251 = add i14 %sext_ln250, i14 %zext_ln251_1" [rsdecode.cpp:251]   --->   Operation 1554 'add' 'add_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_303 : Operation 1555 [18/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1555 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 56> <Delay = 1.08>
ST_304 : Operation 1556 [17/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1556 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 57> <Delay = 1.08>
ST_305 : Operation 1557 [16/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1557 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 58> <Delay = 1.08>
ST_306 : Operation 1558 [15/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1558 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 59> <Delay = 1.08>
ST_307 : Operation 1559 [14/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1559 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 60> <Delay = 1.08>
ST_308 : Operation 1560 [13/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1560 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 61> <Delay = 1.08>
ST_309 : Operation 1561 [12/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1561 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 62> <Delay = 1.08>
ST_310 : Operation 1562 [11/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1562 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 63> <Delay = 1.08>
ST_311 : Operation 1563 [10/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1563 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 64> <Delay = 1.08>
ST_312 : Operation 1564 [9/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1564 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 65> <Delay = 1.08>
ST_313 : Operation 1565 [8/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1565 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 66> <Delay = 1.08>
ST_314 : Operation 1566 [7/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1566 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 67> <Delay = 1.08>
ST_315 : Operation 1567 [6/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1567 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 68> <Delay = 1.08>
ST_316 : Operation 1568 [5/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1568 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 69> <Delay = 1.08>
ST_317 : Operation 1569 [4/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1569 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 70> <Delay = 1.08>
ST_318 : Operation 1570 [3/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1570 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 71> <Delay = 1.08>
ST_319 : Operation 1571 [2/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1571 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 72> <Delay = 2.28>
ST_320 : Operation 1572 [1/18] (1.08ns)   --->   "%srem_ln251 = srem i14 %add_ln251, i14 255" [rsdecode.cpp:251]   --->   Operation 1572 'srem' 'srem_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.08> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %srem_ln251" [rsdecode.cpp:251]   --->   Operation 1573 'trunc' 'trunc_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_320 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln251_2 = zext i8 %trunc_ln251" [rsdecode.cpp:251]   --->   Operation 1574 'zext' 'zext_ln251_2' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_320 : Operation 1575 [1/1] (0.00ns)   --->   "%alpha_to_addr_19 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln251_2" [rsdecode.cpp:251]   --->   Operation 1575 'getelementptr' 'alpha_to_addr_19' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_320 : Operation 1576 [2/2] (1.19ns)   --->   "%alpha_to_load_20 = load i8 %alpha_to_addr_19" [rsdecode.cpp:251]   --->   Operation 1576 'load' 'alpha_to_load_20' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 321 <SV = 73> <Delay = 1.79>
ST_321 : Operation 1577 [1/1] (0.00ns)   --->   "%empty_85 = phi i32 1, void %.split21, i32 %empty_87, void %.split16._crit_edge" [rsdecode.cpp:251]   --->   Operation 1577 'phi' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1578 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1578 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1579 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1579 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1580 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [rsdecode.cpp:81]   --->   Operation 1580 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_321 : Operation 1581 [1/1] (0.38ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void, void %.split16._crit_edge" [rsdecode.cpp:250]   --->   Operation 1581 'br' 'br_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.38>
ST_321 : Operation 1582 [1/2] (1.19ns)   --->   "%alpha_to_load_20 = load i8 %alpha_to_addr_19" [rsdecode.cpp:251]   --->   Operation 1582 'load' 'alpha_to_load_20' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_321 : Operation 1583 [1/1] (0.21ns)   --->   "%err_1 = xor i32 %alpha_to_load_20, i32 %empty_85" [rsdecode.cpp:251]   --->   Operation 1583 'xor' 'err_1' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1584 [1/1] (0.38ns)   --->   "%br_ln251 = br void %.split16._crit_edge" [rsdecode.cpp:251]   --->   Operation 1584 'br' 'br_ln251' <Predicate = (!icmp_ln249 & !icmp_ln250)> <Delay = 0.38>
ST_321 : Operation 1585 [1/1] (0.00ns)   --->   "%empty_87 = phi i32 %err_1, void, i32 %empty_85, void %.split16"   --->   Operation 1585 'phi' 'empty_87' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_321 : Operation 1586 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1586 'br' 'br_ln0' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 322 <SV = 74> <Delay = 1.17>
ST_322 : Operation 1587 [1/1] (0.85ns)   --->   "%icmp_ln252 = icmp_eq  i32 %empty_85, i32 0" [rsdecode.cpp:252]   --->   Operation 1587 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1588 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.lr.ph36, void %._crit_edge._crit_edge" [rsdecode.cpp:252]   --->   Operation 1588 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i32 %empty_85" [rsdecode.cpp:254]   --->   Operation 1589 'zext' 'zext_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_322 : Operation 1590 [1/1] (0.00ns)   --->   "%index_of_addr_15 = getelementptr i9 %index_of, i64 0, i64 %zext_ln254" [rsdecode.cpp:254]   --->   Operation 1590 'getelementptr' 'index_of_addr_15' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_322 : Operation 1591 [2/2] (1.17ns)   --->   "%err = load i8 %index_of_addr_15" [rsdecode.cpp:254]   --->   Operation 1591 'load' 'err' <Predicate = (!icmp_ln252)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 323 <SV = 75> <Delay = 1.17>
ST_323 : Operation 1592 [1/2] (1.17ns)   --->   "%err = load i8 %index_of_addr_15" [rsdecode.cpp:254]   --->   Operation 1592 'load' 'err' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_323 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i9 %err" [rsdecode.cpp:83]   --->   Operation 1593 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 1594 [1/1] (0.38ns)   --->   "%br_ln256 = br void" [rsdecode.cpp:256]   --->   Operation 1594 'br' 'br_ln256' <Predicate = true> <Delay = 0.38>

State 324 <SV = 76> <Delay = 0.86>
ST_324 : Operation 1595 [1/1] (0.00ns)   --->   "%j_7 = phi i4 0, void %.lr.ph36, i4 %add_ln256, void %.split19._crit_edge" [rsdecode.cpp:256]   --->   Operation 1595 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1596 [1/1] (0.70ns)   --->   "%add_ln256 = add i4 %j_7, i4 1" [rsdecode.cpp:256]   --->   Operation 1596 'add' 'add_ln256' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1597 [1/1] (0.65ns)   --->   "%icmp_ln256 = icmp_eq  i4 %j_7, i4 %trunc_ln177" [rsdecode.cpp:256]   --->   Operation 1597 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1598 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %.split19, void %._crit_edge37" [rsdecode.cpp:256]   --->   Operation 1598 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 1599 [1/1] (0.00ns)   --->   "%j_7_cast = zext i4 %j_7" [rsdecode.cpp:256]   --->   Operation 1599 'zext' 'j_7_cast' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_324 : Operation 1600 [1/1] (0.65ns)   --->   "%icmp_ln257 = icmp_eq  i4 %j_7, i4 %i_25" [rsdecode.cpp:257]   --->   Operation 1600 'icmp' 'icmp_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1601 [1/1] (0.00ns)   --->   "%loc_addr_2 = getelementptr i8 %loc, i64 0, i64 %j_7_cast" [rsdecode.cpp:258]   --->   Operation 1601 'getelementptr' 'loc_addr_2' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_324 : Operation 1602 [2/2] (0.66ns)   --->   "%loc_load_1 = load i4 %loc_addr_2" [rsdecode.cpp:258]   --->   Operation 1602 'load' 'loc_load_1' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>

State 325 <SV = 77> <Delay = 2.29>
ST_325 : Operation 1603 [1/2] (0.66ns)   --->   "%loc_load_1 = load i4 %loc_addr_2" [rsdecode.cpp:258]   --->   Operation 1603 'load' 'loc_load_1' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_325 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i8 %loc_load_1" [rsdecode.cpp:258]   --->   Operation 1604 'zext' 'zext_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_325 : Operation 1605 [1/1] (0.71ns)   --->   "%add_ln258 = add i10 %zext_ln258, i10 %zext_ln249" [rsdecode.cpp:258]   --->   Operation 1605 'add' 'add_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1606 [14/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1606 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 78> <Delay = 0.91>
ST_326 : Operation 1607 [13/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1607 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 79> <Delay = 0.91>
ST_327 : Operation 1608 [12/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1608 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 80> <Delay = 0.91>
ST_328 : Operation 1609 [11/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1609 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 81> <Delay = 0.91>
ST_329 : Operation 1610 [10/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1610 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 82> <Delay = 0.91>
ST_330 : Operation 1611 [9/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1611 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 83> <Delay = 0.91>
ST_331 : Operation 1612 [8/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1612 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 84> <Delay = 0.91>
ST_332 : Operation 1613 [7/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1613 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 85> <Delay = 0.91>
ST_333 : Operation 1614 [6/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1614 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 86> <Delay = 0.91>
ST_334 : Operation 1615 [5/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1615 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 87> <Delay = 0.91>
ST_335 : Operation 1616 [4/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1616 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 88> <Delay = 0.91>
ST_336 : Operation 1617 [3/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1617 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 89> <Delay = 0.91>
ST_337 : Operation 1618 [2/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1618 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 90> <Delay = 2.11>
ST_338 : Operation 1619 [1/14] (0.91ns)   --->   "%urem_ln258 = urem i10 %add_ln258, i10 255" [rsdecode.cpp:258]   --->   Operation 1619 'urem' 'urem_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i10 %urem_ln258" [rsdecode.cpp:258]   --->   Operation 1620 'zext' 'zext_ln258_1' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_338 : Operation 1621 [1/1] (0.00ns)   --->   "%alpha_to_addr_21 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln258_1" [rsdecode.cpp:258]   --->   Operation 1621 'getelementptr' 'alpha_to_addr_21' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_338 : Operation 1622 [2/2] (1.19ns)   --->   "%alpha_to_load_22 = load i8 %alpha_to_addr_21" [rsdecode.cpp:258]   --->   Operation 1622 'load' 'alpha_to_load_22' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 339 <SV = 91> <Delay = 2.60>
ST_339 : Operation 1623 [1/2] (1.19ns)   --->   "%alpha_to_load_22 = load i8 %alpha_to_addr_21" [rsdecode.cpp:258]   --->   Operation 1623 'load' 'alpha_to_load_22' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_339 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i32 %alpha_to_load_22" [rsdecode.cpp:258]   --->   Operation 1624 'trunc' 'trunc_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_339 : Operation 1625 [1/1] (0.22ns)   --->   "%xor_ln258 = xor i8 %trunc_ln258, i8 1" [rsdecode.cpp:258]   --->   Operation 1625 'xor' 'xor_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln258_2 = zext i8 %xor_ln258" [rsdecode.cpp:258]   --->   Operation 1626 'zext' 'zext_ln258_2' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_339 : Operation 1627 [1/1] (0.00ns)   --->   "%index_of_addr_16 = getelementptr i9 %index_of, i64 0, i64 %zext_ln258_2" [rsdecode.cpp:258]   --->   Operation 1627 'getelementptr' 'index_of_addr_16' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_339 : Operation 1628 [2/2] (1.17ns)   --->   "%index_of_load_13 = load i8 %index_of_addr_16" [rsdecode.cpp:258]   --->   Operation 1628 'load' 'index_of_load_13' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>

State 340 <SV = 92> <Delay = 2.44>
ST_340 : Operation 1629 [1/1] (0.00ns)   --->   "%q_8 = phi i32 0, void %.lr.ph36, i32 %q_7, void %.split19._crit_edge"   --->   Operation 1629 'phi' 'q_8' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1630 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1630 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1631 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1631 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 1632 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [rsdecode.cpp:81]   --->   Operation 1632 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_340 : Operation 1633 [1/1] (0.38ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void, void %.split19._crit_edge" [rsdecode.cpp:257]   --->   Operation 1633 'br' 'br_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.38>
ST_340 : Operation 1634 [1/2] (1.17ns)   --->   "%index_of_load_13 = load i8 %index_of_addr_16" [rsdecode.cpp:258]   --->   Operation 1634 'load' 'index_of_load_13' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_340 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i9 %index_of_load_13" [rsdecode.cpp:258]   --->   Operation 1635 'sext' 'sext_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.00>
ST_340 : Operation 1636 [1/1] (0.88ns)   --->   "%q_11 = add i32 %sext_ln258, i32 %q_8" [rsdecode.cpp:258]   --->   Operation 1636 'add' 'q_11' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1637 [1/1] (0.38ns)   --->   "%br_ln258 = br void %.split19._crit_edge" [rsdecode.cpp:258]   --->   Operation 1637 'br' 'br_ln258' <Predicate = (!icmp_ln256 & !icmp_ln257)> <Delay = 0.38>
ST_340 : Operation 1638 [1/1] (0.00ns)   --->   "%q_7 = phi i32 %q_11, void, i32 %q_8, void %.split19"   --->   Operation 1638 'phi' 'q_7' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_340 : Operation 1639 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1639 'br' 'br_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 341 <SV = 93> <Delay = 1.17>
ST_341 : Operation 1640 [36/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1640 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1641 [1/1] (0.00ns)   --->   "%recd_addr_9 = getelementptr i32 %recd, i64 0, i64 %zext_ln248" [rsdecode.cpp:261]   --->   Operation 1641 'getelementptr' 'recd_addr_9' <Predicate = true> <Delay = 0.00>

State 342 <SV = 94> <Delay = 1.17>
ST_342 : Operation 1642 [35/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1642 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 95> <Delay = 1.17>
ST_343 : Operation 1643 [34/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1643 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 96> <Delay = 1.17>
ST_344 : Operation 1644 [33/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1644 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 97> <Delay = 1.17>
ST_345 : Operation 1645 [32/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1645 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 98> <Delay = 1.17>
ST_346 : Operation 1646 [31/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1646 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 99> <Delay = 1.17>
ST_347 : Operation 1647 [30/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1647 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 100> <Delay = 1.17>
ST_348 : Operation 1648 [29/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1648 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 101> <Delay = 1.17>
ST_349 : Operation 1649 [28/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1649 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 102> <Delay = 1.17>
ST_350 : Operation 1650 [27/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1650 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 103> <Delay = 1.17>
ST_351 : Operation 1651 [26/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1651 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 104> <Delay = 1.17>
ST_352 : Operation 1652 [25/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1652 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 105> <Delay = 1.17>
ST_353 : Operation 1653 [24/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1653 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 106> <Delay = 1.17>
ST_354 : Operation 1654 [23/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1654 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 107> <Delay = 1.17>
ST_355 : Operation 1655 [22/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1655 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 108> <Delay = 1.17>
ST_356 : Operation 1656 [21/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1656 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 109> <Delay = 1.17>
ST_357 : Operation 1657 [20/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1657 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 110> <Delay = 1.17>
ST_358 : Operation 1658 [19/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1658 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 111> <Delay = 1.17>
ST_359 : Operation 1659 [18/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1659 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 112> <Delay = 1.17>
ST_360 : Operation 1660 [17/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1660 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 113> <Delay = 1.17>
ST_361 : Operation 1661 [16/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1661 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 114> <Delay = 1.17>
ST_362 : Operation 1662 [15/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1662 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 115> <Delay = 1.17>
ST_363 : Operation 1663 [14/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1663 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 116> <Delay = 1.17>
ST_364 : Operation 1664 [13/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1664 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 117> <Delay = 1.17>
ST_365 : Operation 1665 [12/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1665 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 118> <Delay = 1.17>
ST_366 : Operation 1666 [11/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1666 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 119> <Delay = 1.17>
ST_367 : Operation 1667 [10/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1667 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 120> <Delay = 1.17>
ST_368 : Operation 1668 [9/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1668 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 121> <Delay = 1.17>
ST_369 : Operation 1669 [8/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1669 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 122> <Delay = 1.17>
ST_370 : Operation 1670 [7/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1670 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 123> <Delay = 1.17>
ST_371 : Operation 1671 [6/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1671 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 124> <Delay = 1.17>
ST_372 : Operation 1672 [5/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1672 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 125> <Delay = 1.17>
ST_373 : Operation 1673 [4/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1673 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 126> <Delay = 1.17>
ST_374 : Operation 1674 [3/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1674 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 127> <Delay = 1.17>
ST_375 : Operation 1675 [2/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1675 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 128> <Delay = 2.94>
ST_376 : Operation 1676 [1/36] (1.17ns)   --->   "%q_10 = srem i32 %q_8, i32 255" [rsdecode.cpp:259]   --->   Operation 1676 'srem' 'q_10' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i9 %q_10" [rsdecode.cpp:81]   --->   Operation 1677 'trunc' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i9 %trunc_ln81_1" [rsdecode.cpp:81]   --->   Operation 1678 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1679 [1/1] (0.71ns)   --->   "%add_ln260 = add i10 %sext_ln83, i10 255" [rsdecode.cpp:260]   --->   Operation 1679 'add' 'add_ln260' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i10 %add_ln260" [rsdecode.cpp:260]   --->   Operation 1680 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1681 [1/1] (0.72ns)   --->   "%sub_ln260 = sub i11 %sext_ln260, i11 %sext_ln81" [rsdecode.cpp:260]   --->   Operation 1681 'sub' 'sub_ln260' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1682 [15/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1682 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 129> <Delay = 1.04>
ST_377 : Operation 1683 [14/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1683 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 130> <Delay = 1.04>
ST_378 : Operation 1684 [13/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1684 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 131> <Delay = 1.04>
ST_379 : Operation 1685 [12/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1685 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 132> <Delay = 1.04>
ST_380 : Operation 1686 [11/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1686 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 133> <Delay = 1.04>
ST_381 : Operation 1687 [10/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1687 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 134> <Delay = 1.04>
ST_382 : Operation 1688 [9/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1688 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 135> <Delay = 1.04>
ST_383 : Operation 1689 [8/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1689 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 136> <Delay = 1.04>
ST_384 : Operation 1690 [7/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1690 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 137> <Delay = 1.04>
ST_385 : Operation 1691 [6/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1691 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 138> <Delay = 1.04>
ST_386 : Operation 1692 [5/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1692 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 139> <Delay = 1.04>
ST_387 : Operation 1693 [4/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1693 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 140> <Delay = 1.04>
ST_388 : Operation 1694 [3/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1694 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 141> <Delay = 1.04>
ST_389 : Operation 1695 [2/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1695 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 142> <Delay = 2.24>
ST_390 : Operation 1696 [1/15] (1.04ns)   --->   "%srem_ln260 = srem i11 %sub_ln260, i11 255" [rsdecode.cpp:260]   --->   Operation 1696 'srem' 'srem_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 8> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %srem_ln260" [rsdecode.cpp:260]   --->   Operation 1697 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i8 %trunc_ln260" [rsdecode.cpp:260]   --->   Operation 1698 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 1699 [1/1] (0.00ns)   --->   "%alpha_to_addr_20 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln260" [rsdecode.cpp:260]   --->   Operation 1699 'getelementptr' 'alpha_to_addr_20' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 1700 [2/2] (1.19ns)   --->   "%err_2 = load i8 %alpha_to_addr_20" [rsdecode.cpp:260]   --->   Operation 1700 'load' 'err_2' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_390 : Operation 1701 [2/2] (1.19ns)   --->   "%recd_load_8 = load i8 %recd_addr_9" [rsdecode.cpp:261]   --->   Operation 1701 'load' 'recd_load_8' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 391 <SV = 143> <Delay = 2.60>
ST_391 : Operation 1702 [1/2] (1.19ns)   --->   "%err_2 = load i8 %alpha_to_addr_20" [rsdecode.cpp:260]   --->   Operation 1702 'load' 'err_2' <Predicate = (!icmp_ln252)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_391 : Operation 1703 [1/2] (1.19ns)   --->   "%recd_load_8 = load i8 %recd_addr_9" [rsdecode.cpp:261]   --->   Operation 1703 'load' 'recd_load_8' <Predicate = (!icmp_ln252)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_391 : Operation 1704 [1/1] (0.21ns)   --->   "%xor_ln261 = xor i32 %recd_load_8, i32 %err_2" [rsdecode.cpp:261]   --->   Operation 1704 'xor' 'xor_ln261' <Predicate = (!icmp_ln252)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1705 [1/1] (1.19ns)   --->   "%store_ln261 = store i32 %xor_ln261, i8 %recd_addr_9" [rsdecode.cpp:261]   --->   Operation 1705 'store' 'store_ln261' <Predicate = (!icmp_ln252)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_391 : Operation 1706 [1/1] (0.00ns)   --->   "%br_ln262 = br void %._crit_edge._crit_edge" [rsdecode.cpp:262]   --->   Operation 1706 'br' 'br_ln262' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_391 : Operation 1707 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph41"   --->   Operation 1707 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 392 <SV = 20> <Delay = 1.19>
ST_392 : Operation 1708 [1/1] (0.00ns)   --->   "%i_10 = phi i8 %add_ln284, void %.split67_ifconv, i8 0, void %.preheader.preheader" [rsdecode.cpp:284]   --->   Operation 1708 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1709 [1/1] (0.70ns)   --->   "%add_ln284 = add i8 %i_10, i8 1" [rsdecode.cpp:284]   --->   Operation 1709 'add' 'add_ln284' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1710 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1710 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1711 [1/1] (0.58ns)   --->   "%icmp_ln284 = icmp_eq  i8 %i_10, i8 255" [rsdecode.cpp:284]   --->   Operation 1711 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1712 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1712 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1713 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split67_ifconv, void %._crit_edge42.loopexit" [rsdecode.cpp:284]   --->   Operation 1713 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1714 [1/1] (0.00ns)   --->   "%i_10_cast = zext i8 %i_10" [rsdecode.cpp:284]   --->   Operation 1714 'zext' 'i_10_cast' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_392 : Operation 1715 [1/1] (0.00ns)   --->   "%recd_addr_4 = getelementptr i32 %recd, i64 0, i64 %i_10_cast" [rsdecode.cpp:286]   --->   Operation 1715 'getelementptr' 'recd_addr_4' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_392 : Operation 1716 [2/2] (1.19ns)   --->   "%recd_load_3 = load i8 %recd_addr_4" [rsdecode.cpp:286]   --->   Operation 1716 'load' 'recd_load_3' <Predicate = (!icmp_ln284)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 393 <SV = 21> <Delay = 2.39>
ST_393 : Operation 1717 [1/2] (1.19ns)   --->   "%recd_load_3 = load i8 %recd_addr_4" [rsdecode.cpp:286]   --->   Operation 1717 'load' 'recd_load_3' <Predicate = (!icmp_ln284)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_393 : Operation 1718 [1/1] (0.85ns)   --->   "%icmp_ln286 = icmp_eq  i32 %recd_load_3, i32 4294967295" [rsdecode.cpp:286]   --->   Operation 1718 'icmp' 'icmp_ln286' <Predicate = (!icmp_ln284)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i32 %recd_load_3" [rsdecode.cpp:287]   --->   Operation 1719 'zext' 'zext_ln287' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_393 : Operation 1720 [1/1] (0.00ns)   --->   "%alpha_to_addr_7 = getelementptr i32 %alpha_to, i64 0, i64 %zext_ln287" [rsdecode.cpp:287]   --->   Operation 1720 'getelementptr' 'alpha_to_addr_7' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_393 : Operation 1721 [2/2] (1.19ns)   --->   "%alpha_to_load_8 = load i8 %alpha_to_addr_7" [rsdecode.cpp:287]   --->   Operation 1721 'load' 'alpha_to_load_8' <Predicate = (!icmp_ln284)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 394 <SV = 22> <Delay = 2.61>
ST_394 : Operation 1722 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [rsdecode.cpp:81]   --->   Operation 1722 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_394 : Operation 1723 [1/2] (1.19ns)   --->   "%alpha_to_load_8 = load i8 %alpha_to_addr_7" [rsdecode.cpp:287]   --->   Operation 1723 'load' 'alpha_to_load_8' <Predicate = (!icmp_ln284)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_394 : Operation 1724 [1/1] (0.22ns)   --->   "%select_ln286 = select i1 %icmp_ln286, i32 0, i32 %alpha_to_load_8" [rsdecode.cpp:286]   --->   Operation 1724 'select' 'select_ln286' <Predicate = (!icmp_ln284)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_394 : Operation 1725 [1/1] (1.19ns)   --->   "%store_ln287 = store i32 %select_ln286, i8 %recd_addr_4" [rsdecode.cpp:287]   --->   Operation 1725 'store' 'store_ln287' <Predicate = (!icmp_ln284)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_394 : Operation 1726 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1726 'br' 'br_ln0' <Predicate = (!icmp_ln284)> <Delay = 0.00>

State 395 <SV = 21> <Delay = 0.00>
ST_395 : Operation 1727 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge42"   --->   Operation 1727 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 396 <SV = 66> <Delay = 1.19>
ST_396 : Operation 1728 [1/1] (0.00ns)   --->   "%i_26 = phi i8 %add_ln293, void %.split, i8 0, void %._crit_edge42" [rsdecode.cpp:293]   --->   Operation 1728 'phi' 'i_26' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 1729 [1/1] (0.70ns)   --->   "%add_ln293 = add i8 %i_26, i8 1" [rsdecode.cpp:293]   --->   Operation 1729 'add' 'add_ln293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 1730 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1730 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 1731 [1/1] (0.58ns)   --->   "%icmp_ln293 = icmp_eq  i8 %i_26, i8 255" [rsdecode.cpp:293]   --->   Operation 1731 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 1732 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 1732 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 1733 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %.split, void" [rsdecode.cpp:293]   --->   Operation 1733 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 1734 [1/1] (0.00ns)   --->   "%i_26_cast = zext i8 %i_26" [rsdecode.cpp:293]   --->   Operation 1734 'zext' 'i_26_cast' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_396 : Operation 1735 [1/1] (0.00ns)   --->   "%recd_addr_8 = getelementptr i32 %recd, i64 0, i64 %i_26_cast" [rsdecode.cpp:293]   --->   Operation 1735 'getelementptr' 'recd_addr_8' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_396 : Operation 1736 [2/2] (1.19ns)   --->   "%recd_load_7 = load i8 %recd_addr_8" [rsdecode.cpp:293]   --->   Operation 1736 'load' 'recd_load_7' <Predicate = (!icmp_ln293)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 397 <SV = 67> <Delay = 1.19>
ST_397 : Operation 1737 [1/2] (1.19ns)   --->   "%recd_load_7 = load i8 %recd_addr_8" [rsdecode.cpp:293]   --->   Operation 1737 'load' 'recd_load_7' <Predicate = (!icmp_ln293)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_397 : Operation 1738 [2/2] (0.00ns)   --->   "%write_ln293 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %recd_out, i32 %recd_load_7" [rsdecode.cpp:293]   --->   Operation 1738 'write' 'write_ln293' <Predicate = (!icmp_ln293)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 398 <SV = 68> <Delay = 0.00>
ST_398 : Operation 1739 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [rsdecode.cpp:81]   --->   Operation 1739 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_398 : Operation 1740 [1/2] (0.00ns)   --->   "%write_ln293 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %recd_out, i32 %recd_load_7" [rsdecode.cpp:293]   --->   Operation 1740 'write' 'write_ln293' <Predicate = (!icmp_ln293)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_398 : Operation 1741 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1741 'br' 'br_ln0' <Predicate = (!icmp_ln293)> <Delay = 0.00>

State 399 <SV = 67> <Delay = 0.00>
ST_399 : Operation 1742 [1/1] (0.00ns)   --->   "%ret_ln295 = ret" [rsdecode.cpp:295]   --->   Operation 1742 'ret' 'ret_ln295' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln19', rsdecode.cpp:19) of constant 0 on array 'alpha_to' [46]  (1.2 ns)

 <State 2>: 1.85ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_1', rsdecode.cpp:25) on array 'alpha_to' [71]  (1.2 ns)
	blocking operation 0.656 ns on control path)

 <State 3>: 2.6ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_1', rsdecode.cpp:25) on array 'alpha_to' [71]  (1.2 ns)
	'xor' operation ('xor_ln25', rsdecode.cpp:25) [72]  (0.21 ns)
	'store' operation ('store_ln25', rsdecode.cpp:25) of variable 'xor_ln25', rsdecode.cpp:25 on array 'alpha_to' [73]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('alpha_to_load', rsdecode.cpp:28) on array 'alpha_to' [79]  (1.2 ns)

 <State 5>: 2.37ns
The critical path consists of the following:
	'load' operation ('alpha_to_load', rsdecode.cpp:28) on array 'alpha_to' [79]  (1.2 ns)
	'getelementptr' operation ('index_of_addr', rsdecode.cpp:28) [81]  (0 ns)
	'store' operation ('store_ln28', rsdecode.cpp:28) of constant 8 on array 'index_of' [82]  (1.18 ns)

 <State 6>: 1.9ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:36) with incoming values : ('add_ln30', rsdecode.cpp:30) [87]  (0 ns)
	'add' operation ('add_ln32', rsdecode.cpp:32) [96]  (0.705 ns)
	'getelementptr' operation ('alpha_to_addr_1', rsdecode.cpp:32) [98]  (0 ns)
	'load' operation ('alpha_to_load_2', rsdecode.cpp:32) on array 'alpha_to' [101]  (1.2 ns)

 <State 7>: 3.62ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_2', rsdecode.cpp:32) on array 'alpha_to' [101]  (1.2 ns)
	'select' operation ('reuse_select', rsdecode.cpp:32) [103]  (0.227 ns)
	'icmp' operation ('icmp_ln32', rsdecode.cpp:32) [105]  (0.779 ns)
	'select' operation ('select_ln32', rsdecode.cpp:32) [111]  (0.227 ns)
	'store' operation ('store_ln33', rsdecode.cpp:33) of variable 'select_ln32', rsdecode.cpp:32 on array 'alpha_to' [112]  (1.2 ns)

 <State 8>: 1.18ns
The critical path consists of the following:
	'store' operation ('store_ln38', rsdecode.cpp:38) of constant 511 on array 'index_of' [121]  (1.18 ns)

 <State 9>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:39) with incoming values : ('add_ln39', rsdecode.cpp:39) [124]  (0 ns)
	'getelementptr' operation ('alpha_to_addr_3', rsdecode.cpp:40) [133]  (0 ns)
	'load' operation ('alpha_to_load_4', rsdecode.cpp:40) on array 'alpha_to' [134]  (1.2 ns)

 <State 10>: 2.39ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_4', rsdecode.cpp:40) on array 'alpha_to' [134]  (1.2 ns)
	'store' operation ('store_ln40', rsdecode.cpp:40) of variable 'alpha_to_load_4', rsdecode.cpp:40 on array 'alpha_to_out' [136]  (1.2 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln48', rsdecode.cpp:48) of constant 2 on array 'gg' [144]  (0.699 ns)

 <State 12>: 1.34ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:50) with incoming values : ('add_ln50', rsdecode.cpp:50) [148]  (0 ns)
	'getelementptr' operation ('gg_addr', rsdecode.cpp:52) [157]  (0 ns)
	'store' operation ('store_ln52', rsdecode.cpp:52) of constant 1 on array 'gg' [158]  (0.699 ns)
	blocking operation 0.637 ns on control path)

 <State 13>: 0.699ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:53) with incoming values : ('zext_ln47', rsdecode.cpp:47) ('add_ln53', rsdecode.cpp:53) [164]  (0 ns)
	'getelementptr' operation ('gg_addr_2', rsdecode.cpp:54) [173]  (0 ns)
	'load' operation ('gg_load_1', rsdecode.cpp:54) on array 'gg' [176]  (0.699 ns)

 <State 14>: 2.47ns
The critical path consists of the following:
	'load' operation ('reuse_addr_reg168_load') on local variable 'reuse_addr_reg168' [175]  (0 ns)
	'icmp' operation ('addr_cmp171', rsdecode.cpp:53) [177]  (1.06 ns)
	'select' operation ('reuse_select172', rsdecode.cpp:53) [178]  (0.227 ns)
	'getelementptr' operation ('index_of_addr_6', rsdecode.cpp:55) [192]  (0 ns)
	'load' operation ('index_of_load_3', rsdecode.cpp:55) on array 'index_of' [193]  (1.18 ns)

 <State 15>: 2.81ns
The critical path consists of the following:
	'load' operation ('index_of_load_3', rsdecode.cpp:55) on array 'index_of' [193]  (1.18 ns)
	'add' operation ('add_ln55', rsdecode.cpp:55) [195]  (0.715 ns)
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 16>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 17>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 18>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 19>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 20>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 21>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 22>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 23>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 24>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 25>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 26>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)

 <State 27>: 1.77ns
The critical path consists of the following:
	'add' operation ('add_ln53', rsdecode.cpp:53) [180]  (0.706 ns)
	'icmp' operation ('addr_cmp175', rsdecode.cpp:53) [187]  (1.06 ns)

 <State 28>: 2.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln55', rsdecode.cpp:55) [196]  (0.917 ns)
	'getelementptr' operation ('alpha_to_addr_5', rsdecode.cpp:55) [199]  (0 ns)
	'load' operation ('alpha_to_load_6', rsdecode.cpp:55) on array 'alpha_to' [200]  (1.2 ns)

 <State 29>: 2.49ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_6', rsdecode.cpp:55) on array 'alpha_to' [200]  (1.2 ns)
	'xor' operation ('xor_ln55', rsdecode.cpp:55) [201]  (0.21 ns)
	multiplexor before 'phi' operation ('storemerge7', rsdecode.cpp:55) with incoming values : ('reuse_select176', rsdecode.cpp:53) ('xor_ln55', rsdecode.cpp:55) [204]  (0.387 ns)
	'phi' operation ('storemerge7', rsdecode.cpp:55) with incoming values : ('reuse_select176', rsdecode.cpp:53) ('xor_ln55', rsdecode.cpp:55) [204]  (0 ns)
	'store' operation ('store_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on array 'gg' [205]  (0.699 ns)

 <State 30>: 0.707ns
The critical path consists of the following:
	'add' operation ('add_ln50', rsdecode.cpp:50) [210]  (0.707 ns)

 <State 31>: 1.88ns
The critical path consists of the following:
	'load' operation ('gg_load_3', rsdecode.cpp:58) on array 'gg' [211]  (0.699 ns)
	'getelementptr' operation ('index_of_addr_5', rsdecode.cpp:58) [213]  (0 ns)
	'load' operation ('index_of_load_2', rsdecode.cpp:58) on array 'index_of' [214]  (1.18 ns)

 <State 32>: 2.93ns
The critical path consists of the following:
	'load' operation ('index_of_load_2', rsdecode.cpp:58) on array 'index_of' [214]  (1.18 ns)
	'add' operation ('add_ln58', rsdecode.cpp:58) [216]  (0.715 ns)
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 33>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 34>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 35>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 36>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 37>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 38>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 39>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 40>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 41>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 42>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 43>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 44>: 1.04ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)

 <State 45>: 2.24ns
The critical path consists of the following:
	'srem' operation ('srem_ln58', rsdecode.cpp:58) [217]  (1.04 ns)
	'getelementptr' operation ('alpha_to_addr_4', rsdecode.cpp:58) [220]  (0 ns)
	'load' operation ('alpha_to_load_5', rsdecode.cpp:58) on array 'alpha_to' [221]  (1.2 ns)

 <State 46>: 1.9ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_5', rsdecode.cpp:58) on array 'alpha_to' [221]  (1.2 ns)
	'store' operation ('store_ln58', rsdecode.cpp:58) of variable 'alpha_to_load_5', rsdecode.cpp:58 on array 'gg' [222]  (0.699 ns)

 <State 47>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:65) with incoming values : ('add_ln65', rsdecode.cpp:65) [228]  (0 ns)
	'add' operation ('add_ln65', rsdecode.cpp:65) [229]  (0.707 ns)

 <State 48>: 1.88ns
The critical path consists of the following:
	'load' operation ('gg_load', rsdecode.cpp:66) on array 'gg' [238]  (0.699 ns)
	'getelementptr' operation ('index_of_addr_4', rsdecode.cpp:66) [240]  (0 ns)
	'load' operation ('index_of_load_1', rsdecode.cpp:66) on array 'index_of' [241]  (1.18 ns)

 <State 49>: 1.88ns
The critical path consists of the following:
	'load' operation ('index_of_load_1', rsdecode.cpp:66) on array 'index_of' [241]  (1.18 ns)
	'store' operation ('store_ln66', rsdecode.cpp:66) of variable 'sext_ln66', rsdecode.cpp:66 on array 'gg' [243]  (0.699 ns)

 <State 50>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:67) with incoming values : ('add_ln67', rsdecode.cpp:67) [248]  (0.387 ns)

 <State 51>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:67) with incoming values : ('add_ln67', rsdecode.cpp:67) [248]  (0 ns)
	'add' operation ('add_ln67', rsdecode.cpp:67) [249]  (0.707 ns)

 <State 52>: 1.4ns
The critical path consists of the following:
	'load' operation ('gg_load_4', rsdecode.cpp:68) on array 'gg' [258]  (0.699 ns)
	'store' operation ('store_ln68', rsdecode.cpp:68) of variable 'gg_load_4', rsdecode.cpp:68 on array 'gg_out' [260]  (0.699 ns)

 <State 53>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:85) with incoming values : ('add_ln85', rsdecode.cpp:85) [265]  (0.387 ns)

 <State 54>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:85) with incoming values : ('add_ln85', rsdecode.cpp:85) [265]  (0 ns)
	'getelementptr' operation ('recd_addr', rsdecode.cpp:85) [275]  (0 ns)
	'store' operation ('store_ln85', rsdecode.cpp:85) of variable 'recd_in_read', rsdecode.cpp:85 on array 'recd' [276]  (1.2 ns)
	blocking operation 0.581 ns on control path)

 <State 55>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:87) with incoming values : ('add_ln87', rsdecode.cpp:87) [281]  (0.387 ns)

 <State 56>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:87) with incoming values : ('add_ln87', rsdecode.cpp:87) [281]  (0 ns)
	'getelementptr' operation ('recd_addr_1', rsdecode.cpp:88) [290]  (0 ns)
	'load' operation ('recd_load', rsdecode.cpp:88) on array 'recd' [291]  (1.2 ns)

 <State 57>: 2.37ns
The critical path consists of the following:
	'load' operation ('recd_load', rsdecode.cpp:88) on array 'recd' [291]  (1.2 ns)
	'getelementptr' operation ('index_of_addr_7', rsdecode.cpp:91) [294]  (0 ns)
	'load' operation ('index_of_load_4', rsdecode.cpp:91) on array 'index_of' [295]  (1.18 ns)

 <State 58>: 2.68ns
The critical path consists of the following:
	'load' operation ('index_of_load_4', rsdecode.cpp:91) on array 'index_of' [295]  (1.18 ns)
	'select' operation ('select_ln88', rsdecode.cpp:88) [296]  (0.303 ns)
	'store' operation ('store_ln89', rsdecode.cpp:89) of variable 'sext_ln89', rsdecode.cpp:89 on array 'recd' [298]  (1.2 ns)

 <State 59>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:92) with incoming values : ('add_ln92', rsdecode.cpp:92) [303]  (0.387 ns)

 <State 60>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:92) with incoming values : ('add_ln92', rsdecode.cpp:92) [303]  (0 ns)
	'getelementptr' operation ('recd_addr_2', rsdecode.cpp:92) [312]  (0 ns)
	'load' operation ('recd_load_1', rsdecode.cpp:92) on array 'recd' [313]  (1.2 ns)

 <State 61>: 2.39ns
The critical path consists of the following:
	'load' operation ('recd_load_1', rsdecode.cpp:92) on array 'recd' [313]  (1.2 ns)
	'store' operation ('store_ln92', rsdecode.cpp:92) of variable 'recd_load_1', rsdecode.cpp:92 on array 'recd_gf_out' [315]  (1.2 ns)

 <State 62>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:93) with incoming values : ('add_ln93', rsdecode.cpp:93) [320]  (0.387 ns)

 <State 63>: 2.26ns
The critical path consists of the following:
	'store' operation ('store_ln118', rsdecode.cpp:118) of constant 0 on array 'elp', rsdecode.cpp:82 [380]  (1.2 ns)
	blocking operation 1.07 ns on control path)

 <State 64>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:96) with incoming values : ('add_ln96', rsdecode.cpp:96) [332]  (0 ns)
	'getelementptr' operation ('recd_addr_3', rsdecode.cpp:97) [343]  (0 ns)
	'load' operation ('recd_load_2', rsdecode.cpp:97) on array 'recd' [344]  (1.2 ns)

 <State 65>: 3.24ns
The critical path consists of the following:
	'load' operation ('recd_load_2', rsdecode.cpp:97) on array 'recd' [344]  (1.2 ns)
	'add' operation ('add_ln98', rsdecode.cpp:98) [350]  (0.88 ns)
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 66>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 67>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 68>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 69>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 70>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 71>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 72>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 73>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 74>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 75>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 76>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 77>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 78>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 79>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 80>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 81>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 82>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 83>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 84>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 85>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 86>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 87>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 88>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 89>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 90>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 91>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 92>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 93>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 94>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 95>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 96>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 97>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 98>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 99>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)

 <State 100>: 2.36ns
The critical path consists of the following:
	'srem' operation ('srem_ln98', rsdecode.cpp:98) [351]  (1.17 ns)
	'getelementptr' operation ('alpha_to_addr_6', rsdecode.cpp:98) [354]  (0 ns)
	'load' operation ('alpha_to_load_7', rsdecode.cpp:98) on array 'alpha_to' [355]  (1.2 ns)

 <State 101>: 1.79ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_7', rsdecode.cpp:98) on array 'alpha_to' [355]  (1.2 ns)
	'xor' operation ('xor_ln98', rsdecode.cpp:98) [356]  (0.21 ns)
	multiplexor before 'phi' operation ('empty_59', rsdecode.cpp:98) with incoming values : ('xor_ln98', rsdecode.cpp:98) [359]  (0.387 ns)
	'phi' operation ('empty_59', rsdecode.cpp:98) with incoming values : ('xor_ln98', rsdecode.cpp:98) [359]  (0 ns)

 <State 102>: 1.18ns
The critical path consists of the following:
	'getelementptr' operation ('index_of_addr_8', rsdecode.cpp:103) [366]  (0 ns)
	'load' operation ('index_of_load_5', rsdecode.cpp:103) on array 'index_of' [367]  (1.18 ns)

 <State 103>: 1.86ns
The critical path consists of the following:
	'load' operation ('index_of_load_5', rsdecode.cpp:103) on array 'index_of' [367]  (1.18 ns)
	'store' operation ('store_ln103', rsdecode.cpp:103) of variable 'index_of_load_5', rsdecode.cpp:103 on array 's', rsdecode.cpp:82 [368]  (0.683 ns)

 <State 104>: 1.37ns
The critical path consists of the following:
	'load' operation ('s_load', rsdecode.cpp:117) on array 's', rsdecode.cpp:82 [377]  (0.683 ns)
	'store' operation ('store_ln117', rsdecode.cpp:117) of variable 's_load', rsdecode.cpp:117 on array 'd', rsdecode.cpp:82 [379]  (0.683 ns)

 <State 105>: 1.9ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:120) with incoming values : ('add_ln120', rsdecode.cpp:120) [384]  (0 ns)
	'add' operation ('add_ln123', rsdecode.cpp:123) [394]  (0.706 ns)
	'getelementptr' operation ('elp_addr_3', rsdecode.cpp:123) [396]  (0 ns)
	'store' operation ('store_ln123', rsdecode.cpp:123) of constant 0 on array 'elp', rsdecode.cpp:82 [399]  (1.2 ns)

 <State 106>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('l_addr', rsdecode.cpp:125) [403]  (0 ns)
	'store' operation ('store_ln125', rsdecode.cpp:125) of constant 0 on array 'l', rsdecode.cpp:82 [404]  (0.699 ns)

 <State 107>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('u_lu_addr_1', rsdecode.cpp:128) [409]  (0 ns)
	'store' operation ('store_ln128', rsdecode.cpp:128) of constant 0 on array 'u_lu', rsdecode.cpp:82 [410]  (0.699 ns)

 <State 108>: 1.86ns
The critical path consists of the following:
	'phi' operation ('q', rsdecode.cpp:132) with incoming values : ('add_ln132', rsdecode.cpp:132) [414]  (0 ns)
	'add' operation ('add_ln132', rsdecode.cpp:132) [419]  (1.15 ns)
	'add' operation ('add_ln138', rsdecode.cpp:138) [424]  (0.715 ns)

 <State 109>: 1.28ns
The critical path consists of the following:
	'load' operation ('d_load', rsdecode.cpp:133) on array 'd', rsdecode.cpp:82 [427]  (0.683 ns)
	'icmp' operation ('icmp_ln133', rsdecode.cpp:133) [429]  (0.593 ns)

 <State 110>: 1.06ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('add_ln132', rsdecode.cpp:132) ('add_ln147', rsdecode.cpp:147) [434]  (0 ns)
	'icmp' operation ('icmp_ln146_1', rsdecode.cpp:146) [439]  (1.06 ns)

 <State 111>: 1.4ns
The critical path consists of the following:
	'load' operation ('d_load_1', rsdecode.cpp:146) on array 'd', rsdecode.cpp:82 [437]  (0.683 ns)
	'icmp' operation ('icmp_ln146', rsdecode.cpp:146) [438]  (0.593 ns)
	'and' operation ('and_ln146', rsdecode.cpp:146) [440]  (0.122 ns)

 <State 112>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q') with incoming values : ('trunc_ln149', rsdecode.cpp:149) ('q', rsdecode.cpp:155) [476]  (0.387 ns)

 <State 113>: 2.21ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:154) with incoming values : ('sext_ln152', rsdecode.cpp:152) ('add_ln154', rsdecode.cpp:154) [453]  (0 ns)
	'add' operation ('add_ln154', rsdecode.cpp:154) [458]  (1.15 ns)
	'icmp' operation ('icmp_ln157', rsdecode.cpp:157) [471]  (1.06 ns)

 <State 114>: 2.48ns
The critical path consists of the following:
	'load' operation ('u_lu_load', rsdecode.cpp:155) on array 'u_lu', rsdecode.cpp:82 [464]  (0.699 ns)
	'icmp' operation ('icmp_ln155_1', rsdecode.cpp:155) [467]  (0.859 ns)
	'select' operation ('select_ln155', rsdecode.cpp:155) [469]  (0 ns)
	'select' operation ('q', rsdecode.cpp:155) [470]  (0.227 ns)
	'phi' operation ('q') with incoming values : ('trunc_ln149', rsdecode.cpp:149) ('q', rsdecode.cpp:155) [454]  (0 ns)
	'getelementptr' operation ('u_lu_addr_2', rsdecode.cpp:155) [463]  (0 ns)
	'load' operation ('u_lu_load', rsdecode.cpp:155) on array 'u_lu', rsdecode.cpp:82 [464]  (0.699 ns)

 <State 115>: 1.1ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q') with incoming values : ('trunc_ln149', rsdecode.cpp:149) ('q', rsdecode.cpp:155) [476]  (0.387 ns)
	'phi' operation ('q') with incoming values : ('trunc_ln149', rsdecode.cpp:149) ('q', rsdecode.cpp:155) [476]  (0 ns)
	'add' operation ('add_ln169', rsdecode.cpp:169) [483]  (0.715 ns)

 <State 116>: 3.4ns
The critical path consists of the following:
	'add' operation ('add_ln161_1', rsdecode.cpp:161) [487]  (0.88 ns)
	'sub' operation ('sub_ln161', rsdecode.cpp:161) [488]  (0 ns)
	'add' operation ('add_ln161', rsdecode.cpp:161) [489]  (0.731 ns)
	'icmp' operation ('icmp_ln161', rsdecode.cpp:161) [490]  (0.859 ns)
	'select' operation ('select_ln161', rsdecode.cpp:161) [498]  (0.227 ns)
	'store' operation ('store_ln162', rsdecode.cpp:162) of variable 'select_ln161', rsdecode.cpp:161 on array 'l', rsdecode.cpp:82 [499]  (0.699 ns)

 <State 117>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:166) with incoming values : ('add_ln166', rsdecode.cpp:166) [502]  (0 ns)
	'add' operation ('add_ln167_1', rsdecode.cpp:167) [510]  (0.715 ns)
	'getelementptr' operation ('elp_addr_6', rsdecode.cpp:167) [512]  (0 ns)
	'store' operation ('store_ln167', rsdecode.cpp:167) of constant 0 on array 'elp', rsdecode.cpp:82 [514]  (1.2 ns)

 <State 118>: 0.699ns
The critical path consists of the following:
	'load' operation ('l_load_1', rsdecode.cpp:161) on array 'l', rsdecode.cpp:82 [517]  (0.699 ns)

 <State 119>: 2.66ns
The critical path consists of the following:
	'load' operation ('l_load_1', rsdecode.cpp:161) on array 'l', rsdecode.cpp:82 [517]  (0.699 ns)
	'add' operation ('add_ln168', rsdecode.cpp:168) [522]  (0.88 ns)
	'icmp' operation ('icmp_ln168', rsdecode.cpp:168) [523]  (0.859 ns)
	'select' operation ('select_ln168', rsdecode.cpp:168) [524]  (0.227 ns)

 <State 120>: 1.44ns
The critical path consists of the following:
	'add' operation ('add154', rsdecode.cpp:133) [527]  (0.715 ns)
	'sub' operation ('sub_ln170', rsdecode.cpp:170) [529]  (0.725 ns)

 <State 121>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:168) with incoming values : ('add_ln168_1', rsdecode.cpp:168) [534]  (0 ns)
	'add' operation ('add_ln169_1', rsdecode.cpp:169) [542]  (0.715 ns)
	'getelementptr' operation ('elp_addr_7', rsdecode.cpp:169) [544]  (0 ns)
	'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82 [546]  (1.2 ns)

 <State 122>: 3.24ns
The critical path consists of the following:
	'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82 [546]  (1.2 ns)
	'add' operation ('add_ln170', rsdecode.cpp:170) [550]  (0.88 ns)
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 123>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 124>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 125>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 126>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 127>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 128>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 129>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 130>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 131>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 132>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 133>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 134>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 135>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 136>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 137>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 138>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 139>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 140>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 141>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 142>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 143>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 144>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 145>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 146>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 147>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 148>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 149>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 150>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 151>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 152>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 153>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 154>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 155>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 156>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)

 <State 157>: 2.36ns
The critical path consists of the following:
	'srem' operation ('srem_ln170', rsdecode.cpp:170) [551]  (1.17 ns)
	'getelementptr' operation ('alpha_to_addr_8', rsdecode.cpp:170) [554]  (0 ns)
	'load' operation ('alpha_to_load_9', rsdecode.cpp:170) on array 'alpha_to' [555]  (1.2 ns)

 <State 158>: 2.39ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_9', rsdecode.cpp:170) on array 'alpha_to' [555]  (1.2 ns)
	'store' operation ('store_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 [560]  (1.2 ns)

 <State 159>: 1.97ns
The critical path consists of the following:
	'load' operation ('p_load', rsdecode.cpp:171) on local variable 'empty_61' [567]  (0 ns)
	'add' operation ('add_ln171', rsdecode.cpp:171) [571]  (0.88 ns)
	'icmp' operation ('icmp_ln171', rsdecode.cpp:171) [572]  (0.859 ns)
	'select' operation ('select_ln171', rsdecode.cpp:171) [573]  (0.227 ns)

 <State 160>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:171) with incoming values : ('add_ln171_1', rsdecode.cpp:171) [576]  (0 ns)
	'add' operation ('add_ln173', rsdecode.cpp:173) [584]  (0.715 ns)
	'getelementptr' operation ('elp_addr_9', rsdecode.cpp:173) [586]  (0 ns)
	'load' operation ('elp_load_2', rsdecode.cpp:173) on array 'elp', rsdecode.cpp:82 [591]  (1.2 ns)

 <State 161>: 2.6ns
The critical path consists of the following:
	'load' operation ('elp_load_2', rsdecode.cpp:173) on array 'elp', rsdecode.cpp:82 [591]  (1.2 ns)
	'xor' operation ('xor_ln173', rsdecode.cpp:173) [593]  (0.21 ns)
	'store' operation ('store_ln173', rsdecode.cpp:173) of variable 'xor_ln173', rsdecode.cpp:173 on array 'elp', rsdecode.cpp:82 [594]  (1.2 ns)

 <State 162>: 1.18ns
The critical path consists of the following:
	'load' operation ('index_of_load_7', rsdecode.cpp:174) on array 'index_of' [597]  (1.18 ns)

 <State 163>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln174', rsdecode.cpp:174) of variable 'sext_ln174', rsdecode.cpp:174 on array 'elp', rsdecode.cpp:82 [599]  (1.2 ns)

 <State 164>: 1.71ns
The critical path consists of the following:
	'load' operation ('p_load161', rsdecode.cpp:195) on local variable 'empty_61' [652]  (0 ns)
	'add' operation ('add_ln195', rsdecode.cpp:195) [766]  (0.708 ns)
	'icmp' operation ('icmp_ln195', rsdecode.cpp:195) [767]  (0.656 ns)
	'select' operation ('select_ln195', rsdecode.cpp:195) [768]  (0.351 ns)

 <State 165>: 1.97ns
The critical path consists of the following:
	'load' operation ('p_load157', rsdecode.cpp:136) on local variable 'empty_61' [608]  (0 ns)
	'add' operation ('add_ln136', rsdecode.cpp:136) [620]  (0.88 ns)
	'icmp' operation ('icmp_ln136', rsdecode.cpp:136) [621]  (0.859 ns)
	'select' operation ('select_ln136', rsdecode.cpp:136) [622]  (0.227 ns)

 <State 166>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:136) with incoming values : ('add_ln136_1', rsdecode.cpp:136) [625]  (0 ns)
	'add' operation ('add_ln138_2', rsdecode.cpp:138) [633]  (0.715 ns)
	'getelementptr' operation ('elp_addr_4', rsdecode.cpp:138) [635]  (0 ns)
	'load' operation ('elp_load', rsdecode.cpp:138) on array 'elp', rsdecode.cpp:82 [640]  (1.2 ns)

 <State 167>: 2.39ns
The critical path consists of the following:
	'load' operation ('elp_load', rsdecode.cpp:138) on array 'elp', rsdecode.cpp:82 [640]  (1.2 ns)
	'store' operation ('store_ln138', rsdecode.cpp:138) of variable 'elp_load', rsdecode.cpp:138 on array 'elp', rsdecode.cpp:82 [641]  (1.2 ns)

 <State 168>: 2.37ns
The critical path consists of the following:
	'load' operation ('index_of_load_6', rsdecode.cpp:139) on array 'index_of' [644]  (1.18 ns)
	'store' operation ('store_ln139', rsdecode.cpp:139) of variable 'sext_ln139', rsdecode.cpp:139 on array 'elp', rsdecode.cpp:82 [646]  (1.2 ns)

 <State 169>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_pre_phi', rsdecode.cpp:135) with incoming values : ('empty_63', rsdecode.cpp:81) ('add_ln135', rsdecode.cpp:135) [651]  (0.387 ns)

 <State 170>: 1.88ns
The critical path consists of the following:
	'load' operation ('s_load_1', rsdecode.cpp:181) on array 's', rsdecode.cpp:82 [666]  (0.683 ns)
	'getelementptr' operation ('alpha_to_addr_9', rsdecode.cpp:182) [670]  (0 ns)
	'load' operation ('alpha_to_load_10', rsdecode.cpp:182) on array 'alpha_to' [671]  (1.2 ns)

 <State 171>: 1.42ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_10', rsdecode.cpp:182) on array 'alpha_to' [671]  (1.2 ns)
	'select' operation ('select_ln181', rsdecode.cpp:181) [672]  (0.227 ns)

 <State 172>: 1.39ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:185) with incoming values : ('add_ln185_1', rsdecode.cpp:185) [681]  (0 ns)
	'sub' operation ('sub_ln186', rsdecode.cpp:186) [694]  (0.707 ns)
	'getelementptr' operation ('s_addr_3', rsdecode.cpp:186) [696]  (0 ns)
	'load' operation ('s_load_2', rsdecode.cpp:186) on array 's', rsdecode.cpp:82 [697]  (0.683 ns)

 <State 173>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln186_1', rsdecode.cpp:186) [689]  (0.715 ns)
	'getelementptr' operation ('elp_addr_12', rsdecode.cpp:186) [691]  (0 ns)
	'load' operation ('elp_load_5', rsdecode.cpp:186) on array 'elp', rsdecode.cpp:82 [702]  (1.2 ns)

 <State 174>: 2.37ns
The critical path consists of the following:
	'load' operation ('elp_load_5', rsdecode.cpp:186) on array 'elp', rsdecode.cpp:82 [702]  (1.2 ns)
	'getelementptr' operation ('index_of_addr_13', rsdecode.cpp:187) [707]  (0 ns)
	'load' operation ('index_of_load_10', rsdecode.cpp:187) on array 'index_of' [708]  (1.18 ns)

 <State 175>: 2.81ns
The critical path consists of the following:
	'load' operation ('index_of_load_10', rsdecode.cpp:187) on array 'index_of' [708]  (1.18 ns)
	'add' operation ('add_ln187', rsdecode.cpp:187) [710]  (0.715 ns)
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 176>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 177>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 178>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 179>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 180>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 181>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 182>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 183>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 184>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 185>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 186>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 187>: 0.917ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)

 <State 188>: 2.11ns
The critical path consists of the following:
	'srem' operation ('srem_ln187', rsdecode.cpp:187) [711]  (0.917 ns)
	'getelementptr' operation ('alpha_to_addr_10', rsdecode.cpp:187) [714]  (0 ns)
	'load' operation ('alpha_to_load_11', rsdecode.cpp:187) on array 'alpha_to' [715]  (1.2 ns)

 <State 189>: 1.79ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_11', rsdecode.cpp:187) on array 'alpha_to' [715]  (1.2 ns)
	'xor' operation ('xor_ln187', rsdecode.cpp:187) [716]  (0.21 ns)
	multiplexor before 'phi' operation ('empty_70', rsdecode.cpp:187) with incoming values : ('select_ln181', rsdecode.cpp:181) ('xor_ln187', rsdecode.cpp:187) [719]  (0.387 ns)
	'phi' operation ('empty_70', rsdecode.cpp:187) with incoming values : ('select_ln181', rsdecode.cpp:181) ('xor_ln187', rsdecode.cpp:187) [719]  (0 ns)

 <State 190>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln190', rsdecode.cpp:190) [731]  (0.859 ns)

 <State 191>: 1.18ns
The critical path consists of the following:
	'phi' operation ('p_in_in', rsdecode.cpp:181) with incoming values : ('select_ln181', rsdecode.cpp:181) ('xor_ln187', rsdecode.cpp:187) [725]  (0 ns)
	'getelementptr' operation ('index_of_addr_12', rsdecode.cpp:188) [728]  (0 ns)
	'load' operation ('index_of_load_9', rsdecode.cpp:188) on array 'index_of' [729]  (1.18 ns)

 <State 192>: 1.86ns
The critical path consists of the following:
	'load' operation ('index_of_load_9', rsdecode.cpp:188) on array 'index_of' [729]  (1.18 ns)
	'store' operation ('store_ln188', rsdecode.cpp:188) of variable 'index_of_load_9', rsdecode.cpp:188 on array 'd', rsdecode.cpp:82 [730]  (0.683 ns)

 <State 193>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:276) with incoming values : ('add_ln276', rsdecode.cpp:276) [742]  (0 ns)
	'getelementptr' operation ('recd_addr_5', rsdecode.cpp:277) [751]  (0 ns)
	'load' operation ('recd_load_4', rsdecode.cpp:277) on array 'recd' [752]  (1.2 ns)

 <State 194>: 2.39ns
The critical path consists of the following:
	'load' operation ('recd_load_4', rsdecode.cpp:277) on array 'recd' [752]  (1.2 ns)
	'getelementptr' operation ('alpha_to_addr_11', rsdecode.cpp:278) [755]  (0 ns)
	'load' operation ('alpha_to_load_12', rsdecode.cpp:278) on array 'alpha_to' [756]  (1.2 ns)

 <State 195>: 2.62ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_12', rsdecode.cpp:278) on array 'alpha_to' [756]  (1.2 ns)
	'select' operation ('select_ln277', rsdecode.cpp:277) [757]  (0.227 ns)
	'store' operation ('store_ln278', rsdecode.cpp:278) of variable 'select_ln277', rsdecode.cpp:277 on array 'recd' [758]  (1.2 ns)

 <State 196>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:293) with incoming values : ('add_ln293', rsdecode.cpp:293) [1160]  (0.387 ns)

 <State 197>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:195) with incoming values : ('add_ln195_1', rsdecode.cpp:195) [771]  (0 ns)
	'add' operation ('add_ln196', rsdecode.cpp:196) [779]  (0.715 ns)
	'getelementptr' operation ('elp_addr_11', rsdecode.cpp:196) [781]  (0 ns)
	'load' operation ('elp_load_4', rsdecode.cpp:196) on array 'elp', rsdecode.cpp:82 [783]  (1.2 ns)

 <State 198>: 2.37ns
The critical path consists of the following:
	'load' operation ('elp_load_4', rsdecode.cpp:196) on array 'elp', rsdecode.cpp:82 [783]  (1.2 ns)
	'getelementptr' operation ('index_of_addr_11', rsdecode.cpp:196) [785]  (0 ns)
	'load' operation ('index_of_load_8', rsdecode.cpp:196) on array 'index_of' [786]  (1.18 ns)

 <State 199>: 2.37ns
The critical path consists of the following:
	'load' operation ('index_of_load_8', rsdecode.cpp:196) on array 'index_of' [786]  (1.18 ns)
	'store' operation ('store_ln196', rsdecode.cpp:196) of variable 'sext_ln196', rsdecode.cpp:196 on array 'elp', rsdecode.cpp:82 [788]  (1.2 ns)

 <State 200>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln199', rsdecode.cpp:199) [793]  (0.859 ns)

 <State 201>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:199) with incoming values : ('add_ln199_1', rsdecode.cpp:199) [799]  (0 ns)
	'add' operation ('add_ln200', rsdecode.cpp:200) [808]  (0.715 ns)
	'getelementptr' operation ('elp_addr_13', rsdecode.cpp:200) [810]  (0 ns)
	'load' operation ('elp_load_6', rsdecode.cpp:200) on array 'elp', rsdecode.cpp:82 [812]  (1.2 ns)

 <State 202>: 1.9ns
The critical path consists of the following:
	'load' operation ('elp_load_6', rsdecode.cpp:200) on array 'elp', rsdecode.cpp:82 [812]  (1.2 ns)
	'store' operation ('store_ln200', rsdecode.cpp:200) of variable 'elp_load_6', rsdecode.cpp:200 on array 'reg', rsdecode.cpp:83 [814]  (0.699 ns)

 <State 203>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln202', rsdecode.cpp:202) [820]  (0.88 ns)
	'select' operation ('select_ln205', rsdecode.cpp:205) [822]  (0.227 ns)

 <State 204>: 1.07ns
The critical path consists of the following:
	'load' operation ('count_load_1', rsdecode.cpp:219) on local variable 'count' [883]  (0 ns)
	'icmp' operation ('icmp_ln219', rsdecode.cpp:219) [884]  (0.859 ns)
	blocking operation 0.21 ns on control path)

 <State 205>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:208) with incoming values : ('add_ln205', rsdecode.cpp:205) [837]  (0 ns)
	'icmp' operation ('icmp_ln205_1', rsdecode.cpp:205) [841]  (0.859 ns)

 <State 206>: 2.74ns
The critical path consists of the following:
	'load' operation ('reg_load', rsdecode.cpp:206) on array 'reg', rsdecode.cpp:83 [848]  (0.699 ns)
	'add' operation ('add_ln208', rsdecode.cpp:208) [852]  (0.88 ns)
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 207>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 208>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 209>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 210>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 211>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 212>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 213>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 214>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 215>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 216>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 217>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 218>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 219>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 220>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 221>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 222>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 223>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 224>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 225>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 226>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 227>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 228>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 229>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 230>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 231>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 232>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 233>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 234>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 235>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 236>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 237>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 238>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 239>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 240>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)

 <State 241>: 2.36ns
The critical path consists of the following:
	'srem' operation ('srem_ln208', rsdecode.cpp:208) [853]  (1.17 ns)
	'getelementptr' operation ('alpha_to_addr_13', rsdecode.cpp:209) [857]  (0 ns)
	'load' operation ('alpha_to_load_14', rsdecode.cpp:209) on array 'alpha_to' [858]  (1.2 ns)

 <State 242>: 1.79ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_14', rsdecode.cpp:209) on array 'alpha_to' [858]  (1.2 ns)
	'xor' operation ('q', rsdecode.cpp:209) [859]  (0.21 ns)
	multiplexor before 'phi' operation ('q') with incoming values : ('q', rsdecode.cpp:209) [862]  (0.387 ns)
	'phi' operation ('q') with incoming values : ('q', rsdecode.cpp:209) [862]  (0 ns)

 <State 243>: 1.54ns
The critical path consists of the following:
	'load' operation ('count_load', rsdecode.cpp:215) on local variable 'count' [869]  (0 ns)
	'add' operation ('count', rsdecode.cpp:215) [876]  (0.88 ns)
	'store' operation ('store_ln217', rsdecode.cpp:217) of variable 'count', rsdecode.cpp:215 on local variable 'count' [877]  (0.387 ns)
	blocking operation 0.275 ns on control path)

 <State 244>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:267) with incoming values : ('add_ln267', rsdecode.cpp:267) [889]  (0 ns)
	'getelementptr' operation ('recd_addr_6', rsdecode.cpp:268) [898]  (0 ns)
	'load' operation ('recd_load_5', rsdecode.cpp:268) on array 'recd' [899]  (1.2 ns)

 <State 245>: 2.39ns
The critical path consists of the following:
	'load' operation ('recd_load_5', rsdecode.cpp:268) on array 'recd' [899]  (1.2 ns)
	'getelementptr' operation ('alpha_to_addr_12', rsdecode.cpp:269) [902]  (0 ns)
	'load' operation ('alpha_to_load_13', rsdecode.cpp:269) on array 'alpha_to' [903]  (1.2 ns)

 <State 246>: 2.62ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_13', rsdecode.cpp:269) on array 'alpha_to' [903]  (1.2 ns)
	'select' operation ('select_ln268', rsdecode.cpp:268) [904]  (0.227 ns)
	'store' operation ('store_ln269', rsdecode.cpp:269) of variable 'select_ln268', rsdecode.cpp:268 on array 'recd' [905]  (1.2 ns)

 <State 247>: 0ns
The critical path consists of the following:

 <State 248>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:221) with incoming values : ('add_ln221', rsdecode.cpp:221) [914]  (0 ns)
	'add' operation ('empty_77', rsdecode.cpp:186) [922]  (0.715 ns)
	'getelementptr' operation ('elp_addr_14', rsdecode.cpp:186) [924]  (0 ns)
	'load' operation ('elp_load_7', rsdecode.cpp:186) on array 'elp', rsdecode.cpp:82 [929]  (1.2 ns)

 <State 249>: 2.39ns
The critical path consists of the following:
	'load' operation ('elp_load_7', rsdecode.cpp:186) on array 'elp', rsdecode.cpp:82 [929]  (1.2 ns)
	'getelementptr' operation ('alpha_to_addr_15', rsdecode.cpp:228) [937]  (0 ns)
	'load' operation ('alpha_to_load_16', rsdecode.cpp:228) on array 'alpha_to' [938]  (1.2 ns)

 <State 250>: 1.42ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_15', rsdecode.cpp:223) on array 'alpha_to' [934]  (1.2 ns)
	'xor' operation ('xor_ln224', rsdecode.cpp:224) [939]  (0 ns)
	'select' operation ('newSel', rsdecode.cpp:223) [943]  (0.227 ns)

 <State 251>: 1.42ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_17', rsdecode.cpp:228) on array 'alpha_to' [948]  (1.2 ns)
	'select' operation ('newSel15', rsdecode.cpp:223) [949]  (0.227 ns)

 <State 252>: 1.15ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:231) with incoming values : ('add_ln231', rsdecode.cpp:231) [953]  (0 ns)
	'add' operation ('add_ln231', rsdecode.cpp:231) [986]  (1.15 ns)

 <State 253>: 2.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln232', rsdecode.cpp:232) [968]  (0 ns)
	'add' operation ('add_ln232', rsdecode.cpp:232) [969]  (0.818 ns)
	'getelementptr' operation ('elp_addr_15', rsdecode.cpp:232) [971]  (0 ns)
	'load' operation ('elp_load_8', rsdecode.cpp:232) on array 'elp', rsdecode.cpp:82 [972]  (1.2 ns)

 <State 254>: 3.24ns
The critical path consists of the following:
	'load' operation ('elp_load_8', rsdecode.cpp:232) on array 'elp', rsdecode.cpp:82 [972]  (1.2 ns)
	'add' operation ('add_ln233', rsdecode.cpp:233) [976]  (0.88 ns)
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 255>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 256>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 257>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 258>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 259>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 260>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 261>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 262>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 263>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 264>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 265>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 266>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 267>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 268>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 269>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 270>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 271>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 272>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 273>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 274>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 275>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 276>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 277>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 278>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 279>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 280>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 281>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 282>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 283>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 284>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 285>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 286>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 287>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 288>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)

 <State 289>: 2.36ns
The critical path consists of the following:
	'srem' operation ('srem_ln233', rsdecode.cpp:233) [977]  (1.17 ns)
	'getelementptr' operation ('alpha_to_addr_18', rsdecode.cpp:233) [980]  (0 ns)
	'load' operation ('alpha_to_load_19', rsdecode.cpp:233) on array 'alpha_to' [981]  (1.2 ns)

 <State 290>: 1.79ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_19', rsdecode.cpp:233) on array 'alpha_to' [981]  (1.2 ns)
	'xor' operation ('xor_ln233', rsdecode.cpp:233) [982]  (0.21 ns)
	multiplexor before 'phi' operation ('empty_82', rsdecode.cpp:233) with incoming values : ('newSel15', rsdecode.cpp:223) ('xor_ln233', rsdecode.cpp:233) [985]  (0.387 ns)
	'phi' operation ('empty_82', rsdecode.cpp:233) with incoming values : ('newSel15', rsdecode.cpp:223) ('xor_ln233', rsdecode.cpp:233) [985]  (0 ns)

 <State 291>: 1.18ns
The critical path consists of the following:
	'getelementptr' operation ('index_of_addr_14', rsdecode.cpp:234) [991]  (0 ns)
	'load' operation ('index_of_load_11', rsdecode.cpp:234) on array 'index_of' [992]  (1.18 ns)

 <State 292>: 1.86ns
The critical path consists of the following:
	'load' operation ('index_of_load_11', rsdecode.cpp:234) on array 'index_of' [992]  (1.18 ns)
	'store' operation ('store_ln234', rsdecode.cpp:234) of variable 'index_of_load_11', rsdecode.cpp:234 on array 'z', rsdecode.cpp:83 [993]  (0.683 ns)

 <State 293>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:238) with incoming values : ('add_ln238', rsdecode.cpp:238) [1000]  (0 ns)
	'getelementptr' operation ('recd_addr_7', rsdecode.cpp:241) [1009]  (0 ns)
	'load' operation ('recd_load_6', rsdecode.cpp:241) on array 'recd' [1010]  (1.2 ns)

 <State 294>: 2.39ns
The critical path consists of the following:
	'load' operation ('recd_load_6', rsdecode.cpp:241) on array 'recd' [1010]  (1.2 ns)
	'getelementptr' operation ('alpha_to_addr_17', rsdecode.cpp:242) [1013]  (0 ns)
	'load' operation ('alpha_to_load_18', rsdecode.cpp:242) on array 'alpha_to' [1014]  (1.2 ns)

 <State 295>: 2.62ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_18', rsdecode.cpp:242) on array 'alpha_to' [1014]  (1.2 ns)
	'select' operation ('select_ln241', rsdecode.cpp:241) [1015]  (0.227 ns)
	'store' operation ('store_ln242', rsdecode.cpp:242) of variable 'select_ln241', rsdecode.cpp:241 on array 'recd' [1016]  (1.2 ns)

 <State 296>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', rsdecode.cpp:246) with incoming values : ('add_ln246', rsdecode.cpp:246) [1023]  (0.387 ns)

 <State 297>: 0.708ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:246) with incoming values : ('add_ln246', rsdecode.cpp:246) [1023]  (0 ns)
	'add' operation ('add_ln246', rsdecode.cpp:246) [1024]  (0.708 ns)

 <State 298>: 0.683ns
The critical path consists of the following:
	'load' operation ('root_load', rsdecode.cpp:251) on array 'root', rsdecode.cpp:83 [1035]  (0.683 ns)

 <State 299>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:251) with incoming values : ('add_ln249', rsdecode.cpp:249) [1040]  (0 ns)
	'icmp' operation ('icmp_ln249', rsdecode.cpp:249) [1044]  (0.859 ns)

 <State 300>: 1.28ns
The critical path consists of the following:
	'load' operation ('z_load', rsdecode.cpp:250) on array 'z', rsdecode.cpp:83 [1051]  (0.683 ns)
	'icmp' operation ('icmp_ln250', rsdecode.cpp:250) [1053]  (0.593 ns)

 <State 301>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1059] ('mul_ln251', rsdecode.cpp:251) [1057]  (0.996 ns)

 <State 302>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[1059] ('add_ln251', rsdecode.cpp:251) [1059]  (0.645 ns)

 <State 303>: 1.73ns
The critical path consists of the following:
	'add' operation of DSP[1059] ('add_ln251', rsdecode.cpp:251) [1059]  (0.645 ns)
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 304>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 305>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 306>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 307>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 308>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 309>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 310>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 311>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 312>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 313>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 314>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 315>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 316>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 317>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 318>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 319>: 1.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)

 <State 320>: 2.28ns
The critical path consists of the following:
	'srem' operation ('srem_ln251', rsdecode.cpp:251) [1060]  (1.08 ns)
	'getelementptr' operation ('alpha_to_addr_19', rsdecode.cpp:251) [1063]  (0 ns)
	'load' operation ('alpha_to_load_20', rsdecode.cpp:251) on array 'alpha_to' [1064]  (1.2 ns)

 <State 321>: 1.79ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_20', rsdecode.cpp:251) on array 'alpha_to' [1064]  (1.2 ns)
	'xor' operation ('err', rsdecode.cpp:251) [1065]  (0.21 ns)
	multiplexor before 'phi' operation ('err') with incoming values : ('err', rsdecode.cpp:251) [1068]  (0.387 ns)
	'phi' operation ('err') with incoming values : ('err', rsdecode.cpp:251) [1068]  (0 ns)

 <State 322>: 1.18ns
The critical path consists of the following:
	'getelementptr' operation ('index_of_addr_15', rsdecode.cpp:254) [1076]  (0 ns)
	'load' operation ('err', rsdecode.cpp:254) on array 'index_of' [1077]  (1.18 ns)

 <State 323>: 1.18ns
The critical path consists of the following:
	'load' operation ('err', rsdecode.cpp:254) on array 'index_of' [1077]  (1.18 ns)

 <State 324>: 0.866ns
The critical path consists of the following:
	'phi' operation ('j', rsdecode.cpp:256) with incoming values : ('add_ln256', rsdecode.cpp:256) [1081]  (0 ns)
	'add' operation ('add_ln256', rsdecode.cpp:256) [1083]  (0.708 ns)
	blocking operation 0.158 ns on control path)

 <State 325>: 2.3ns
The critical path consists of the following:
	'load' operation ('loc_load_1', rsdecode.cpp:258) on array 'loc', rsdecode.cpp:83 [1095]  (0.667 ns)
	'add' operation ('add_ln258', rsdecode.cpp:258) [1097]  (0.715 ns)
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 326>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 327>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 328>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 329>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 330>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 331>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 332>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 333>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 334>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 335>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 336>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 337>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)

 <State 338>: 2.11ns
The critical path consists of the following:
	'urem' operation ('urem_ln258', rsdecode.cpp:258) [1098]  (0.917 ns)
	'getelementptr' operation ('alpha_to_addr_21', rsdecode.cpp:258) [1100]  (0 ns)
	'load' operation ('alpha_to_load_22', rsdecode.cpp:258) on array 'alpha_to' [1101]  (1.2 ns)

 <State 339>: 2.6ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_22', rsdecode.cpp:258) on array 'alpha_to' [1101]  (1.2 ns)
	'xor' operation ('xor_ln258', rsdecode.cpp:258) [1103]  (0.228 ns)
	'getelementptr' operation ('index_of_addr_16', rsdecode.cpp:258) [1105]  (0 ns)
	'load' operation ('index_of_load_13', rsdecode.cpp:258) on array 'index_of' [1106]  (1.18 ns)

 <State 340>: 2.44ns
The critical path consists of the following:
	'load' operation ('index_of_load_13', rsdecode.cpp:258) on array 'index_of' [1106]  (1.18 ns)
	'add' operation ('q', rsdecode.cpp:258) [1108]  (0.88 ns)
	multiplexor before 'phi' operation ('q') with incoming values : ('q', rsdecode.cpp:258) [1111]  (0.387 ns)
	'phi' operation ('q') with incoming values : ('q', rsdecode.cpp:258) [1111]  (0 ns)

 <State 341>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 342>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 343>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 344>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 345>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 346>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 347>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 348>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 349>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 350>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 351>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 352>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 353>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 354>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 355>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 356>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 357>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 358>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 359>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 360>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 361>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 362>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 363>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 364>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 365>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 366>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 367>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 368>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 369>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 370>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 371>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 372>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 373>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 374>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 375>: 1.18ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)

 <State 376>: 2.95ns
The critical path consists of the following:
	'srem' operation ('q', rsdecode.cpp:259) [1114]  (1.18 ns)
	'sub' operation ('sub_ln260', rsdecode.cpp:260) [1119]  (0.725 ns)
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 377>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 378>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 379>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 380>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 381>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 382>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 383>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 384>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 385>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 386>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 387>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 388>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 389>: 1.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)

 <State 390>: 2.24ns
The critical path consists of the following:
	'srem' operation ('srem_ln260', rsdecode.cpp:260) [1120]  (1.05 ns)
	'getelementptr' operation ('alpha_to_addr_20', rsdecode.cpp:260) [1123]  (0 ns)
	'load' operation ('err', rsdecode.cpp:260) on array 'alpha_to' [1124]  (1.2 ns)

 <State 391>: 2.6ns
The critical path consists of the following:
	'load' operation ('err', rsdecode.cpp:260) on array 'alpha_to' [1124]  (1.2 ns)
	'xor' operation ('xor_ln261', rsdecode.cpp:261) [1127]  (0.21 ns)
	'store' operation ('store_ln261', rsdecode.cpp:261) of variable 'xor_ln261', rsdecode.cpp:261 on array 'recd' [1128]  (1.2 ns)

 <State 392>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:284) with incoming values : ('add_ln284', rsdecode.cpp:284) [1137]  (0 ns)
	'getelementptr' operation ('recd_addr_4', rsdecode.cpp:286) [1146]  (0 ns)
	'load' operation ('recd_load_3', rsdecode.cpp:286) on array 'recd' [1147]  (1.2 ns)

 <State 393>: 2.39ns
The critical path consists of the following:
	'load' operation ('recd_load_3', rsdecode.cpp:286) on array 'recd' [1147]  (1.2 ns)
	'getelementptr' operation ('alpha_to_addr_7', rsdecode.cpp:287) [1150]  (0 ns)
	'load' operation ('alpha_to_load_8', rsdecode.cpp:287) on array 'alpha_to' [1151]  (1.2 ns)

 <State 394>: 2.62ns
The critical path consists of the following:
	'load' operation ('alpha_to_load_8', rsdecode.cpp:287) on array 'alpha_to' [1151]  (1.2 ns)
	'select' operation ('select_ln286', rsdecode.cpp:286) [1152]  (0.227 ns)
	'store' operation ('store_ln287', rsdecode.cpp:287) of variable 'select_ln286', rsdecode.cpp:286 on array 'recd' [1153]  (1.2 ns)

 <State 395>: 0ns
The critical path consists of the following:

 <State 396>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', rsdecode.cpp:293) with incoming values : ('add_ln293', rsdecode.cpp:293) [1160]  (0 ns)
	'getelementptr' operation ('recd_addr_8', rsdecode.cpp:293) [1169]  (0 ns)
	'load' operation ('recd_load_7', rsdecode.cpp:293) on array 'recd' [1170]  (1.2 ns)

 <State 397>: 1.2ns
The critical path consists of the following:
	'load' operation ('recd_load_7', rsdecode.cpp:293) on array 'recd' [1170]  (1.2 ns)

 <State 398>: 0ns
The critical path consists of the following:

 <State 399>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
