%Warning-UNUSEDSIGNAL: designs/digital_desing/src/digital_designs.v:23:16: Signal is not used: 'clk'
                                                                         : ... In instance digital_cs
   23 |     input wire clk,
      |                ^~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.009
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: designs/digital_desing/src/digital_designs.v:24:22: Signal is not used: 'f_select'
                                                                         : ... In instance digital_cs
   24 |     input wire [7:0] f_select,
      |                      ^~~~~~~~
%Warning-UNUSEDPARAM: designs/digital_desing/src/digital_designs.v:31:15: Parameter is not used: 'min_exp'
                                                                        : ... In instance digital_cs
   31 |     parameter min_exp = 32'h186A00;
      |               ^~~~~~~
%Warning-BLKSEQ: designs/digital_desing/src/digital_designs.v:56:19: Blocking assignment '=' in sequential logic process
                                                                   : ... Suggest using delayed assignment '<='
   56 |             delay = 1600000 - 70 - 779;
      |                   ^
