
**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "PeePeePooPoo.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\teaneyje\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "C:\Users\teaneyje\OneDrive - Rose-Hulman Institute of Technology\Documents\Classes\RHIT_Libraries\Class.lib" 
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 400 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source SUPERCAP-CAPBOARD
X_D2         V_24 0 Ideal_Zener PARAMS:
+BV=15, VF=0.7
I_I1         0 V_24 DC 5
C_C8         N140150 N15205 98 IC=2.5
R_R2         N14980 N140150 20m 
R_R3         N14992 N142100 18m 
C_C9         N142100 N14980 102 
C_C11         N145860 N15004 90 IC=2.5
R_R4         N15004 N145080 16m 
C_C10         N145080 N14992 105 
R_R5         N15016 N145860 15m 
C_C13         N149020 N15028 95 
C_C12         N148240 N15016 110 
R_R7         0 N149020 18m 
R_R6         N15028 N148240 25m 
X_U3         N20178 N15205 Sw_tClose PARAMS: tClose=1 ttran=1u Rclosed=0.01
+  Ropen=1Meg
R_R9         N15618 N15205 20k 
R_R10         N14980 N15618 7.87k 
R_R11         N15787 N14980 20k 
R_R12         N14992 N15787 7.87k 
R_R14         N15004 N15963 7.87k 
R_R13         N15963 N14992 20k 
R_R16         N15016 N16136 7.87k 
R_R15         N16136 N15004 20k 
R_R17         N16310 N15016 20k 
R_R18         N15028 N16310 7.87k 
R_R20         0 N16483 7.87k 
R_R19         N16483 N15028 20k 
R_R21         0 N15205 10k 
X_U4         N15205 N20048 Sw_tClose PARAMS: tClose=100 ttran=1u Rclosed=0.01
+  Ropen=1Meg
R_R22         0 N20048 4 
X_U5         V_24 N20178 Sw_tOpen PARAMS: tOpen=70 ttran=1u Rclosed=0.01
+  Ropen=1Meg
D_D3         N20048 N202971 MEH_LED 
R_R23         0 N202971  650 TC=0,0 
Q_Q8         N15205 N15618 N14980 BC817-40 
Q_Q9         N14980 N15787 N14992 BC817-40 
Q_Q10         N14992 N15963 N15004 BC817-40 
Q_Q11         N15004 N16136 N15016 BC817-40 
Q_Q12         N15016 N16310 N15028 BC817-40 
Q_Q13         N15028 N16483 0 BC817-40 

**** RESUMING PeePeePooPoo.cir ****
.END

**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     Diode MODEL PARAMETERS


******************************************************************************




               MEH_LED         
          IS    1.100000E-12 
           N    1.9          
         ISR   30.000000E-09 
          NR    3.8          
         IKF     .03         
          RS     .66         
          VJ     .75         
           M     .34         


**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     BJT MODEL PARAMETERS


******************************************************************************




               BC817-40        
               NPN             
       LEVEL    1            
          IS   32.530000E-15 
          BF  407.8          
          NF    1            
         VAF  100            
         IKF     .9448       
         ISE  333.400000E-15 
          NE    1.692        
          BR    6.39         
          NR    1            
         IKR     .1193       
         ISC  268.800000E-15 
          NC    2.125        
          NK     .6041       
         ISS    0            
          RE    0            
          RC     .4205       
         CJE   71.140000E-12 
         VJE     .5          
         MJE     .3333       
         CJC   24.290000E-12 
         VJC     .5          
         MJC     .3333       
        XCJC    1            
         CJS    0            
         VJS     .75         
          TF  662.000000E-12 
         XTF  134.9          
         VTF   10            
         ITF    3.238        
          TR   10.000000E-09 
         XTB    1.5          
          KF    0            
          AF    1            
          CN    2.42         
           D     .87         


**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_D2.Szzz1      X_U3.Smod       X_U4.Smod       X_U5.Smod       
         RON     .01             .01             .01             .01         
        ROFF    1.000000E+06    1.000000E+06    1.000000E+06    1.000000E+06 
         VON    1.000000E-03    1               1               1            
        VOFF    0               0               0               0            


**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


( V_24)   15.0500  (N14980)    2.2313 (N14992)    1.0485 (N15004)    -.1343     

(N15016)    2.3656 (N15028)    1.1828 (N15205)    -.2687 (N15618)     .3636     

(N15787)    1.3825 (N15963)     .1997 (N16136)     .4980 (N16310)    1.5168     

(N16483)     .3340 (N20048)-1.075E-06 (N20178)   15.0500 (X_D2.1)   15.7500     

(X_D2.2)   15.0000 (X_U3.3)    0.0000 (X_U4.3)    0.0000 (X_U5.3)    1.0000     

(N140150)    2.2313                   (N142100)    1.0485                       

(N145080)    -.1343                   (N145860)    2.3657                       

(N148240)    1.1828                   (N149020)    0.0000                       

(N202971)-213.4E-12                   




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    X_D2.V_V1    5.000E+00
    X_D2.V_V3   -1.578E-05
    X_U3.V1      0.000E+00
    X_U4.V1      0.000E+00
    X_U5.V1     -1.000E-12

    TOTAL POWER DISSIPATION  -7.50E+01  WATTS



          JOB CONCLUDED

**** 10/21/24 10:22:00 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-PeePeePooPoo"  [ C:\Users\teaneyje\Documents\Supa-Cap\Design Files\Super Capacitor V1\Simulations\PSpice\Sup


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =        2.67
  Total job time (using Solver 1)   =         .06
