// Seed: 458681355
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output wor id_15
);
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output uwire id_2
);
  integer id_4 = 1, id_5;
  always @(posedge 1) force id_4 = 1;
  module_0(
      id_0, id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_2, id_1, id_1, id_1, id_1, id_1, id_0
  );
  always @(negedge 1) begin
    disable id_6;
  end
endmodule
