/// Auto-generated register definitions for UART4
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::stm32f407::uart4 {

// ============================================================================
// UART4 - Universal synchronous asynchronous receiver
      transmitter
// Base Address: 0x40004C00
// ============================================================================

/// UART4 Register Structure
struct UART4_Registers {

    /// Status register
    /// Offset: 0x0000
    /// Reset value: 0x00C00000
    volatile uint32_t SR;

    /// Data register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR;

    /// Baud rate register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BRR;

    /// Control register 1
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;

    /// Control register 2
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// Control register 3
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR3;
};

static_assert(sizeof(UART4_Registers) >= 24, "UART4_Registers size mismatch");

/// UART4 peripheral instance
inline UART4_Registers* UART4() {
    return reinterpret_cast<UART4_Registers*>(0x40004C00);
}

}  // namespace alloy::hal::st::stm32f4::stm32f407::uart4
