# WeBareBears_uArch
CPU &amp; 2-lvl Cache microarchitecture for LC-3(b) ISA
