hdlroot
=======

root directory for my Verilog/VHDL files