|part1
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
KEY[0] => reset.IN18
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => always0.IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
FPGA_I2C_SCLK <= audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14
seg[0][0] <= <GND>
seg[0][1] <= <GND>
seg[0][2] <= <GND>
seg[0][3] <= <GND>
seg[0][4] <= <GND>
seg[0][5] <= <GND>
seg[0][6] <= <GND>
seg[1][0] <= <GND>
seg[1][1] <= <GND>
seg[1][2] <= <GND>
seg[1][3] <= <GND>
seg[1][4] <= <GND>
seg[1][5] <= <GND>
seg[1][6] <= <GND>
seg[2][0] <= <GND>
seg[2][1] <= <GND>
seg[2][2] <= <GND>
seg[2][3] <= <GND>
seg[2][4] <= <GND>
seg[2][5] <= <GND>
seg[2][6] <= <GND>
seg[3][0] <= <GND>
seg[3][1] <= <GND>
seg[3][2] <= <GND>
seg[3][3] <= <GND>
seg[3][4] <= <GND>
seg[3][5] <= <GND>
seg[3][6] <= <GND>


|part1|con_enc:C0
CLOCK_256 => enc_bits[0]~reg0.CLK
CLOCK_256 => enc_bits[1]~reg0.CLK
CLOCK_256 => enc_bits[2]~reg0.CLK
CLOCK_256 => enc_bits[3]~reg0.CLK
CLOCK_256 => enc_bits[4]~reg0.CLK
CLOCK_256 => enc_bits[5]~reg0.CLK
CLOCK_256 => enc_bits[6]~reg0.CLK
CLOCK_256 => enc_bits[7]~reg0.CLK
CLOCK_256 => enc_bits[8]~reg0.CLK
CLOCK_256 => enc_bits[9]~reg0.CLK
CLOCK_256 => enc_bits[10]~reg0.CLK
CLOCK_256 => enc_bits[11]~reg0.CLK
CLOCK_256 => enc_bits[12]~reg0.CLK
CLOCK_256 => enc_bits[13]~reg0.CLK
CLOCK_256 => enc_bits[14]~reg0.CLK
CLOCK_256 => enc_bits[15]~reg0.CLK
CLOCK_256 => enc_bits[16]~reg0.CLK
CLOCK_256 => enc_bits[17]~reg0.CLK
CLOCK_256 => enc_bits[18]~reg0.CLK
CLOCK_256 => enc_bits[19]~reg0.CLK
CLOCK_256 => enc_bits[20]~reg0.CLK
CLOCK_256 => enc_bits[21]~reg0.CLK
CLOCK_256 => enc_bits[22]~reg0.CLK
CLOCK_256 => enc_bits[23]~reg0.CLK
CLOCK_256 => enc_bits[24]~reg0.CLK
CLOCK_256 => enc_bits[25]~reg0.CLK
CLOCK_256 => enc_bits[26]~reg0.CLK
CLOCK_256 => enc_bits[27]~reg0.CLK
CLOCK_256 => enc_bits[28]~reg0.CLK
CLOCK_256 => enc_bits[29]~reg0.CLK
CLOCK_256 => enc_bits[30]~reg0.CLK
CLOCK_256 => enc_bits[31]~reg0.CLK
CLOCK_256 => temp_out[0].CLK
CLOCK_256 => temp_out[1].CLK
CLOCK_256 => temp_out[2].CLK
CLOCK_256 => temp_out[3].CLK
CLOCK_256 => temp_out[4].CLK
CLOCK_256 => temp_out[5].CLK
CLOCK_256 => temp_out[6].CLK
CLOCK_256 => temp_out[7].CLK
CLOCK_256 => temp_out[8].CLK
CLOCK_256 => temp_out[9].CLK
CLOCK_256 => temp_out[10].CLK
CLOCK_256 => temp_out[11].CLK
CLOCK_256 => temp_out[12].CLK
CLOCK_256 => temp_out[13].CLK
CLOCK_256 => temp_out[14].CLK
CLOCK_256 => temp_out[15].CLK
CLOCK_256 => temp_out[16].CLK
CLOCK_256 => temp_out[17].CLK
CLOCK_256 => temp_out[18].CLK
CLOCK_256 => temp_out[19].CLK
CLOCK_256 => temp_out[20].CLK
CLOCK_256 => temp_out[21].CLK
CLOCK_256 => temp_out[22].CLK
CLOCK_256 => temp_out[23].CLK
CLOCK_256 => temp_out[24].CLK
CLOCK_256 => temp_out[25].CLK
CLOCK_256 => temp_out[26].CLK
CLOCK_256 => temp_out[27].CLK
CLOCK_256 => temp_out[28].CLK
CLOCK_256 => temp_out[29].CLK
CLOCK_256 => temp_out[30].CLK
CLOCK_256 => temp_out[31].CLK
CLOCK_256 => shift_reg[0].CLK
CLOCK_256 => shift_reg[1].CLK
CLOCK_256 => shift_reg[2].CLK
CLOCK_256 => shift_reg[3].CLK
CLOCK_256 => shift_reg[4].CLK
CLOCK_256 => shift_reg[5].CLK
CLOCK_256 => shift_reg[6].CLK
CLOCK_256 => bit_counter[0].CLK
CLOCK_256 => bit_counter[1].CLK
CLOCK_256 => bit_counter[2].CLK
CLOCK_256 => bit_counter[3].CLK
reset => enc_bits[0]~reg0.ACLR
reset => enc_bits[1]~reg0.ACLR
reset => enc_bits[2]~reg0.ACLR
reset => enc_bits[3]~reg0.ACLR
reset => enc_bits[4]~reg0.ACLR
reset => enc_bits[5]~reg0.ACLR
reset => enc_bits[6]~reg0.ACLR
reset => enc_bits[7]~reg0.ACLR
reset => enc_bits[8]~reg0.ACLR
reset => enc_bits[9]~reg0.ACLR
reset => enc_bits[10]~reg0.ACLR
reset => enc_bits[11]~reg0.ACLR
reset => enc_bits[12]~reg0.ACLR
reset => enc_bits[13]~reg0.ACLR
reset => enc_bits[14]~reg0.ACLR
reset => enc_bits[15]~reg0.ACLR
reset => enc_bits[16]~reg0.ACLR
reset => enc_bits[17]~reg0.ACLR
reset => enc_bits[18]~reg0.ACLR
reset => enc_bits[19]~reg0.ACLR
reset => enc_bits[20]~reg0.ACLR
reset => enc_bits[21]~reg0.ACLR
reset => enc_bits[22]~reg0.ACLR
reset => enc_bits[23]~reg0.ACLR
reset => enc_bits[24]~reg0.ACLR
reset => enc_bits[25]~reg0.ACLR
reset => enc_bits[26]~reg0.ACLR
reset => enc_bits[27]~reg0.ACLR
reset => enc_bits[28]~reg0.ACLR
reset => enc_bits[29]~reg0.ACLR
reset => enc_bits[30]~reg0.ACLR
reset => enc_bits[31]~reg0.ACLR
reset => temp_out[0].ACLR
reset => temp_out[1].ACLR
reset => temp_out[2].ACLR
reset => temp_out[3].ACLR
reset => temp_out[4].ACLR
reset => temp_out[5].ACLR
reset => temp_out[6].ACLR
reset => temp_out[7].ACLR
reset => temp_out[8].ACLR
reset => temp_out[9].ACLR
reset => temp_out[10].ACLR
reset => temp_out[11].ACLR
reset => temp_out[12].ACLR
reset => temp_out[13].ACLR
reset => temp_out[14].ACLR
reset => temp_out[15].ACLR
reset => temp_out[16].ACLR
reset => temp_out[17].ACLR
reset => temp_out[18].ACLR
reset => temp_out[19].ACLR
reset => temp_out[20].ACLR
reset => temp_out[21].ACLR
reset => temp_out[22].ACLR
reset => temp_out[23].ACLR
reset => temp_out[24].ACLR
reset => temp_out[25].ACLR
reset => temp_out[26].ACLR
reset => temp_out[27].ACLR
reset => temp_out[28].ACLR
reset => temp_out[29].ACLR
reset => temp_out[30].ACLR
reset => temp_out[31].ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
i2b[0] => Mux0.IN15
i2b[1] => Mux0.IN14
i2b[2] => Mux0.IN13
i2b[3] => Mux0.IN12
i2b[4] => Mux0.IN11
i2b[5] => Mux0.IN10
i2b[6] => Mux0.IN9
i2b[7] => Mux0.IN8
i2b[8] => Mux0.IN7
i2b[9] => Mux0.IN6
i2b[10] => Mux0.IN5
i2b[11] => Mux0.IN4
i2b[12] => Mux0.IN3
i2b[13] => Mux0.IN2
i2b[14] => Mux0.IN1
i2b[15] => Mux0.IN0
enc_bits[0] <= enc_bits[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[1] <= enc_bits[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[2] <= enc_bits[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[3] <= enc_bits[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[4] <= enc_bits[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[5] <= enc_bits[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[6] <= enc_bits[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[7] <= enc_bits[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[8] <= enc_bits[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[9] <= enc_bits[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[10] <= enc_bits[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[11] <= enc_bits[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[12] <= enc_bits[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[13] <= enc_bits[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[14] <= enc_bits[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[15] <= enc_bits[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[16] <= enc_bits[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[17] <= enc_bits[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[18] <= enc_bits[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[19] <= enc_bits[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[20] <= enc_bits[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[21] <= enc_bits[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[22] <= enc_bits[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[23] <= enc_bits[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[24] <= enc_bits[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[25] <= enc_bits[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[26] <= enc_bits[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[27] <= enc_bits[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[28] <= enc_bits[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[29] <= enc_bits[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[30] <= enc_bits[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_bits[31] <= enc_bits[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|QPSK_mod:M0
CLOCK_256 => Q[0]~reg0.CLK
CLOCK_256 => Q[1]~reg0.CLK
CLOCK_256 => I[0]~reg0.CLK
CLOCK_256 => I[1]~reg0.CLK
CLOCK_256 => bit_counter[0].CLK
CLOCK_256 => bit_counter[1].CLK
CLOCK_256 => bit_counter[2].CLK
CLOCK_256 => bit_counter[3].CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => I[0]~reg0.ACLR
reset => I[1]~reg0.ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
enc_bits[0] => Mux0.IN31
enc_bits[1] => Mux1.IN31
enc_bits[2] => Mux0.IN29
enc_bits[3] => Mux1.IN29
enc_bits[4] => Mux0.IN27
enc_bits[5] => Mux1.IN27
enc_bits[6] => Mux0.IN25
enc_bits[7] => Mux1.IN25
enc_bits[8] => Mux0.IN23
enc_bits[9] => Mux1.IN23
enc_bits[10] => Mux0.IN21
enc_bits[11] => Mux1.IN21
enc_bits[12] => Mux0.IN19
enc_bits[13] => Mux1.IN19
enc_bits[14] => Mux0.IN17
enc_bits[15] => Mux1.IN17
enc_bits[16] => Mux0.IN15
enc_bits[17] => Mux1.IN15
enc_bits[18] => Mux0.IN13
enc_bits[19] => Mux1.IN13
enc_bits[20] => Mux0.IN11
enc_bits[21] => Mux1.IN11
enc_bits[22] => Mux0.IN9
enc_bits[23] => Mux1.IN9
enc_bits[24] => Mux0.IN7
enc_bits[25] => Mux1.IN7
enc_bits[26] => Mux0.IN5
enc_bits[27] => Mux1.IN5
enc_bits[28] => Mux0.IN3
enc_bits[29] => Mux1.IN3
enc_bits[30] => Mux0.IN1
enc_bits[31] => Mux1.IN1
I[0] <= I[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I[1] <= I[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|QPSK_demod:D0
CLOCK_256 => demod_bits[0]~reg0.CLK
CLOCK_256 => demod_bits[1]~reg0.CLK
CLOCK_256 => demod_bits[2]~reg0.CLK
CLOCK_256 => demod_bits[3]~reg0.CLK
reset => demod_bits[0]~reg0.ACLR
reset => demod_bits[1]~reg0.ACLR
reset => demod_bits[2]~reg0.ACLR
reset => demod_bits[3]~reg0.ACLR
I[0] => Decoder0.IN1
I[1] => Decoder0.IN0
Q[0] => Decoder0.IN3
Q[1] => Decoder0.IN2
demod_bits[0] <= demod_bits[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demod_bits[1] <= demod_bits[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demod_bits[2] <= demod_bits[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demod_bits[3] <= demod_bits[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|buffer:b0
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => buff_out[0]~reg0.CLK
clk => buff_out[1]~reg0.CLK
clk => buff_out[2]~reg0.CLK
clk => buff_out[3]~reg0.CLK
clk => buff_out[4]~reg0.CLK
clk => buff_out[5]~reg0.CLK
clk => buff_out[6]~reg0.CLK
clk => buff_out[7]~reg0.CLK
clk => buff_out[8]~reg0.CLK
clk => buff_out[9]~reg0.CLK
clk => buff_out[10]~reg0.CLK
clk => buff_out[11]~reg0.CLK
clk => buff_out[12]~reg0.CLK
clk => buff_out[13]~reg0.CLK
clk => buff_out[14]~reg0.CLK
clk => buff_out[15]~reg0.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => temp[0].ACLR
reset => temp[1].ACLR
reset => temp[2].ACLR
reset => temp[3].ACLR
reset => temp[4].ACLR
reset => temp[5].ACLR
reset => temp[6].ACLR
reset => temp[7].ACLR
reset => temp[8].ACLR
reset => temp[9].ACLR
reset => temp[10].ACLR
reset => temp[11].ACLR
reset => temp[12].ACLR
reset => temp[13].ACLR
reset => temp[14].ACLR
reset => temp[15].ACLR
reset => buff_out[0]~reg0.ACLR
reset => buff_out[1]~reg0.ACLR
reset => buff_out[2]~reg0.ACLR
reset => buff_out[3]~reg0.ACLR
reset => buff_out[4]~reg0.ACLR
reset => buff_out[5]~reg0.ACLR
reset => buff_out[6]~reg0.ACLR
reset => buff_out[7]~reg0.ACLR
reset => buff_out[8]~reg0.ACLR
reset => buff_out[9]~reg0.ACLR
reset => buff_out[10]~reg0.ACLR
reset => buff_out[11]~reg0.ACLR
reset => buff_out[12]~reg0.ACLR
reset => buff_out[13]~reg0.ACLR
reset => buff_out[14]~reg0.ACLR
reset => buff_out[15]~reg0.ACLR
decbit => temp[0].DATAIN
buff_out[0] <= buff_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[1] <= buff_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[2] <= buff_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[3] <= buff_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[4] <= buff_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[5] <= buff_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[6] <= buff_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[7] <= buff_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[8] <= buff_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[9] <= buff_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[10] <= buff_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[11] <= buff_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[12] <= buff_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[13] <= buff_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[14] <= buff_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_out[15] <= buff_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|viterbi:v0
clk => clk.IN1
sink_val => sink_val.IN1
sink_rdy <= viterbi_viterbi_ii_0:viterbi_ii_0.sink_rdy
ber_clear => ber_clear.IN1
eras_sym[0] => eras_sym[0].IN1
eras_sym[1] => eras_sym[1].IN1
eras_sym[2] => eras_sym[2].IN1
eras_sym[3] => eras_sym[3].IN1
rr[0] => rr[0].IN1
rr[1] => rr[1].IN1
rr[2] => rr[2].IN1
rr[3] => rr[3].IN1
source_val <= viterbi_viterbi_ii_0:viterbi_ii_0.source_val
source_rdy => source_rdy.IN1
numerr[0] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[1] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[2] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[3] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[4] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[5] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[6] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
numerr[7] <= viterbi_viterbi_ii_0:viterbi_ii_0.numerr
normalizations[0] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[1] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[2] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[3] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[4] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[5] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[6] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
normalizations[7] <= viterbi_viterbi_ii_0:viterbi_ii_0.normalizations
decbit <= viterbi_viterbi_ii_0:viterbi_ii_0.decbit
reset => reset.IN1


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0
state_node_sync[0] => auk_vit_top:auk_vit_top_inst.state_node_sync[0]
state_node_sync[1] => auk_vit_top:auk_vit_top_inst.state_node_sync[1]
tb_length[0] => auk_vit_top:auk_vit_top_inst.tb_length[0]
tb_length[1] => auk_vit_top:auk_vit_top_inst.tb_length[1]
tb_length[2] => auk_vit_top:auk_vit_top_inst.tb_length[2]
tb_length[3] => auk_vit_top:auk_vit_top_inst.tb_length[3]
tb_length[4] => auk_vit_top:auk_vit_top_inst.tb_length[4]
tb_length[5] => auk_vit_top:auk_vit_top_inst.tb_length[5]
tr_init_state[0] => auk_vit_top:auk_vit_top_inst.tr_init_state[0]
tr_init_state[1] => auk_vit_top:auk_vit_top_inst.tr_init_state[1]
bestadd[0] <= auk_vit_top:auk_vit_top_inst.bestadd[0]
bestadd[1] <= auk_vit_top:auk_vit_top_inst.bestadd[1]
bestmet[0] <= auk_vit_top:auk_vit_top_inst.bestmet[0]
bestmet[1] <= auk_vit_top:auk_vit_top_inst.bestmet[1]
bestmet[2] <= auk_vit_top:auk_vit_top_inst.bestmet[2]
bestmet[3] <= auk_vit_top:auk_vit_top_inst.bestmet[3]
bestmet[4] <= auk_vit_top:auk_vit_top_inst.bestmet[4]
bestmet[5] <= auk_vit_top:auk_vit_top_inst.bestmet[5]
bestmet[6] <= auk_vit_top:auk_vit_top_inst.bestmet[6]
bm_init_state[0] => auk_vit_top:auk_vit_top_inst.bm_init_state[0]
bm_init_state[1] => auk_vit_top:auk_vit_top_inst.bm_init_state[1]
bm_init_value[0] => auk_vit_top:auk_vit_top_inst.bm_init_value[0]
bm_init_value[1] => auk_vit_top:auk_vit_top_inst.bm_init_value[1]
bm_init_value[2] => auk_vit_top:auk_vit_top_inst.bm_init_value[2]
bm_init_value[3] => auk_vit_top:auk_vit_top_inst.bm_init_value[3]
bm_init_value[4] => auk_vit_top:auk_vit_top_inst.bm_init_value[4]
bm_init_value[5] => auk_vit_top:auk_vit_top_inst.bm_init_value[5]
bm_init_value[6] => auk_vit_top:auk_vit_top_inst.bm_init_value[6]
eras_sym[0] => auk_vit_top:auk_vit_top_inst.eras_sym[0]
eras_sym[1] => auk_vit_top:auk_vit_top_inst.eras_sym[1]
eras_sym[2] => auk_vit_top:auk_vit_top_inst.eras_sym[2]
eras_sym[3] => auk_vit_top:auk_vit_top_inst.eras_sym[3]
rr[0] => auk_vit_top:auk_vit_top_inst.rr[0]
rr[1] => auk_vit_top:auk_vit_top_inst.rr[1]
rr[2] => auk_vit_top:auk_vit_top_inst.rr[2]
rr[3] => auk_vit_top:auk_vit_top_inst.rr[3]
numerr[0] <= auk_vit_top:auk_vit_top_inst.numerr[0]
numerr[1] <= auk_vit_top:auk_vit_top_inst.numerr[1]
numerr[2] <= auk_vit_top:auk_vit_top_inst.numerr[2]
numerr[3] <= auk_vit_top:auk_vit_top_inst.numerr[3]
numerr[4] <= auk_vit_top:auk_vit_top_inst.numerr[4]
numerr[5] <= auk_vit_top:auk_vit_top_inst.numerr[5]
numerr[6] <= auk_vit_top:auk_vit_top_inst.numerr[6]
numerr[7] <= auk_vit_top:auk_vit_top_inst.numerr[7]
normalizations[0] <= auk_vit_top:auk_vit_top_inst.normalizations[0]
normalizations[1] <= auk_vit_top:auk_vit_top_inst.normalizations[1]
normalizations[2] <= auk_vit_top:auk_vit_top_inst.normalizations[2]
normalizations[3] <= auk_vit_top:auk_vit_top_inst.normalizations[3]
normalizations[4] <= auk_vit_top:auk_vit_top_inst.normalizations[4]
normalizations[5] <= auk_vit_top:auk_vit_top_inst.normalizations[5]
normalizations[6] <= auk_vit_top:auk_vit_top_inst.normalizations[6]
normalizations[7] <= auk_vit_top:auk_vit_top_inst.normalizations[7]
sink_eop => auk_vit_top:auk_vit_top_inst.sink_eop
reset => auk_vit_top:auk_vit_top_inst.reset
sink_rdy <= auk_vit_top:auk_vit_top_inst.sink_rdy
tb_type => auk_vit_top:auk_vit_top_inst.tb_type
ber_clear => auk_vit_top:auk_vit_top_inst.ber_clear
clk => auk_vit_top:auk_vit_top_inst.clk
source_sop <= auk_vit_top:auk_vit_top_inst.source_sop
decbit <= auk_vit_top:auk_vit_top_inst.decbit
source_val <= auk_vit_top:auk_vit_top_inst.source_val
source_eop <= auk_vit_top:auk_vit_top_inst.source_eop
sel_code => auk_vit_top:auk_vit_top_inst.sel_code[0]
sink_sop => auk_vit_top:auk_vit_top_inst.sink_sop
source_rdy => auk_vit_top:auk_vit_top_inst.source_rdy
sink_val => auk_vit_top:auk_vit_top_inst.sink_val


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst
clk => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.clk
reset => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.reset
ber_clear => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.ber_clear
sink_rdy <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.sink_rdy
sink_val => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.sink_val
sink_sop => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.sink_sop
sink_eop => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.sink_eop
rr[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.rr[1]
rr[2] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.rr[2]
rr[3] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.rr[3]
rr[4] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.rr[4]
eras_sym[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.eras_sym[1]
eras_sym[2] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.eras_sym[2]
eras_sym[3] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.eras_sym[3]
eras_sym[4] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.eras_sym[4]
state_node_sync[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.state_node_sync[1]
state_node_sync[2] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.state_node_sync[2]
sel_code[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.sel_code[1]
tr_init_state[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tr_init_state[1]
tr_init_state[2] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tr_init_state[2]
tb_type => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_type
bm_init_state[1] => ~NO_FANOUT~
bm_init_state[2] => ~NO_FANOUT~
bm_init_value[1] => ~NO_FANOUT~
bm_init_value[2] => ~NO_FANOUT~
bm_init_value[3] => ~NO_FANOUT~
bm_init_value[4] => ~NO_FANOUT~
bm_init_value[5] => ~NO_FANOUT~
bm_init_value[6] => ~NO_FANOUT~
bm_init_value[7] => ~NO_FANOUT~
tb_length[1] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[1]
tb_length[2] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[2]
tb_length[3] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[3]
tb_length[4] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[4]
tb_length[5] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[5]
tb_length[6] => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.tb_length[6]
normalizations[1] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[1]
normalizations[2] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[2]
normalizations[3] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[3]
normalizations[4] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[4]
normalizations[5] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[5]
normalizations[6] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[6]
normalizations[7] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[7]
normalizations[8] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.normalizations[8]
source_rdy => auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.source_rdy
source_val <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.source_val
source_sop <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.source_sop
source_eop <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.source_eop
decbit <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.decbit
bestmet[1] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[1]
bestmet[2] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[2]
bestmet[3] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[3]
bestmet[4] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[4]
bestmet[5] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[5]
bestmet[6] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[6]
bestmet[7] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestmet[7]
bestadd[1] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestadd[1]
bestadd[2] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.bestadd[2]
numerr[1] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[1]
numerr[2] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[2]
numerr[3] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[3]
numerr[4] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[4]
numerr[5] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[5]
numerr[6] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[6]
numerr[7] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[7]
numerr[8] <= auk_vit_par_top_atl:is_parallel_decoder:parallel_decoder.numerr[8]


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder
clk => auk_vit_par_bmp_atl:metric_processing.clk
clk => decbit_shunt.CLK
clk => decbit_q.CLK
clk => sink_ready_q.CLK
clk => sel_code_q[1].CLK
clk => state_node_sync_q[1].CLK
clk => state_node_sync_q[2].CLK
clk => rrff_q[1][1].CLK
clk => rrff_q[1][2].CLK
clk => rrff_q[2][1].CLK
clk => rrff_q[2][2].CLK
clk => rrff_q[3][1].CLK
clk => rrff_q[3][2].CLK
clk => rrff_q[4][1].CLK
clk => rrff_q[4][2].CLK
clk => auk_vit_par_trb_atl:ifg_cont:tracing_back_cont.clk
clk => auk_dspip_avalon_str_ctrl:Avalon_streaming_control.clk
clk => auk_vit_par_ber_atl:ber_used:ber_measurement.clk
reset => auk_vit_par_bmp_atl:metric_processing.reset
reset => decbit_shunt.ACLR
reset => decbit_q.ACLR
reset => sink_ready_q.ACLR
reset => sel_code_q[1].ACLR
reset => state_node_sync_q[1].ACLR
reset => state_node_sync_q[2].ACLR
reset => rrff_q[1][1].ACLR
reset => rrff_q[1][2].ACLR
reset => rrff_q[2][1].ACLR
reset => rrff_q[2][2].ACLR
reset => rrff_q[3][1].ACLR
reset => rrff_q[3][2].ACLR
reset => rrff_q[4][1].ACLR
reset => rrff_q[4][2].ACLR
reset => auk_vit_par_trb_atl:ifg_cont:tracing_back_cont.reset
reset => auk_dspip_avalon_str_ctrl:Avalon_streaming_control.reset
reset => auk_vit_par_ber_atl:ber_used:ber_measurement.reset
sink_rdy <= auk_dspip_avalon_str_ctrl:Avalon_streaming_control.enable_source
sink_val => sink_val_int.IN1
sink_val => clk_atl_rrff.IN1
sink_val => auk_vit_par_ber_atl:ber_used:ber_measurement.sink_val
sink_val => state_node_sync_q[2].ENA
sink_val => state_node_sync_q[1].ENA
sink_val => sel_code_q[1].ENA
sink_sop => auk_vit_par_ber_atl:ber_used:ber_measurement.sink_sop
sink_eop => auk_vit_par_bmp_atl:metric_processing.eop_sink
sink_eop => auk_vit_par_ber_atl:ber_used:ber_measurement.sink_eop
rr[1] => auk_vit_par_bmp_atl:metric_processing.rr[1]
rr[1] => rrff_q[1][1].DATAIN
rr[2] => auk_vit_par_bmp_atl:metric_processing.rr[2]
rr[2] => rrff_q[2][1].DATAIN
rr[3] => auk_vit_par_bmp_atl:metric_processing.rr[3]
rr[3] => rrff_q[3][1].DATAIN
rr[4] => auk_vit_par_bmp_atl:metric_processing.rr[4]
rr[4] => rrff_q[4][1].DATAIN
eras_sym[1] => auk_vit_par_bmp_atl:metric_processing.eras_sym[1]
eras_sym[1] => rrff_q[1][2].DATAIN
eras_sym[2] => auk_vit_par_bmp_atl:metric_processing.eras_sym[2]
eras_sym[2] => rrff_q[2][2].DATAIN
eras_sym[3] => auk_vit_par_bmp_atl:metric_processing.eras_sym[3]
eras_sym[3] => rrff_q[3][2].DATAIN
eras_sym[4] => auk_vit_par_bmp_atl:metric_processing.eras_sym[4]
eras_sym[4] => rrff_q[4][2].DATAIN
state_node_sync[1] => state_node_sync_q[1].DATAIN
state_node_sync[2] => state_node_sync_q[2].DATAIN
sel_code[1] => auk_vit_par_ber_atl:ber_used:ber_measurement.sel_code[1]
sel_code[1] => sel_code_q[1].DATAIN
tr_init_state[1] => ~NO_FANOUT~
tr_init_state[2] => ~NO_FANOUT~
tb_type => ~NO_FANOUT~
tb_length[1] => ~NO_FANOUT~
tb_length[2] => ~NO_FANOUT~
tb_length[3] => ~NO_FANOUT~
tb_length[4] => ~NO_FANOUT~
tb_length[5] => ~NO_FANOUT~
tb_length[6] => ~NO_FANOUT~
ber_clear => auk_vit_par_ber_atl:ber_used:ber_measurement.ber_clear
source_rdy => auk_dspip_avalon_str_ctrl:Avalon_streaming_control.source_ready
source_rdy => decbit_q.ENA
source_val <= auk_dspip_avalon_str_ctrl:Avalon_streaming_control.source_val
source_sop <= auk_dspip_avalon_str_ctrl:Avalon_streaming_control.source_sop
source_eop <= auk_dspip_avalon_str_ctrl:Avalon_streaming_control.source_eop
decbit <= decbit_q.DB_MAX_OUTPUT_PORT_TYPE
bestmet[1] <= auk_vit_par_bmp_atl:metric_processing.bestmet[1]
bestmet[2] <= auk_vit_par_bmp_atl:metric_processing.bestmet[2]
bestmet[3] <= auk_vit_par_bmp_atl:metric_processing.bestmet[3]
bestmet[4] <= auk_vit_par_bmp_atl:metric_processing.bestmet[4]
bestmet[5] <= auk_vit_par_bmp_atl:metric_processing.bestmet[5]
bestmet[6] <= auk_vit_par_bmp_atl:metric_processing.bestmet[6]
bestmet[7] <= auk_vit_par_bmp_atl:metric_processing.bestmet[7]
bestadd[1] <= auk_vit_par_bmp_atl:metric_processing.bestadd[1]
bestadd[2] <= auk_vit_par_bmp_atl:metric_processing.bestadd[2]
normalizations[1] <= auk_vit_par_bmp_atl:metric_processing.normalizations[1]
normalizations[2] <= auk_vit_par_bmp_atl:metric_processing.normalizations[2]
normalizations[3] <= auk_vit_par_bmp_atl:metric_processing.normalizations[3]
normalizations[4] <= auk_vit_par_bmp_atl:metric_processing.normalizations[4]
normalizations[5] <= auk_vit_par_bmp_atl:metric_processing.normalizations[5]
normalizations[6] <= auk_vit_par_bmp_atl:metric_processing.normalizations[6]
normalizations[7] <= auk_vit_par_bmp_atl:metric_processing.normalizations[7]
normalizations[8] <= auk_vit_par_bmp_atl:metric_processing.normalizations[8]
numerr[1] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[1]
numerr[2] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[2]
numerr[3] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[3]
numerr[4] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[4]
numerr[5] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[5]
numerr[6] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[6]
numerr[7] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[7]
numerr[8] <= auk_vit_par_ber_atl:ber_used:ber_measurement.numerr[8]


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_bmp_atl:metric_processing
clk => normalizations_int[1].CLK
clk => normalizations_int[2].CLK
clk => normalizations_int[3].CLK
clk => normalizations_int[4].CLK
clk => normalizations_int[5].CLK
clk => normalizations_int[6].CLK
clk => normalizations_int[7].CLK
clk => normalizations_int[8].CLK
clk => overhold_and_q[1].CLK
clk => overhold_and_q[2].CLK
clk => overhold_and_q[3].CLK
clk => survff_q[4].CLK
clk => bms_q[4][1].CLK
clk => bms_q[4][2].CLK
clk => bms_q[4][3].CLK
clk => bms_q[4][4].CLK
clk => bms_q[4][5].CLK
clk => bms_q[4][6].CLK
clk => bms_q[4][7].CLK
clk => survff_q[3].CLK
clk => bms_q[3][1].CLK
clk => bms_q[3][2].CLK
clk => bms_q[3][3].CLK
clk => bms_q[3][4].CLK
clk => bms_q[3][5].CLK
clk => bms_q[3][6].CLK
clk => bms_q[3][7].CLK
clk => survff_q[2].CLK
clk => bms_q[2][1].CLK
clk => bms_q[2][2].CLK
clk => bms_q[2][3].CLK
clk => bms_q[2][4].CLK
clk => bms_q[2][5].CLK
clk => bms_q[2][6].CLK
clk => bms_q[2][7].CLK
clk => survff_q[1].CLK
clk => bms_q[1][1].CLK
clk => bms_q[1][2].CLK
clk => bms_q[1][3].CLK
clk => bms_q[1][4].CLK
clk => bms_q[1][5].CLK
clk => bms_q[1][6].CLK
clk => bms_q[1][7].CLK
clk => bmdiff_mux_q[1][1].CLK
clk => bmdiff_mux_q[1][2].CLK
clk => bmdiff_mux_q[1][3].CLK
clk => bmdiff_mux_q[1][4].CLK
clk => bmdiff_mux_q[2][1].CLK
clk => bmdiff_mux_q[2][2].CLK
clk => bmdiff_mux_q[2][3].CLK
clk => bmdiff_mux_q[2][4].CLK
clk => bmdiff_mux_q[3][1].CLK
clk => bmdiff_mux_q[3][2].CLK
clk => bmdiff_mux_q[3][3].CLK
clk => bmdiff_mux_q[3][4].CLK
clk => bmdiff_mux_q[4][1].CLK
clk => bmdiff_mux_q[4][2].CLK
clk => bmdiff_mux_q[4][3].CLK
clk => bmdiff_mux_q[4][4].CLK
clk => addtop_q[1][1][1].CLK
clk => addtop_q[1][1][2].CLK
clk => addtop_q[1][1][3].CLK
clk => addtop_q[1][4][1].CLK
clk => addtop_q[1][4][2].CLK
clk => addtop_q[1][4][3].CLK
clk => addtop_q[1][6][1].CLK
clk => addtop_q[1][6][2].CLK
clk => addtop_q[1][6][3].CLK
clk => addtop_q[1][7][1].CLK
clk => addtop_q[1][7][2].CLK
clk => addtop_q[1][7][3].CLK
clk => addtop_q[1][10][1].CLK
clk => addtop_q[1][10][2].CLK
clk => addtop_q[1][10][3].CLK
clk => addtop_q[1][11][1].CLK
clk => addtop_q[1][11][2].CLK
clk => addtop_q[1][11][3].CLK
clk => addtop_q[1][13][1].CLK
clk => addtop_q[1][13][2].CLK
clk => addtop_q[1][13][3].CLK
clk => addtop_q[1][16][1].CLK
clk => addtop_q[1][16][2].CLK
clk => addtop_q[1][16][3].CLK
clk => rrffa_q[1][1].CLK
clk => rrffa_q[1][2].CLK
clk => rrffa_q[2][1].CLK
clk => rrffa_q[2][2].CLK
clk => rrffa_q[3][1].CLK
clk => rrffa_q[3][2].CLK
clk => rrffa_q[4][1].CLK
clk => rrffa_q[4][2].CLK
clk => val_sink_del[4].CLK
clk => init_launch_q.CLK
clk => val_sink_del[3].CLK
clk => eop_sink_del[3].CLK
clk => val_sink_del[2].CLK
clk => eop_sink_del[2].CLK
clk => val_sink_extra.CLK
clk => init_mem.CLK
clk => val_sink_del[1].CLK
clk => eop_sink_del[1].CLK
clk => ena_master_sink~reg0.CLK
reset => normalizations_int[1].ACLR
reset => normalizations_int[2].ACLR
reset => normalizations_int[3].ACLR
reset => normalizations_int[4].ACLR
reset => normalizations_int[5].ACLR
reset => normalizations_int[6].ACLR
reset => normalizations_int[7].ACLR
reset => normalizations_int[8].ACLR
reset => overhold_and_q[1].ACLR
reset => overhold_and_q[2].ACLR
reset => overhold_and_q[3].ACLR
reset => survff_q[4].ACLR
reset => bms_q[4][1].ACLR
reset => bms_q[4][2].ACLR
reset => bms_q[4][3].ACLR
reset => bms_q[4][4].ACLR
reset => bms_q[4][5].ACLR
reset => bms_q[4][6].ACLR
reset => bms_q[4][7].ACLR
reset => survff_q[3].ACLR
reset => bms_q[3][1].ACLR
reset => bms_q[3][2].ACLR
reset => bms_q[3][3].ACLR
reset => bms_q[3][4].ACLR
reset => bms_q[3][5].ACLR
reset => bms_q[3][6].ACLR
reset => bms_q[3][7].ACLR
reset => survff_q[2].ACLR
reset => bms_q[2][1].ACLR
reset => bms_q[2][2].ACLR
reset => bms_q[2][3].ACLR
reset => bms_q[2][4].ACLR
reset => bms_q[2][5].ACLR
reset => bms_q[2][6].ACLR
reset => bms_q[2][7].ACLR
reset => survff_q[1].ACLR
reset => bms_q[1][1].ACLR
reset => bms_q[1][2].ACLR
reset => bms_q[1][3].ACLR
reset => bms_q[1][4].ACLR
reset => bms_q[1][5].ACLR
reset => bms_q[1][6].PRESET
reset => bms_q[1][7].ACLR
reset => bmdiff_mux_q[1][1].ACLR
reset => bmdiff_mux_q[1][2].ACLR
reset => bmdiff_mux_q[1][3].ACLR
reset => bmdiff_mux_q[1][4].ACLR
reset => bmdiff_mux_q[2][1].ACLR
reset => bmdiff_mux_q[2][2].ACLR
reset => bmdiff_mux_q[2][3].ACLR
reset => bmdiff_mux_q[2][4].ACLR
reset => bmdiff_mux_q[3][1].ACLR
reset => bmdiff_mux_q[3][2].ACLR
reset => bmdiff_mux_q[3][3].ACLR
reset => bmdiff_mux_q[3][4].ACLR
reset => bmdiff_mux_q[4][1].ACLR
reset => bmdiff_mux_q[4][2].ACLR
reset => bmdiff_mux_q[4][3].ACLR
reset => bmdiff_mux_q[4][4].ACLR
reset => addtop_q[1][1][1].ACLR
reset => addtop_q[1][1][2].ACLR
reset => addtop_q[1][1][3].ACLR
reset => addtop_q[1][4][1].ACLR
reset => addtop_q[1][4][2].ACLR
reset => addtop_q[1][4][3].ACLR
reset => addtop_q[1][6][1].ACLR
reset => addtop_q[1][6][2].ACLR
reset => addtop_q[1][6][3].ACLR
reset => addtop_q[1][7][1].ACLR
reset => addtop_q[1][7][2].ACLR
reset => addtop_q[1][7][3].ACLR
reset => addtop_q[1][10][1].ACLR
reset => addtop_q[1][10][2].ACLR
reset => addtop_q[1][10][3].ACLR
reset => addtop_q[1][11][1].ACLR
reset => addtop_q[1][11][2].ACLR
reset => addtop_q[1][11][3].ACLR
reset => addtop_q[1][13][1].ACLR
reset => addtop_q[1][13][2].ACLR
reset => addtop_q[1][13][3].ACLR
reset => addtop_q[1][16][1].ACLR
reset => addtop_q[1][16][2].ACLR
reset => addtop_q[1][16][3].ACLR
reset => rrffa_q[1][1].ACLR
reset => rrffa_q[1][2].ACLR
reset => rrffa_q[2][1].ACLR
reset => rrffa_q[2][2].ACLR
reset => rrffa_q[3][1].ACLR
reset => rrffa_q[3][2].ACLR
reset => rrffa_q[4][1].ACLR
reset => rrffa_q[4][2].ACLR
reset => val_sink_del[4].ACLR
reset => init_launch_q.ACLR
reset => val_sink_del[3].ACLR
reset => eop_sink_del[3].ACLR
reset => val_sink_del[2].ACLR
reset => eop_sink_del[2].ACLR
reset => val_sink_extra.ACLR
reset => init_mem.ACLR
reset => val_sink_del[1].ACLR
reset => eop_sink_del[1].ACLR
reset => ena_master_sink~reg0.ACLR
enable => ~NO_FANOUT~
ena_master_sink <= ena_master_sink~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_sink => val_sink_del.DATAA
val_sink => eop_sink_del[1].ENA
sop_sink => init_launch.IN1
eop_sink => eop_sink_del[1].DATAIN
allow_ena_assert_from_trb => ena_master_sink~reg0.DATAIN
state_node_sync[1] => ~NO_FANOUT~
state_node_sync[2] => ~NO_FANOUT~
sel_code[1] => ~NO_FANOUT~
tr_init_state[1] => ~NO_FANOUT~
tr_init_state[2] => ~NO_FANOUT~
data_for_BER[1] <= rrffa_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[2] <= rrffa_q[2][1].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[3] <= rrffa_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[4] <= rrffa_q[4][1].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[5] <= rrffa_q[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[6] <= rrffa_q[2][2].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[7] <= rrffa_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
data_for_BER[8] <= rrffa_q[4][2].DB_MAX_OUTPUT_PORT_TYPE
rr[1] => ~NO_FANOUT~
rr[2] => ~NO_FANOUT~
rr[3] => ~NO_FANOUT~
rr[4] => ~NO_FANOUT~
eras_sym[1] => ~NO_FANOUT~
eras_sym[2] => ~NO_FANOUT~
eras_sym[3] => ~NO_FANOUT~
eras_sym[4] => ~NO_FANOUT~
rrff[1][1] => rrffa_q[1][1].DATAIN
rrff[1][2] => rrffa_q[1][2].DATAIN
rrff[2][1] => rrffa_q[2][1].DATAIN
rrff[2][2] => rrffa_q[2][2].DATAIN
rrff[3][1] => rrffa_q[3][1].DATAIN
rrff[3][2] => rrffa_q[3][2].DATAIN
rrff[4][1] => rrffa_q[4][1].DATAIN
rrff[4][2] => rrffa_q[4][2].DATAIN
survready <= val_sink_del[4].DB_MAX_OUTPUT_PORT_TYPE
baddready <= <GND>
normalizations[1] <= normalizations_int[1].DB_MAX_OUTPUT_PORT_TYPE
normalizations[2] <= normalizations_int[2].DB_MAX_OUTPUT_PORT_TYPE
normalizations[3] <= normalizations_int[3].DB_MAX_OUTPUT_PORT_TYPE
normalizations[4] <= normalizations_int[4].DB_MAX_OUTPUT_PORT_TYPE
normalizations[5] <= normalizations_int[5].DB_MAX_OUTPUT_PORT_TYPE
normalizations[6] <= normalizations_int[6].DB_MAX_OUTPUT_PORT_TYPE
normalizations[7] <= normalizations_int[7].DB_MAX_OUTPUT_PORT_TYPE
normalizations[8] <= normalizations_int[8].DB_MAX_OUTPUT_PORT_TYPE
survive[1] <= survff_q[1].DB_MAX_OUTPUT_PORT_TYPE
survive[2] <= survff_q[2].DB_MAX_OUTPUT_PORT_TYPE
survive[3] <= survff_q[3].DB_MAX_OUTPUT_PORT_TYPE
survive[4] <= survff_q[4].DB_MAX_OUTPUT_PORT_TYPE
bestadd[1] <= <GND>
bestadd[2] <= <GND>
bestmet[1] <= <GND>
bestmet[2] <= <GND>
bestmet[3] <= <GND>
bestmet[4] <= <GND>
bestmet[5] <= <GND>
bestmet[6] <= <GND>
bestmet[7] <= <GND>
sink_eop_del <= <GND>


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont
clk => auk_vit_ram:stop_RAM.clock0
clk => stoadd[1].CLK
clk => stoadd[2].CLK
clk => stoadd[3].CLK
clk => stoadd[4].CLK
clk => stoadd[5].CLK
clk => stoadd[6].CLK
clk => stoadd[7].CLK
clk => stoadd[8].CLK
clk => flip_flop_t_out.CLK
clk => tracebot_q[1].CLK
clk => tracebot_q[2].CLK
clk => tracebot_q[3].CLK
clk => tracebot_q[4].CLK
clk => tracetop_q[1].CLK
clk => tracetop_q[2].CLK
clk => tracetop_q[3].CLK
clk => tracetop_q[4].CLK
clk => writebot[1].CLK
clk => writebot[2].CLK
clk => writebot[3].CLK
clk => writebot[4].CLK
clk => writebot[5].CLK
clk => writebot[6].CLK
clk => writebot[7].CLK
clk => writebot[8].CLK
clk => writetop[1].CLK
clk => writetop[2].CLK
clk => writetop[3].CLK
clk => writetop[4].CLK
clk => writetop[5].CLK
clk => writetop[6].CLK
clk => writetop[7].CLK
clk => writetop[8].CLK
clk => readbot[1].CLK
clk => readbot[2].CLK
clk => readbot[3].CLK
clk => readbot[4].CLK
clk => readbot[5].CLK
clk => readbot[6].CLK
clk => readbot[7].CLK
clk => readbot[8].CLK
clk => readtop[1].CLK
clk => readtop[2].CLK
clk => readtop[3].CLK
clk => readtop[4].CLK
clk => readtop[5].CLK
clk => readtop[6].CLK
clk => readtop[7].CLK
clk => readtop[8].CLK
clk => lf_status_enable_ptr[1].CLK
clk => lf_status_enable_ptr[2].CLK
clk => lf_status_enable_ptr[3].CLK
clk => lf_status_enable_ptr[4].CLK
clk => lf_status_enable_ptr[5].CLK
clk => lf_status_enable_ptr[6].CLK
clk => outvalidnode_q.CLK
clk => stadd[1].CLK
clk => stadd[2].CLK
clk => stadd[3].CLK
clk => stadd[4].CLK
clk => stadd[5].CLK
clk => stadd[6].CLK
clk => stadd[7].CLK
clk => stadd[8].CLK
clk => auk_vit_ram:stop_RAM.clock1
clk => auk_vit_ram:sbot_RAM.clock0
clk => auk_vit_ram:sbot_RAM.clock1
clk => auk_vit_ram:decbit_RAM.clock0
clk => auk_vit_ram:decbit_RAM.clock1
reset => stoadd[1].ACLR
reset => stoadd[2].ACLR
reset => stoadd[3].ACLR
reset => stoadd[4].ACLR
reset => stoadd[5].ACLR
reset => stoadd[6].PRESET
reset => stoadd[7].ACLR
reset => stoadd[8].ACLR
reset => flip_flop_t_out.ACLR
reset => tracebot_q[1].PRESET
reset => tracebot_q[2].ACLR
reset => tracebot_q[3].ACLR
reset => tracebot_q[4].ACLR
reset => tracetop_q[1].PRESET
reset => tracetop_q[2].ACLR
reset => tracetop_q[3].ACLR
reset => tracetop_q[4].ACLR
reset => writebot[1].ACLR
reset => writebot[2].ACLR
reset => writebot[3].ACLR
reset => writebot[4].ACLR
reset => writebot[5].ACLR
reset => writebot[6].PRESET
reset => writebot[7].PRESET
reset => writebot[8].ACLR
reset => writetop[1].ACLR
reset => writetop[2].ACLR
reset => writetop[3].ACLR
reset => writetop[4].ACLR
reset => writetop[5].ACLR
reset => writetop[6].ACLR
reset => writetop[7].ACLR
reset => writetop[8].ACLR
reset => readbot[1].ACLR
reset => readbot[2].ACLR
reset => readbot[3].ACLR
reset => readbot[4].ACLR
reset => readbot[5].ACLR
reset => readbot[6].PRESET
reset => readbot[7].ACLR
reset => readbot[8].ACLR
reset => readtop[1].ACLR
reset => readtop[2].ACLR
reset => readtop[3].ACLR
reset => readtop[4].ACLR
reset => readtop[5].ACLR
reset => readtop[6].ACLR
reset => readtop[7].ACLR
reset => readtop[8].ACLR
reset => lf_status_enable_ptr[1].PRESET
reset => lf_status_enable_ptr[2].ACLR
reset => lf_status_enable_ptr[3].ACLR
reset => lf_status_enable_ptr[4].ACLR
reset => lf_status_enable_ptr[5].ACLR
reset => lf_status_enable_ptr[6].ACLR
reset => outvalidnode_q.ACLR
reset => stadd[1].ACLR
reset => stadd[2].ACLR
reset => stadd[3].ACLR
reset => stadd[4].ACLR
reset => stadd[5].ACLR
reset => stadd[6].ACLR
reset => stadd[7].ACLR
reset => stadd[8].ACLR
enable => enable_int.IN1
enable => lf_pull_enable_ptr.IN0
enable => lf_push_enable_ptr.IN0
survready => enable_int.IN1
survready => lf_push_enable_ptr.IN1
survready => auk_vit_ram:stop_RAM.wren_a
survready => auk_vit_ram:sbot_RAM.wren_a
survready => lf_pull_enable_ptr.IN1
survready => writetop[8].ENA
survready => writetop[7].ENA
survready => writetop[6].ENA
survready => writetop[5].ENA
survready => writetop[4].ENA
survready => writetop[3].ENA
survready => writetop[2].ENA
survready => writetop[1].ENA
survready => writebot[8].ENA
survready => writebot[7].ENA
survready => writebot[6].ENA
survready => writebot[5].ENA
survready => writebot[4].ENA
survready => writebot[3].ENA
survready => writebot[2].ENA
survready => writebot[1].ENA
baddready => ~NO_FANOUT~
sink_sop_q => ~NO_FANOUT~
sink_eop_del => ~NO_FANOUT~
allow_ena_assert <= <GND>
data_available <= data_available.DB_MAX_OUTPUT_PORT_TYPE
sop_source <= <GND>
eop_source <= <GND>
survive[1] => auk_vit_ram:stop_RAM.data_a[1]
survive[1] => auk_vit_ram:sbot_RAM.data_a[1]
survive[2] => auk_vit_ram:stop_RAM.data_a[2]
survive[2] => auk_vit_ram:sbot_RAM.data_a[2]
survive[3] => auk_vit_ram:stop_RAM.data_a[3]
survive[3] => auk_vit_ram:sbot_RAM.data_a[3]
survive[4] => auk_vit_ram:stop_RAM.data_a[4]
survive[4] => auk_vit_ram:sbot_RAM.data_a[4]
tb_length[1] => ~NO_FANOUT~
tb_length[2] => ~NO_FANOUT~
tb_length[3] => ~NO_FANOUT~
tb_length[4] => ~NO_FANOUT~
tb_length[5] => ~NO_FANOUT~
tb_length[6] => ~NO_FANOUT~
tr_init_state[1] => ~NO_FANOUT~
tr_init_state[2] => ~NO_FANOUT~
tb_type => ~NO_FANOUT~
bestadd[1] => ~NO_FANOUT~
bestadd[2] => ~NO_FANOUT~
decbit <= decbit.DB_MAX_OUTPUT_PORT_TYPE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:stop_RAM
clock0 => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.clock0
clock1 => ~NO_FANOUT~
clocken1 => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.clocken0
wren_a => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.wren_a
data_a[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[0]
data_a[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[1]
data_a[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[2]
data_a[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[3]
address_a[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[0]
address_a[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[1]
address_a[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[2]
address_a[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[3]
address_a[5] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[4]
address_a[6] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[5]
address_a[7] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[6]
address_a[8] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[7]
address_b[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[0]
address_b[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[1]
address_b[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[2]
address_b[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[3]
address_b[5] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[4]
address_b[6] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[5]
address_b[7] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[6]
address_b[8] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[7]
q_b[1] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[0]
q_b[2] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[1]
q_b[3] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[2]
q_b[4] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[3]


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:stop_RAM|altsyncram:\if_not_a10:if_init_file:if_clockena:RAM
wren_a => altsyncram_1vb3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vb3:auto_generated.data_a[0]
data_a[1] => altsyncram_1vb3:auto_generated.data_a[1]
data_a[2] => altsyncram_1vb3:auto_generated.data_a[2]
data_a[3] => altsyncram_1vb3:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_1vb3:auto_generated.address_a[0]
address_a[1] => altsyncram_1vb3:auto_generated.address_a[1]
address_a[2] => altsyncram_1vb3:auto_generated.address_a[2]
address_a[3] => altsyncram_1vb3:auto_generated.address_a[3]
address_a[4] => altsyncram_1vb3:auto_generated.address_a[4]
address_a[5] => altsyncram_1vb3:auto_generated.address_a[5]
address_a[6] => altsyncram_1vb3:auto_generated.address_a[6]
address_a[7] => altsyncram_1vb3:auto_generated.address_a[7]
address_b[0] => altsyncram_1vb3:auto_generated.address_b[0]
address_b[1] => altsyncram_1vb3:auto_generated.address_b[1]
address_b[2] => altsyncram_1vb3:auto_generated.address_b[2]
address_b[3] => altsyncram_1vb3:auto_generated.address_b[3]
address_b[4] => altsyncram_1vb3:auto_generated.address_b[4]
address_b[5] => altsyncram_1vb3:auto_generated.address_b[5]
address_b[6] => altsyncram_1vb3:auto_generated.address_b[6]
address_b[7] => altsyncram_1vb3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vb3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1vb3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_1vb3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vb3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vb3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vb3:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:stop_RAM|altsyncram:\if_not_a10:if_init_file:if_clockena:RAM|altsyncram_1vb3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:sbot_RAM
clock0 => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.clock0
clock1 => ~NO_FANOUT~
clocken1 => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.clocken0
wren_a => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.wren_a
data_a[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[0]
data_a[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[1]
data_a[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[2]
data_a[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.data_a[3]
address_a[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[0]
address_a[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[1]
address_a[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[2]
address_a[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[3]
address_a[5] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[4]
address_a[6] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[5]
address_a[7] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[6]
address_a[8] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_a[7]
address_b[1] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[0]
address_b[2] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[1]
address_b[3] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[2]
address_b[4] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[3]
address_b[5] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[4]
address_b[6] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[5]
address_b[7] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[6]
address_b[8] => altsyncram:if_not_a10:if_init_file:if_clockena:RAM.address_b[7]
q_b[1] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[0]
q_b[2] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[1]
q_b[3] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[2]
q_b[4] <= altsyncram:if_not_a10:if_init_file:if_clockena:RAM.q_b[3]


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:sbot_RAM|altsyncram:\if_not_a10:if_init_file:if_clockena:RAM
wren_a => altsyncram_1vb3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1vb3:auto_generated.data_a[0]
data_a[1] => altsyncram_1vb3:auto_generated.data_a[1]
data_a[2] => altsyncram_1vb3:auto_generated.data_a[2]
data_a[3] => altsyncram_1vb3:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_1vb3:auto_generated.address_a[0]
address_a[1] => altsyncram_1vb3:auto_generated.address_a[1]
address_a[2] => altsyncram_1vb3:auto_generated.address_a[2]
address_a[3] => altsyncram_1vb3:auto_generated.address_a[3]
address_a[4] => altsyncram_1vb3:auto_generated.address_a[4]
address_a[5] => altsyncram_1vb3:auto_generated.address_a[5]
address_a[6] => altsyncram_1vb3:auto_generated.address_a[6]
address_a[7] => altsyncram_1vb3:auto_generated.address_a[7]
address_b[0] => altsyncram_1vb3:auto_generated.address_b[0]
address_b[1] => altsyncram_1vb3:auto_generated.address_b[1]
address_b[2] => altsyncram_1vb3:auto_generated.address_b[2]
address_b[3] => altsyncram_1vb3:auto_generated.address_b[3]
address_b[4] => altsyncram_1vb3:auto_generated.address_b[4]
address_b[5] => altsyncram_1vb3:auto_generated.address_b[5]
address_b[6] => altsyncram_1vb3:auto_generated.address_b[6]
address_b[7] => altsyncram_1vb3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1vb3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1vb3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_1vb3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1vb3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1vb3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1vb3:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:sbot_RAM|altsyncram:\if_not_a10:if_init_file:if_clockena:RAM|altsyncram_1vb3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:decbit_RAM
clock0 => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.clock0
clock1 => ~NO_FANOUT~
clocken1 => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.clocken0
wren_a => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.wren_a
data_a[1] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.data_a[0]
address_a[1] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[0]
address_a[2] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[1]
address_a[3] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[2]
address_a[4] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[3]
address_a[5] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[4]
address_a[6] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[5]
address_a[7] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[6]
address_a[8] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_a[7]
address_b[1] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[0]
address_b[2] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[1]
address_b[3] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[2]
address_b[4] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[3]
address_b[5] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[4]
address_b[6] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[5]
address_b[7] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[6]
address_b[8] => altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.address_b[7]
q_b[1] <= altsyncram:if_not_a10:if_not_init_file:if_clockena:RAM.q_b[0]


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:decbit_RAM|altsyncram:\if_not_a10:if_not_init_file:if_clockena:RAM
wren_a => altsyncram_c383:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c383:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c383:auto_generated.address_a[0]
address_a[1] => altsyncram_c383:auto_generated.address_a[1]
address_a[2] => altsyncram_c383:auto_generated.address_a[2]
address_a[3] => altsyncram_c383:auto_generated.address_a[3]
address_a[4] => altsyncram_c383:auto_generated.address_a[4]
address_a[5] => altsyncram_c383:auto_generated.address_a[5]
address_a[6] => altsyncram_c383:auto_generated.address_a[6]
address_a[7] => altsyncram_c383:auto_generated.address_a[7]
address_b[0] => altsyncram_c383:auto_generated.address_b[0]
address_b[1] => altsyncram_c383:auto_generated.address_b[1]
address_b[2] => altsyncram_c383:auto_generated.address_b[2]
address_b[3] => altsyncram_c383:auto_generated.address_b[3]
address_b[4] => altsyncram_c383:auto_generated.address_b[4]
address_b[5] => altsyncram_c383:auto_generated.address_b[5]
address_b[6] => altsyncram_c383:auto_generated.address_b[6]
address_b[7] => altsyncram_c383:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c383:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_c383:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_c383:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_trb_atl:\ifg_cont:tracing_back_cont|auk_vit_ram:decbit_RAM|altsyncram:\if_not_a10:if_not_init_file:if_clockena:RAM|altsyncram_c383:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ~NO_FANOUT~
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clocken0 => ram_block1a0.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_dspip_avalon_str_ctrl:Avalon_streaming_control
clk => source_sop~reg0.CLK
clk => source_eop~reg0.CLK
clk => data_val_pipe.CLK
clk => eop_source_shunt.CLK
clk => sop_source_shunt.CLK
clk => val_source_q.CLK
clk => data_val_shunt.CLK
clk => atl_buffer_state~1.DATAIN
reset => source_sop~reg0.ACLR
reset => source_eop~reg0.ACLR
reset => data_val_pipe.ACLR
reset => eop_source_shunt.ACLR
reset => sop_source_shunt.ACLR
reset => val_source_q.ACLR
reset => data_val_shunt.ACLR
reset => atl_buffer_state~3.DATAIN
data_available => FSM_definition.IN0
data_available => FSM_definition.IN0
data_available => Selector0.IN3
data_available => data_val_shunt.DATAB
data_available => atl_buffer_next_state_var.OUTPUTSELECT
data_available => atl_buffer_next_state_var.OUTPUTSELECT
data_available => atl_buffer_next_state_var.OUTPUTSELECT
data_available => atl_buffer_next_state_var.OUTPUTSELECT
data_available => FSM_definition.IN0
sop_source_int => sop_source_d.DATAB
eop_source_int => eop_source_d.DATAB
enable_source <= enable_source_int.DB_MAX_OUTPUT_PORT_TYPE
source_ready => FSM_definition.IN1
source_ready => FSM_definition.IN1
source_ready => val_source_q.IN1
source_ready => atl_buffer_next_state_var.OUTPUTSELECT
source_ready => atl_buffer_next_state_var.OUTPUTSELECT
source_ready => atl_buffer_next_state_var.OUTPUTSELECT
source_ready => atl_buffer_next_state_var.OUTPUTSELECT
source_ready => FSM_definition.IN1
source_ready => source_sop~reg0.ENA
source_ready => data_val_pipe.ENA
source_ready => source_eop~reg0.ENA
source_val <= source_val.DB_MAX_OUTPUT_PORT_TYPE
source_sop <= source_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= source_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_ber_atl:\ber_used:ber_measurement
clk => altsyncram:store.clock0
clk => err_accum_ber[1].CLK
clk => err_accum_ber[2].CLK
clk => err_accum_ber[3].CLK
clk => err_accum_ber[4].CLK
clk => err_accum_ber[5].CLK
clk => err_accum_ber[6].CLK
clk => err_accum_ber[7].CLK
clk => err_accum_ber[8].CLK
clk => decbit_del_q.CLK
clk => shift_q[1].CLK
clk => shift_q[2].CLK
clk => shift_q[3].CLK
clk => writeadd[1].CLK
clk => writeadd[2].CLK
clk => writeadd[3].CLK
clk => writeadd[4].CLK
clk => writeadd[5].CLK
clk => writeadd[6].CLK
clk => writeadd[7].CLK
clk => writeadd[8].CLK
clk => readadd[1].CLK
clk => readadd[2].CLK
clk => readadd[3].CLK
clk => readadd[4].CLK
clk => readadd[5].CLK
clk => readadd[6].CLK
clk => readadd[7].CLK
clk => readadd[8].CLK
clk => ber_clear_q.CLK
clk => sink_val_del[1].CLK
clk => sink_val_del[2].CLK
clk => source_val_del[1].CLK
clk => source_val_del[2].CLK
clk => sop_source_del[1].CLK
clk => sop_source_del[2].CLK
clk => sop_source_del[3].CLK
reset => err_accum_ber[1].ACLR
reset => err_accum_ber[2].ACLR
reset => err_accum_ber[3].ACLR
reset => err_accum_ber[4].ACLR
reset => err_accum_ber[5].ACLR
reset => err_accum_ber[6].ACLR
reset => err_accum_ber[7].ACLR
reset => err_accum_ber[8].ACLR
reset => decbit_del_q.ACLR
reset => shift_q[1].ACLR
reset => shift_q[2].ACLR
reset => shift_q[3].ACLR
reset => writeadd[1].ACLR
reset => writeadd[2].ACLR
reset => writeadd[3].ACLR
reset => writeadd[4].ACLR
reset => writeadd[5].ACLR
reset => writeadd[6].ACLR
reset => writeadd[7].ACLR
reset => writeadd[8].ACLR
reset => readadd[1].ACLR
reset => readadd[2].ACLR
reset => readadd[3].ACLR
reset => readadd[4].ACLR
reset => readadd[5].ACLR
reset => readadd[6].ACLR
reset => readadd[7].ACLR
reset => readadd[8].ACLR
reset => ber_clear_q.ACLR
reset => sink_val_del[1].ACLR
reset => sink_val_del[2].ACLR
reset => source_val_del[1].ACLR
reset => source_val_del[2].ACLR
reset => sop_source_del[1].ACLR
reset => sop_source_del[2].ACLR
reset => sop_source_del[3].ACLR
ber_clear => ber_clear_q.DATAIN
sink_val => sink_val_del[1].DATAIN
outvalid => source_val_del[1].DATAIN
outvalid => readadd[8].ENA
outvalid => readadd[7].ENA
outvalid => readadd[6].ENA
outvalid => readadd[5].ENA
outvalid => readadd[4].ENA
outvalid => readadd[3].ENA
outvalid => readadd[2].ENA
outvalid => readadd[1].ENA
outvalid => decbit_del_q.ENA
sop_source => sop_source_del[1].DATAIN
eop_source => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_eop => ~NO_FANOUT~
data_ram_in[1] => altsyncram:store.data_a[0]
data_ram_in[2] => altsyncram:store.data_a[1]
data_ram_in[3] => altsyncram:store.data_a[2]
data_ram_in[4] => altsyncram:store.data_a[3]
data_ram_in[5] => altsyncram:store.data_a[4]
data_ram_in[6] => altsyncram:store.data_a[5]
data_ram_in[7] => altsyncram:store.data_a[6]
data_ram_in[8] => altsyncram:store.data_a[7]
sel_code[1] => ~NO_FANOUT~
decbit => decbit_del_q.DATAIN
numerr[1] <= err_accum_ber[1].DB_MAX_OUTPUT_PORT_TYPE
numerr[2] <= err_accum_ber[2].DB_MAX_OUTPUT_PORT_TYPE
numerr[3] <= err_accum_ber[3].DB_MAX_OUTPUT_PORT_TYPE
numerr[4] <= err_accum_ber[4].DB_MAX_OUTPUT_PORT_TYPE
numerr[5] <= err_accum_ber[5].DB_MAX_OUTPUT_PORT_TYPE
numerr[6] <= err_accum_ber[6].DB_MAX_OUTPUT_PORT_TYPE
numerr[7] <= err_accum_ber[7].DB_MAX_OUTPUT_PORT_TYPE
numerr[8] <= err_accum_ber[8].DB_MAX_OUTPUT_PORT_TYPE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_ber_atl:\ber_used:ber_measurement|altsyncram:store
wren_a => altsyncram_6e73:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6e73:auto_generated.data_a[0]
data_a[1] => altsyncram_6e73:auto_generated.data_a[1]
data_a[2] => altsyncram_6e73:auto_generated.data_a[2]
data_a[3] => altsyncram_6e73:auto_generated.data_a[3]
data_a[4] => altsyncram_6e73:auto_generated.data_a[4]
data_a[5] => altsyncram_6e73:auto_generated.data_a[5]
data_a[6] => altsyncram_6e73:auto_generated.data_a[6]
data_a[7] => altsyncram_6e73:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_6e73:auto_generated.address_a[0]
address_a[1] => altsyncram_6e73:auto_generated.address_a[1]
address_a[2] => altsyncram_6e73:auto_generated.address_a[2]
address_a[3] => altsyncram_6e73:auto_generated.address_a[3]
address_a[4] => altsyncram_6e73:auto_generated.address_a[4]
address_a[5] => altsyncram_6e73:auto_generated.address_a[5]
address_a[6] => altsyncram_6e73:auto_generated.address_a[6]
address_a[7] => altsyncram_6e73:auto_generated.address_a[7]
address_b[0] => altsyncram_6e73:auto_generated.address_b[0]
address_b[1] => altsyncram_6e73:auto_generated.address_b[1]
address_b[2] => altsyncram_6e73:auto_generated.address_b[2]
address_b[3] => altsyncram_6e73:auto_generated.address_b[3]
address_b[4] => altsyncram_6e73:auto_generated.address_b[4]
address_b[5] => altsyncram_6e73:auto_generated.address_b[5]
address_b[6] => altsyncram_6e73:auto_generated.address_b[6]
address_b[7] => altsyncram_6e73:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6e73:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_6e73:auto_generated.q_b[0]
q_b[1] <= altsyncram_6e73:auto_generated.q_b[1]
q_b[2] <= altsyncram_6e73:auto_generated.q_b[2]
q_b[3] <= altsyncram_6e73:auto_generated.q_b[3]
q_b[4] <= altsyncram_6e73:auto_generated.q_b[4]
q_b[5] <= altsyncram_6e73:auto_generated.q_b[5]
q_b[6] <= altsyncram_6e73:auto_generated.q_b[6]
q_b[7] <= altsyncram_6e73:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_ber_atl:\ber_used:ber_measurement|altsyncram:store|altsyncram_6e73:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_ber_atl:\ber_used:ber_measurement|auk_vit_add_tre:calc_errors
diffs[1] => Add0.IN4
diffs[2] => Add0.IN3
diffs[3] => Add1.IN4
diffs[4] => Add1.IN3
errs[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
errs[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
errs[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|part1|viterbi:v0|viterbi_viterbi_ii_0:viterbi_ii_0|auk_vit_top:auk_vit_top_inst|auk_vit_par_top_atl:\is_parallel_decoder:parallel_decoder|auk_vit_par_ber_atl:\ber_used:ber_measurement|auk_vit_var_enc:\fg4:1:encoding
state[1] => vecnode.IN0
state[1] => vecnode[1][2].IN0
state[2] => vecnode[1][2].IN1
state[2] => vecnode.IN0
state[3] => vecnode.IN1
state[3] => vecnode.IN1
state[3] => vecnode.IN1
state[3] => vector[1].DATAIN
vector[1] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
vector[2] <= vecnode.DB_MAX_OUTPUT_PORT_TYPE
vector[3] <= vecnode.DB_MAX_OUTPUT_PORT_TYPE
vector[4] <= vecnode.DB_MAX_OUTPUT_PORT_TYPE


|part1|pll:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
outclk_1 <= pll_0002:pll_inst.outclk_1
locked <= pll_0002:pll_inst.locked


|part1|pll:pll_inst|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|part1|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|part1|clock_divider_10kHz:clk10
clk_2MHz => clk_10KHz~reg0.CLK
clk_2MHz => count[0].CLK
clk_2MHz => count[1].CLK
clk_2MHz => count[2].CLK
clk_2MHz => count[3].CLK
clk_2MHz => count[4].CLK
clk_2MHz => count[5].CLK
clk_2MHz => count[6].CLK
clk_2MHz => count[7].CLK
reset => clk_10KHz~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
clk_10KHz <= clk_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real
trans_in[0] => sample_buffer.DATAB
trans_in[1] => sample_buffer.DATAB
trans_out[0] <= trans_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[1] <= trans_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[2] <= trans_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[3] <= trans_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[4] <= trans_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[5] <= trans_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[6] <= trans_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[7] <= trans_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[8] <= trans_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[9] <= trans_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[10] <= trans_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[11] <= trans_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[12] <= trans_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[13] <= trans_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[14] <= trans_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[15] <= trans_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => sample_buffer[32][0].CLK
clk => sample_buffer[32][1].CLK
clk => sample_buffer[32][2].CLK
clk => sample_buffer[32][3].CLK
clk => sample_buffer[32][4].CLK
clk => sample_buffer[32][5].CLK
clk => sample_buffer[32][6].CLK
clk => sample_buffer[32][7].CLK
clk => sample_buffer[32][8].CLK
clk => sample_buffer[32][9].CLK
clk => sample_buffer[32][10].CLK
clk => sample_buffer[32][11].CLK
clk => sample_buffer[32][12].CLK
clk => sample_buffer[32][13].CLK
clk => sample_buffer[32][14].CLK
clk => sample_buffer[32][15].CLK
clk => sample_buffer[31][0].CLK
clk => sample_buffer[31][1].CLK
clk => sample_buffer[31][2].CLK
clk => sample_buffer[31][3].CLK
clk => sample_buffer[31][4].CLK
clk => sample_buffer[31][5].CLK
clk => sample_buffer[31][6].CLK
clk => sample_buffer[31][7].CLK
clk => sample_buffer[31][8].CLK
clk => sample_buffer[31][9].CLK
clk => sample_buffer[31][10].CLK
clk => sample_buffer[31][11].CLK
clk => sample_buffer[31][12].CLK
clk => sample_buffer[31][13].CLK
clk => sample_buffer[31][14].CLK
clk => sample_buffer[31][15].CLK
clk => sample_buffer[30][0].CLK
clk => sample_buffer[30][1].CLK
clk => sample_buffer[30][2].CLK
clk => sample_buffer[30][3].CLK
clk => sample_buffer[30][4].CLK
clk => sample_buffer[30][5].CLK
clk => sample_buffer[30][6].CLK
clk => sample_buffer[30][7].CLK
clk => sample_buffer[30][8].CLK
clk => sample_buffer[30][9].CLK
clk => sample_buffer[30][10].CLK
clk => sample_buffer[30][11].CLK
clk => sample_buffer[30][12].CLK
clk => sample_buffer[30][13].CLK
clk => sample_buffer[30][14].CLK
clk => sample_buffer[30][15].CLK
clk => sample_buffer[29][0].CLK
clk => sample_buffer[29][1].CLK
clk => sample_buffer[29][2].CLK
clk => sample_buffer[29][3].CLK
clk => sample_buffer[29][4].CLK
clk => sample_buffer[29][5].CLK
clk => sample_buffer[29][6].CLK
clk => sample_buffer[29][7].CLK
clk => sample_buffer[29][8].CLK
clk => sample_buffer[29][9].CLK
clk => sample_buffer[29][10].CLK
clk => sample_buffer[29][11].CLK
clk => sample_buffer[29][12].CLK
clk => sample_buffer[29][13].CLK
clk => sample_buffer[29][14].CLK
clk => sample_buffer[29][15].CLK
clk => sample_buffer[28][0].CLK
clk => sample_buffer[28][1].CLK
clk => sample_buffer[28][2].CLK
clk => sample_buffer[28][3].CLK
clk => sample_buffer[28][4].CLK
clk => sample_buffer[28][5].CLK
clk => sample_buffer[28][6].CLK
clk => sample_buffer[28][7].CLK
clk => sample_buffer[28][8].CLK
clk => sample_buffer[28][9].CLK
clk => sample_buffer[28][10].CLK
clk => sample_buffer[28][11].CLK
clk => sample_buffer[28][12].CLK
clk => sample_buffer[28][13].CLK
clk => sample_buffer[28][14].CLK
clk => sample_buffer[28][15].CLK
clk => sample_buffer[27][0].CLK
clk => sample_buffer[27][1].CLK
clk => sample_buffer[27][2].CLK
clk => sample_buffer[27][3].CLK
clk => sample_buffer[27][4].CLK
clk => sample_buffer[27][5].CLK
clk => sample_buffer[27][6].CLK
clk => sample_buffer[27][7].CLK
clk => sample_buffer[27][8].CLK
clk => sample_buffer[27][9].CLK
clk => sample_buffer[27][10].CLK
clk => sample_buffer[27][11].CLK
clk => sample_buffer[27][12].CLK
clk => sample_buffer[27][13].CLK
clk => sample_buffer[27][14].CLK
clk => sample_buffer[27][15].CLK
clk => sample_buffer[26][0].CLK
clk => sample_buffer[26][1].CLK
clk => sample_buffer[26][2].CLK
clk => sample_buffer[26][3].CLK
clk => sample_buffer[26][4].CLK
clk => sample_buffer[26][5].CLK
clk => sample_buffer[26][6].CLK
clk => sample_buffer[26][7].CLK
clk => sample_buffer[26][8].CLK
clk => sample_buffer[26][9].CLK
clk => sample_buffer[26][10].CLK
clk => sample_buffer[26][11].CLK
clk => sample_buffer[26][12].CLK
clk => sample_buffer[26][13].CLK
clk => sample_buffer[26][14].CLK
clk => sample_buffer[26][15].CLK
clk => sample_buffer[25][0].CLK
clk => sample_buffer[25][1].CLK
clk => sample_buffer[25][2].CLK
clk => sample_buffer[25][3].CLK
clk => sample_buffer[25][4].CLK
clk => sample_buffer[25][5].CLK
clk => sample_buffer[25][6].CLK
clk => sample_buffer[25][7].CLK
clk => sample_buffer[25][8].CLK
clk => sample_buffer[25][9].CLK
clk => sample_buffer[25][10].CLK
clk => sample_buffer[25][11].CLK
clk => sample_buffer[25][12].CLK
clk => sample_buffer[25][13].CLK
clk => sample_buffer[25][14].CLK
clk => sample_buffer[25][15].CLK
clk => sample_buffer[24][0].CLK
clk => sample_buffer[24][1].CLK
clk => sample_buffer[24][2].CLK
clk => sample_buffer[24][3].CLK
clk => sample_buffer[24][4].CLK
clk => sample_buffer[24][5].CLK
clk => sample_buffer[24][6].CLK
clk => sample_buffer[24][7].CLK
clk => sample_buffer[24][8].CLK
clk => sample_buffer[24][9].CLK
clk => sample_buffer[24][10].CLK
clk => sample_buffer[24][11].CLK
clk => sample_buffer[24][12].CLK
clk => sample_buffer[24][13].CLK
clk => sample_buffer[24][14].CLK
clk => sample_buffer[24][15].CLK
clk => sample_buffer[23][0].CLK
clk => sample_buffer[23][1].CLK
clk => sample_buffer[23][2].CLK
clk => sample_buffer[23][3].CLK
clk => sample_buffer[23][4].CLK
clk => sample_buffer[23][5].CLK
clk => sample_buffer[23][6].CLK
clk => sample_buffer[23][7].CLK
clk => sample_buffer[23][8].CLK
clk => sample_buffer[23][9].CLK
clk => sample_buffer[23][10].CLK
clk => sample_buffer[23][11].CLK
clk => sample_buffer[23][12].CLK
clk => sample_buffer[23][13].CLK
clk => sample_buffer[23][14].CLK
clk => sample_buffer[23][15].CLK
clk => sample_buffer[22][0].CLK
clk => sample_buffer[22][1].CLK
clk => sample_buffer[22][2].CLK
clk => sample_buffer[22][3].CLK
clk => sample_buffer[22][4].CLK
clk => sample_buffer[22][5].CLK
clk => sample_buffer[22][6].CLK
clk => sample_buffer[22][7].CLK
clk => sample_buffer[22][8].CLK
clk => sample_buffer[22][9].CLK
clk => sample_buffer[22][10].CLK
clk => sample_buffer[22][11].CLK
clk => sample_buffer[22][12].CLK
clk => sample_buffer[22][13].CLK
clk => sample_buffer[22][14].CLK
clk => sample_buffer[22][15].CLK
clk => sample_buffer[21][0].CLK
clk => sample_buffer[21][1].CLK
clk => sample_buffer[21][2].CLK
clk => sample_buffer[21][3].CLK
clk => sample_buffer[21][4].CLK
clk => sample_buffer[21][5].CLK
clk => sample_buffer[21][6].CLK
clk => sample_buffer[21][7].CLK
clk => sample_buffer[21][8].CLK
clk => sample_buffer[21][9].CLK
clk => sample_buffer[21][10].CLK
clk => sample_buffer[21][11].CLK
clk => sample_buffer[21][12].CLK
clk => sample_buffer[21][13].CLK
clk => sample_buffer[21][14].CLK
clk => sample_buffer[21][15].CLK
clk => sample_buffer[20][0].CLK
clk => sample_buffer[20][1].CLK
clk => sample_buffer[20][2].CLK
clk => sample_buffer[20][3].CLK
clk => sample_buffer[20][4].CLK
clk => sample_buffer[20][5].CLK
clk => sample_buffer[20][6].CLK
clk => sample_buffer[20][7].CLK
clk => sample_buffer[20][8].CLK
clk => sample_buffer[20][9].CLK
clk => sample_buffer[20][10].CLK
clk => sample_buffer[20][11].CLK
clk => sample_buffer[20][12].CLK
clk => sample_buffer[20][13].CLK
clk => sample_buffer[20][14].CLK
clk => sample_buffer[20][15].CLK
clk => sample_buffer[19][0].CLK
clk => sample_buffer[19][1].CLK
clk => sample_buffer[19][2].CLK
clk => sample_buffer[19][3].CLK
clk => sample_buffer[19][4].CLK
clk => sample_buffer[19][5].CLK
clk => sample_buffer[19][6].CLK
clk => sample_buffer[19][7].CLK
clk => sample_buffer[19][8].CLK
clk => sample_buffer[19][9].CLK
clk => sample_buffer[19][10].CLK
clk => sample_buffer[19][11].CLK
clk => sample_buffer[19][12].CLK
clk => sample_buffer[19][13].CLK
clk => sample_buffer[19][14].CLK
clk => sample_buffer[19][15].CLK
clk => sample_buffer[18][0].CLK
clk => sample_buffer[18][1].CLK
clk => sample_buffer[18][2].CLK
clk => sample_buffer[18][3].CLK
clk => sample_buffer[18][4].CLK
clk => sample_buffer[18][5].CLK
clk => sample_buffer[18][6].CLK
clk => sample_buffer[18][7].CLK
clk => sample_buffer[18][8].CLK
clk => sample_buffer[18][9].CLK
clk => sample_buffer[18][10].CLK
clk => sample_buffer[18][11].CLK
clk => sample_buffer[18][12].CLK
clk => sample_buffer[18][13].CLK
clk => sample_buffer[18][14].CLK
clk => sample_buffer[18][15].CLK
clk => sample_buffer[17][0].CLK
clk => sample_buffer[17][1].CLK
clk => sample_buffer[17][2].CLK
clk => sample_buffer[17][3].CLK
clk => sample_buffer[17][4].CLK
clk => sample_buffer[17][5].CLK
clk => sample_buffer[17][6].CLK
clk => sample_buffer[17][7].CLK
clk => sample_buffer[17][8].CLK
clk => sample_buffer[17][9].CLK
clk => sample_buffer[17][10].CLK
clk => sample_buffer[17][11].CLK
clk => sample_buffer[17][12].CLK
clk => sample_buffer[17][13].CLK
clk => sample_buffer[17][14].CLK
clk => sample_buffer[17][15].CLK
clk => sample_buffer[16][0].CLK
clk => sample_buffer[16][1].CLK
clk => sample_buffer[16][2].CLK
clk => sample_buffer[16][3].CLK
clk => sample_buffer[16][4].CLK
clk => sample_buffer[16][5].CLK
clk => sample_buffer[16][6].CLK
clk => sample_buffer[16][7].CLK
clk => sample_buffer[16][8].CLK
clk => sample_buffer[16][9].CLK
clk => sample_buffer[16][10].CLK
clk => sample_buffer[16][11].CLK
clk => sample_buffer[16][12].CLK
clk => sample_buffer[16][13].CLK
clk => sample_buffer[16][14].CLK
clk => sample_buffer[16][15].CLK
clk => sample_buffer[15][0].CLK
clk => sample_buffer[15][1].CLK
clk => sample_buffer[15][2].CLK
clk => sample_buffer[15][3].CLK
clk => sample_buffer[15][4].CLK
clk => sample_buffer[15][5].CLK
clk => sample_buffer[15][6].CLK
clk => sample_buffer[15][7].CLK
clk => sample_buffer[15][8].CLK
clk => sample_buffer[15][9].CLK
clk => sample_buffer[15][10].CLK
clk => sample_buffer[15][11].CLK
clk => sample_buffer[15][12].CLK
clk => sample_buffer[15][13].CLK
clk => sample_buffer[15][14].CLK
clk => sample_buffer[15][15].CLK
clk => sample_buffer[14][0].CLK
clk => sample_buffer[14][1].CLK
clk => sample_buffer[14][2].CLK
clk => sample_buffer[14][3].CLK
clk => sample_buffer[14][4].CLK
clk => sample_buffer[14][5].CLK
clk => sample_buffer[14][6].CLK
clk => sample_buffer[14][7].CLK
clk => sample_buffer[14][8].CLK
clk => sample_buffer[14][9].CLK
clk => sample_buffer[14][10].CLK
clk => sample_buffer[14][11].CLK
clk => sample_buffer[14][12].CLK
clk => sample_buffer[14][13].CLK
clk => sample_buffer[14][14].CLK
clk => sample_buffer[14][15].CLK
clk => sample_buffer[13][0].CLK
clk => sample_buffer[13][1].CLK
clk => sample_buffer[13][2].CLK
clk => sample_buffer[13][3].CLK
clk => sample_buffer[13][4].CLK
clk => sample_buffer[13][5].CLK
clk => sample_buffer[13][6].CLK
clk => sample_buffer[13][7].CLK
clk => sample_buffer[13][8].CLK
clk => sample_buffer[13][9].CLK
clk => sample_buffer[13][10].CLK
clk => sample_buffer[13][11].CLK
clk => sample_buffer[13][12].CLK
clk => sample_buffer[13][13].CLK
clk => sample_buffer[13][14].CLK
clk => sample_buffer[13][15].CLK
clk => sample_buffer[12][0].CLK
clk => sample_buffer[12][1].CLK
clk => sample_buffer[12][2].CLK
clk => sample_buffer[12][3].CLK
clk => sample_buffer[12][4].CLK
clk => sample_buffer[12][5].CLK
clk => sample_buffer[12][6].CLK
clk => sample_buffer[12][7].CLK
clk => sample_buffer[12][8].CLK
clk => sample_buffer[12][9].CLK
clk => sample_buffer[12][10].CLK
clk => sample_buffer[12][11].CLK
clk => sample_buffer[12][12].CLK
clk => sample_buffer[12][13].CLK
clk => sample_buffer[12][14].CLK
clk => sample_buffer[12][15].CLK
clk => sample_buffer[11][0].CLK
clk => sample_buffer[11][1].CLK
clk => sample_buffer[11][2].CLK
clk => sample_buffer[11][3].CLK
clk => sample_buffer[11][4].CLK
clk => sample_buffer[11][5].CLK
clk => sample_buffer[11][6].CLK
clk => sample_buffer[11][7].CLK
clk => sample_buffer[11][8].CLK
clk => sample_buffer[11][9].CLK
clk => sample_buffer[11][10].CLK
clk => sample_buffer[11][11].CLK
clk => sample_buffer[11][12].CLK
clk => sample_buffer[11][13].CLK
clk => sample_buffer[11][14].CLK
clk => sample_buffer[11][15].CLK
clk => sample_buffer[10][0].CLK
clk => sample_buffer[10][1].CLK
clk => sample_buffer[10][2].CLK
clk => sample_buffer[10][3].CLK
clk => sample_buffer[10][4].CLK
clk => sample_buffer[10][5].CLK
clk => sample_buffer[10][6].CLK
clk => sample_buffer[10][7].CLK
clk => sample_buffer[10][8].CLK
clk => sample_buffer[10][9].CLK
clk => sample_buffer[10][10].CLK
clk => sample_buffer[10][11].CLK
clk => sample_buffer[10][12].CLK
clk => sample_buffer[10][13].CLK
clk => sample_buffer[10][14].CLK
clk => sample_buffer[10][15].CLK
clk => sample_buffer[9][0].CLK
clk => sample_buffer[9][1].CLK
clk => sample_buffer[9][2].CLK
clk => sample_buffer[9][3].CLK
clk => sample_buffer[9][4].CLK
clk => sample_buffer[9][5].CLK
clk => sample_buffer[9][6].CLK
clk => sample_buffer[9][7].CLK
clk => sample_buffer[9][8].CLK
clk => sample_buffer[9][9].CLK
clk => sample_buffer[9][10].CLK
clk => sample_buffer[9][11].CLK
clk => sample_buffer[9][12].CLK
clk => sample_buffer[9][13].CLK
clk => sample_buffer[9][14].CLK
clk => sample_buffer[9][15].CLK
clk => sample_buffer[8][0].CLK
clk => sample_buffer[8][1].CLK
clk => sample_buffer[8][2].CLK
clk => sample_buffer[8][3].CLK
clk => sample_buffer[8][4].CLK
clk => sample_buffer[8][5].CLK
clk => sample_buffer[8][6].CLK
clk => sample_buffer[8][7].CLK
clk => sample_buffer[8][8].CLK
clk => sample_buffer[8][9].CLK
clk => sample_buffer[8][10].CLK
clk => sample_buffer[8][11].CLK
clk => sample_buffer[8][12].CLK
clk => sample_buffer[8][13].CLK
clk => sample_buffer[8][14].CLK
clk => sample_buffer[8][15].CLK
clk => sample_buffer[7][0].CLK
clk => sample_buffer[7][1].CLK
clk => sample_buffer[7][2].CLK
clk => sample_buffer[7][3].CLK
clk => sample_buffer[7][4].CLK
clk => sample_buffer[7][5].CLK
clk => sample_buffer[7][6].CLK
clk => sample_buffer[7][7].CLK
clk => sample_buffer[7][8].CLK
clk => sample_buffer[7][9].CLK
clk => sample_buffer[7][10].CLK
clk => sample_buffer[7][11].CLK
clk => sample_buffer[7][12].CLK
clk => sample_buffer[7][13].CLK
clk => sample_buffer[7][14].CLK
clk => sample_buffer[7][15].CLK
clk => sample_buffer[6][0].CLK
clk => sample_buffer[6][1].CLK
clk => sample_buffer[6][2].CLK
clk => sample_buffer[6][3].CLK
clk => sample_buffer[6][4].CLK
clk => sample_buffer[6][5].CLK
clk => sample_buffer[6][6].CLK
clk => sample_buffer[6][7].CLK
clk => sample_buffer[6][8].CLK
clk => sample_buffer[6][9].CLK
clk => sample_buffer[6][10].CLK
clk => sample_buffer[6][11].CLK
clk => sample_buffer[6][12].CLK
clk => sample_buffer[6][13].CLK
clk => sample_buffer[6][14].CLK
clk => sample_buffer[6][15].CLK
clk => sample_buffer[5][0].CLK
clk => sample_buffer[5][1].CLK
clk => sample_buffer[5][2].CLK
clk => sample_buffer[5][3].CLK
clk => sample_buffer[5][4].CLK
clk => sample_buffer[5][5].CLK
clk => sample_buffer[5][6].CLK
clk => sample_buffer[5][7].CLK
clk => sample_buffer[5][8].CLK
clk => sample_buffer[5][9].CLK
clk => sample_buffer[5][10].CLK
clk => sample_buffer[5][11].CLK
clk => sample_buffer[5][12].CLK
clk => sample_buffer[5][13].CLK
clk => sample_buffer[5][14].CLK
clk => sample_buffer[5][15].CLK
clk => sample_buffer[4][0].CLK
clk => sample_buffer[4][1].CLK
clk => sample_buffer[4][2].CLK
clk => sample_buffer[4][3].CLK
clk => sample_buffer[4][4].CLK
clk => sample_buffer[4][5].CLK
clk => sample_buffer[4][6].CLK
clk => sample_buffer[4][7].CLK
clk => sample_buffer[4][8].CLK
clk => sample_buffer[4][9].CLK
clk => sample_buffer[4][10].CLK
clk => sample_buffer[4][11].CLK
clk => sample_buffer[4][12].CLK
clk => sample_buffer[4][13].CLK
clk => sample_buffer[4][14].CLK
clk => sample_buffer[4][15].CLK
clk => sample_buffer[3][0].CLK
clk => sample_buffer[3][1].CLK
clk => sample_buffer[3][2].CLK
clk => sample_buffer[3][3].CLK
clk => sample_buffer[3][4].CLK
clk => sample_buffer[3][5].CLK
clk => sample_buffer[3][6].CLK
clk => sample_buffer[3][7].CLK
clk => sample_buffer[3][8].CLK
clk => sample_buffer[3][9].CLK
clk => sample_buffer[3][10].CLK
clk => sample_buffer[3][11].CLK
clk => sample_buffer[3][12].CLK
clk => sample_buffer[3][13].CLK
clk => sample_buffer[3][14].CLK
clk => sample_buffer[3][15].CLK
clk => sample_buffer[2][0].CLK
clk => sample_buffer[2][1].CLK
clk => sample_buffer[2][2].CLK
clk => sample_buffer[2][3].CLK
clk => sample_buffer[2][4].CLK
clk => sample_buffer[2][5].CLK
clk => sample_buffer[2][6].CLK
clk => sample_buffer[2][7].CLK
clk => sample_buffer[2][8].CLK
clk => sample_buffer[2][9].CLK
clk => sample_buffer[2][10].CLK
clk => sample_buffer[2][11].CLK
clk => sample_buffer[2][12].CLK
clk => sample_buffer[2][13].CLK
clk => sample_buffer[2][14].CLK
clk => sample_buffer[2][15].CLK
clk => sample_buffer[1][0].CLK
clk => sample_buffer[1][1].CLK
clk => sample_buffer[1][2].CLK
clk => sample_buffer[1][3].CLK
clk => sample_buffer[1][4].CLK
clk => sample_buffer[1][5].CLK
clk => sample_buffer[1][6].CLK
clk => sample_buffer[1][7].CLK
clk => sample_buffer[1][8].CLK
clk => sample_buffer[1][9].CLK
clk => sample_buffer[1][10].CLK
clk => sample_buffer[1][11].CLK
clk => sample_buffer[1][12].CLK
clk => sample_buffer[1][13].CLK
clk => sample_buffer[1][14].CLK
clk => sample_buffer[1][15].CLK
clk => sample_buffer[0][0].CLK
clk => sample_buffer[0][1].CLK
clk => sample_buffer[0][2].CLK
clk => sample_buffer[0][3].CLK
clk => sample_buffer[0][4].CLK
clk => sample_buffer[0][5].CLK
clk => sample_buffer[0][6].CLK
clk => sample_buffer[0][7].CLK
clk => sample_buffer[0][8].CLK
clk => sample_buffer[0][9].CLK
clk => sample_buffer[0][10].CLK
clk => sample_buffer[0][11].CLK
clk => sample_buffer[0][12].CLK
clk => sample_buffer[0][13].CLK
clk => sample_buffer[0][14].CLK
clk => sample_buffer[0][15].CLK
clk => trans_out[0]~reg0.CLK
clk => trans_out[1]~reg0.CLK
clk => trans_out[2]~reg0.CLK
clk => trans_out[3]~reg0.CLK
clk => trans_out[4]~reg0.CLK
clk => trans_out[5]~reg0.CLK
clk => trans_out[6]~reg0.CLK
clk => trans_out[7]~reg0.CLK
clk => trans_out[8]~reg0.CLK
clk => trans_out[9]~reg0.CLK
clk => trans_out[10]~reg0.CLK
clk => trans_out[11]~reg0.CLK
clk => trans_out[12]~reg0.CLK
clk => trans_out[13]~reg0.CLK
clk => trans_out[14]~reg0.CLK
clk => trans_out[15]~reg0.CLK
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
read_ready => sample_buffer.OUTPUTSELECT
read_ready => sample_buffer.OUTPUTSELECT


|part1|transmitter7:trans_real|multiply:m1
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m2
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m3
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m4
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m5
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m6
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m7
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m8
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m9
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m10
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m11
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m12
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m13
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m14
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m15
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m16
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m17
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m18
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m19
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m20
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m21
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m22
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m23
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m24
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m25
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m26
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m27
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m28
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m29
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m30
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m31
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m32
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_real|multiply:m33
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag
trans_in[0] => sample_buffer.DATAB
trans_in[1] => sample_buffer.DATAB
trans_out[0] <= trans_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[1] <= trans_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[2] <= trans_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[3] <= trans_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[4] <= trans_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[5] <= trans_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[6] <= trans_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[7] <= trans_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[8] <= trans_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[9] <= trans_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[10] <= trans_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[11] <= trans_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[12] <= trans_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[13] <= trans_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[14] <= trans_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trans_out[15] <= trans_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => sample_buffer[32][0].CLK
clk => sample_buffer[32][1].CLK
clk => sample_buffer[32][2].CLK
clk => sample_buffer[32][3].CLK
clk => sample_buffer[32][4].CLK
clk => sample_buffer[32][5].CLK
clk => sample_buffer[32][6].CLK
clk => sample_buffer[32][7].CLK
clk => sample_buffer[32][8].CLK
clk => sample_buffer[32][9].CLK
clk => sample_buffer[32][10].CLK
clk => sample_buffer[32][11].CLK
clk => sample_buffer[32][12].CLK
clk => sample_buffer[32][13].CLK
clk => sample_buffer[32][14].CLK
clk => sample_buffer[32][15].CLK
clk => sample_buffer[31][0].CLK
clk => sample_buffer[31][1].CLK
clk => sample_buffer[31][2].CLK
clk => sample_buffer[31][3].CLK
clk => sample_buffer[31][4].CLK
clk => sample_buffer[31][5].CLK
clk => sample_buffer[31][6].CLK
clk => sample_buffer[31][7].CLK
clk => sample_buffer[31][8].CLK
clk => sample_buffer[31][9].CLK
clk => sample_buffer[31][10].CLK
clk => sample_buffer[31][11].CLK
clk => sample_buffer[31][12].CLK
clk => sample_buffer[31][13].CLK
clk => sample_buffer[31][14].CLK
clk => sample_buffer[31][15].CLK
clk => sample_buffer[30][0].CLK
clk => sample_buffer[30][1].CLK
clk => sample_buffer[30][2].CLK
clk => sample_buffer[30][3].CLK
clk => sample_buffer[30][4].CLK
clk => sample_buffer[30][5].CLK
clk => sample_buffer[30][6].CLK
clk => sample_buffer[30][7].CLK
clk => sample_buffer[30][8].CLK
clk => sample_buffer[30][9].CLK
clk => sample_buffer[30][10].CLK
clk => sample_buffer[30][11].CLK
clk => sample_buffer[30][12].CLK
clk => sample_buffer[30][13].CLK
clk => sample_buffer[30][14].CLK
clk => sample_buffer[30][15].CLK
clk => sample_buffer[29][0].CLK
clk => sample_buffer[29][1].CLK
clk => sample_buffer[29][2].CLK
clk => sample_buffer[29][3].CLK
clk => sample_buffer[29][4].CLK
clk => sample_buffer[29][5].CLK
clk => sample_buffer[29][6].CLK
clk => sample_buffer[29][7].CLK
clk => sample_buffer[29][8].CLK
clk => sample_buffer[29][9].CLK
clk => sample_buffer[29][10].CLK
clk => sample_buffer[29][11].CLK
clk => sample_buffer[29][12].CLK
clk => sample_buffer[29][13].CLK
clk => sample_buffer[29][14].CLK
clk => sample_buffer[29][15].CLK
clk => sample_buffer[28][0].CLK
clk => sample_buffer[28][1].CLK
clk => sample_buffer[28][2].CLK
clk => sample_buffer[28][3].CLK
clk => sample_buffer[28][4].CLK
clk => sample_buffer[28][5].CLK
clk => sample_buffer[28][6].CLK
clk => sample_buffer[28][7].CLK
clk => sample_buffer[28][8].CLK
clk => sample_buffer[28][9].CLK
clk => sample_buffer[28][10].CLK
clk => sample_buffer[28][11].CLK
clk => sample_buffer[28][12].CLK
clk => sample_buffer[28][13].CLK
clk => sample_buffer[28][14].CLK
clk => sample_buffer[28][15].CLK
clk => sample_buffer[27][0].CLK
clk => sample_buffer[27][1].CLK
clk => sample_buffer[27][2].CLK
clk => sample_buffer[27][3].CLK
clk => sample_buffer[27][4].CLK
clk => sample_buffer[27][5].CLK
clk => sample_buffer[27][6].CLK
clk => sample_buffer[27][7].CLK
clk => sample_buffer[27][8].CLK
clk => sample_buffer[27][9].CLK
clk => sample_buffer[27][10].CLK
clk => sample_buffer[27][11].CLK
clk => sample_buffer[27][12].CLK
clk => sample_buffer[27][13].CLK
clk => sample_buffer[27][14].CLK
clk => sample_buffer[27][15].CLK
clk => sample_buffer[26][0].CLK
clk => sample_buffer[26][1].CLK
clk => sample_buffer[26][2].CLK
clk => sample_buffer[26][3].CLK
clk => sample_buffer[26][4].CLK
clk => sample_buffer[26][5].CLK
clk => sample_buffer[26][6].CLK
clk => sample_buffer[26][7].CLK
clk => sample_buffer[26][8].CLK
clk => sample_buffer[26][9].CLK
clk => sample_buffer[26][10].CLK
clk => sample_buffer[26][11].CLK
clk => sample_buffer[26][12].CLK
clk => sample_buffer[26][13].CLK
clk => sample_buffer[26][14].CLK
clk => sample_buffer[26][15].CLK
clk => sample_buffer[25][0].CLK
clk => sample_buffer[25][1].CLK
clk => sample_buffer[25][2].CLK
clk => sample_buffer[25][3].CLK
clk => sample_buffer[25][4].CLK
clk => sample_buffer[25][5].CLK
clk => sample_buffer[25][6].CLK
clk => sample_buffer[25][7].CLK
clk => sample_buffer[25][8].CLK
clk => sample_buffer[25][9].CLK
clk => sample_buffer[25][10].CLK
clk => sample_buffer[25][11].CLK
clk => sample_buffer[25][12].CLK
clk => sample_buffer[25][13].CLK
clk => sample_buffer[25][14].CLK
clk => sample_buffer[25][15].CLK
clk => sample_buffer[24][0].CLK
clk => sample_buffer[24][1].CLK
clk => sample_buffer[24][2].CLK
clk => sample_buffer[24][3].CLK
clk => sample_buffer[24][4].CLK
clk => sample_buffer[24][5].CLK
clk => sample_buffer[24][6].CLK
clk => sample_buffer[24][7].CLK
clk => sample_buffer[24][8].CLK
clk => sample_buffer[24][9].CLK
clk => sample_buffer[24][10].CLK
clk => sample_buffer[24][11].CLK
clk => sample_buffer[24][12].CLK
clk => sample_buffer[24][13].CLK
clk => sample_buffer[24][14].CLK
clk => sample_buffer[24][15].CLK
clk => sample_buffer[23][0].CLK
clk => sample_buffer[23][1].CLK
clk => sample_buffer[23][2].CLK
clk => sample_buffer[23][3].CLK
clk => sample_buffer[23][4].CLK
clk => sample_buffer[23][5].CLK
clk => sample_buffer[23][6].CLK
clk => sample_buffer[23][7].CLK
clk => sample_buffer[23][8].CLK
clk => sample_buffer[23][9].CLK
clk => sample_buffer[23][10].CLK
clk => sample_buffer[23][11].CLK
clk => sample_buffer[23][12].CLK
clk => sample_buffer[23][13].CLK
clk => sample_buffer[23][14].CLK
clk => sample_buffer[23][15].CLK
clk => sample_buffer[22][0].CLK
clk => sample_buffer[22][1].CLK
clk => sample_buffer[22][2].CLK
clk => sample_buffer[22][3].CLK
clk => sample_buffer[22][4].CLK
clk => sample_buffer[22][5].CLK
clk => sample_buffer[22][6].CLK
clk => sample_buffer[22][7].CLK
clk => sample_buffer[22][8].CLK
clk => sample_buffer[22][9].CLK
clk => sample_buffer[22][10].CLK
clk => sample_buffer[22][11].CLK
clk => sample_buffer[22][12].CLK
clk => sample_buffer[22][13].CLK
clk => sample_buffer[22][14].CLK
clk => sample_buffer[22][15].CLK
clk => sample_buffer[21][0].CLK
clk => sample_buffer[21][1].CLK
clk => sample_buffer[21][2].CLK
clk => sample_buffer[21][3].CLK
clk => sample_buffer[21][4].CLK
clk => sample_buffer[21][5].CLK
clk => sample_buffer[21][6].CLK
clk => sample_buffer[21][7].CLK
clk => sample_buffer[21][8].CLK
clk => sample_buffer[21][9].CLK
clk => sample_buffer[21][10].CLK
clk => sample_buffer[21][11].CLK
clk => sample_buffer[21][12].CLK
clk => sample_buffer[21][13].CLK
clk => sample_buffer[21][14].CLK
clk => sample_buffer[21][15].CLK
clk => sample_buffer[20][0].CLK
clk => sample_buffer[20][1].CLK
clk => sample_buffer[20][2].CLK
clk => sample_buffer[20][3].CLK
clk => sample_buffer[20][4].CLK
clk => sample_buffer[20][5].CLK
clk => sample_buffer[20][6].CLK
clk => sample_buffer[20][7].CLK
clk => sample_buffer[20][8].CLK
clk => sample_buffer[20][9].CLK
clk => sample_buffer[20][10].CLK
clk => sample_buffer[20][11].CLK
clk => sample_buffer[20][12].CLK
clk => sample_buffer[20][13].CLK
clk => sample_buffer[20][14].CLK
clk => sample_buffer[20][15].CLK
clk => sample_buffer[19][0].CLK
clk => sample_buffer[19][1].CLK
clk => sample_buffer[19][2].CLK
clk => sample_buffer[19][3].CLK
clk => sample_buffer[19][4].CLK
clk => sample_buffer[19][5].CLK
clk => sample_buffer[19][6].CLK
clk => sample_buffer[19][7].CLK
clk => sample_buffer[19][8].CLK
clk => sample_buffer[19][9].CLK
clk => sample_buffer[19][10].CLK
clk => sample_buffer[19][11].CLK
clk => sample_buffer[19][12].CLK
clk => sample_buffer[19][13].CLK
clk => sample_buffer[19][14].CLK
clk => sample_buffer[19][15].CLK
clk => sample_buffer[18][0].CLK
clk => sample_buffer[18][1].CLK
clk => sample_buffer[18][2].CLK
clk => sample_buffer[18][3].CLK
clk => sample_buffer[18][4].CLK
clk => sample_buffer[18][5].CLK
clk => sample_buffer[18][6].CLK
clk => sample_buffer[18][7].CLK
clk => sample_buffer[18][8].CLK
clk => sample_buffer[18][9].CLK
clk => sample_buffer[18][10].CLK
clk => sample_buffer[18][11].CLK
clk => sample_buffer[18][12].CLK
clk => sample_buffer[18][13].CLK
clk => sample_buffer[18][14].CLK
clk => sample_buffer[18][15].CLK
clk => sample_buffer[17][0].CLK
clk => sample_buffer[17][1].CLK
clk => sample_buffer[17][2].CLK
clk => sample_buffer[17][3].CLK
clk => sample_buffer[17][4].CLK
clk => sample_buffer[17][5].CLK
clk => sample_buffer[17][6].CLK
clk => sample_buffer[17][7].CLK
clk => sample_buffer[17][8].CLK
clk => sample_buffer[17][9].CLK
clk => sample_buffer[17][10].CLK
clk => sample_buffer[17][11].CLK
clk => sample_buffer[17][12].CLK
clk => sample_buffer[17][13].CLK
clk => sample_buffer[17][14].CLK
clk => sample_buffer[17][15].CLK
clk => sample_buffer[16][0].CLK
clk => sample_buffer[16][1].CLK
clk => sample_buffer[16][2].CLK
clk => sample_buffer[16][3].CLK
clk => sample_buffer[16][4].CLK
clk => sample_buffer[16][5].CLK
clk => sample_buffer[16][6].CLK
clk => sample_buffer[16][7].CLK
clk => sample_buffer[16][8].CLK
clk => sample_buffer[16][9].CLK
clk => sample_buffer[16][10].CLK
clk => sample_buffer[16][11].CLK
clk => sample_buffer[16][12].CLK
clk => sample_buffer[16][13].CLK
clk => sample_buffer[16][14].CLK
clk => sample_buffer[16][15].CLK
clk => sample_buffer[15][0].CLK
clk => sample_buffer[15][1].CLK
clk => sample_buffer[15][2].CLK
clk => sample_buffer[15][3].CLK
clk => sample_buffer[15][4].CLK
clk => sample_buffer[15][5].CLK
clk => sample_buffer[15][6].CLK
clk => sample_buffer[15][7].CLK
clk => sample_buffer[15][8].CLK
clk => sample_buffer[15][9].CLK
clk => sample_buffer[15][10].CLK
clk => sample_buffer[15][11].CLK
clk => sample_buffer[15][12].CLK
clk => sample_buffer[15][13].CLK
clk => sample_buffer[15][14].CLK
clk => sample_buffer[15][15].CLK
clk => sample_buffer[14][0].CLK
clk => sample_buffer[14][1].CLK
clk => sample_buffer[14][2].CLK
clk => sample_buffer[14][3].CLK
clk => sample_buffer[14][4].CLK
clk => sample_buffer[14][5].CLK
clk => sample_buffer[14][6].CLK
clk => sample_buffer[14][7].CLK
clk => sample_buffer[14][8].CLK
clk => sample_buffer[14][9].CLK
clk => sample_buffer[14][10].CLK
clk => sample_buffer[14][11].CLK
clk => sample_buffer[14][12].CLK
clk => sample_buffer[14][13].CLK
clk => sample_buffer[14][14].CLK
clk => sample_buffer[14][15].CLK
clk => sample_buffer[13][0].CLK
clk => sample_buffer[13][1].CLK
clk => sample_buffer[13][2].CLK
clk => sample_buffer[13][3].CLK
clk => sample_buffer[13][4].CLK
clk => sample_buffer[13][5].CLK
clk => sample_buffer[13][6].CLK
clk => sample_buffer[13][7].CLK
clk => sample_buffer[13][8].CLK
clk => sample_buffer[13][9].CLK
clk => sample_buffer[13][10].CLK
clk => sample_buffer[13][11].CLK
clk => sample_buffer[13][12].CLK
clk => sample_buffer[13][13].CLK
clk => sample_buffer[13][14].CLK
clk => sample_buffer[13][15].CLK
clk => sample_buffer[12][0].CLK
clk => sample_buffer[12][1].CLK
clk => sample_buffer[12][2].CLK
clk => sample_buffer[12][3].CLK
clk => sample_buffer[12][4].CLK
clk => sample_buffer[12][5].CLK
clk => sample_buffer[12][6].CLK
clk => sample_buffer[12][7].CLK
clk => sample_buffer[12][8].CLK
clk => sample_buffer[12][9].CLK
clk => sample_buffer[12][10].CLK
clk => sample_buffer[12][11].CLK
clk => sample_buffer[12][12].CLK
clk => sample_buffer[12][13].CLK
clk => sample_buffer[12][14].CLK
clk => sample_buffer[12][15].CLK
clk => sample_buffer[11][0].CLK
clk => sample_buffer[11][1].CLK
clk => sample_buffer[11][2].CLK
clk => sample_buffer[11][3].CLK
clk => sample_buffer[11][4].CLK
clk => sample_buffer[11][5].CLK
clk => sample_buffer[11][6].CLK
clk => sample_buffer[11][7].CLK
clk => sample_buffer[11][8].CLK
clk => sample_buffer[11][9].CLK
clk => sample_buffer[11][10].CLK
clk => sample_buffer[11][11].CLK
clk => sample_buffer[11][12].CLK
clk => sample_buffer[11][13].CLK
clk => sample_buffer[11][14].CLK
clk => sample_buffer[11][15].CLK
clk => sample_buffer[10][0].CLK
clk => sample_buffer[10][1].CLK
clk => sample_buffer[10][2].CLK
clk => sample_buffer[10][3].CLK
clk => sample_buffer[10][4].CLK
clk => sample_buffer[10][5].CLK
clk => sample_buffer[10][6].CLK
clk => sample_buffer[10][7].CLK
clk => sample_buffer[10][8].CLK
clk => sample_buffer[10][9].CLK
clk => sample_buffer[10][10].CLK
clk => sample_buffer[10][11].CLK
clk => sample_buffer[10][12].CLK
clk => sample_buffer[10][13].CLK
clk => sample_buffer[10][14].CLK
clk => sample_buffer[10][15].CLK
clk => sample_buffer[9][0].CLK
clk => sample_buffer[9][1].CLK
clk => sample_buffer[9][2].CLK
clk => sample_buffer[9][3].CLK
clk => sample_buffer[9][4].CLK
clk => sample_buffer[9][5].CLK
clk => sample_buffer[9][6].CLK
clk => sample_buffer[9][7].CLK
clk => sample_buffer[9][8].CLK
clk => sample_buffer[9][9].CLK
clk => sample_buffer[9][10].CLK
clk => sample_buffer[9][11].CLK
clk => sample_buffer[9][12].CLK
clk => sample_buffer[9][13].CLK
clk => sample_buffer[9][14].CLK
clk => sample_buffer[9][15].CLK
clk => sample_buffer[8][0].CLK
clk => sample_buffer[8][1].CLK
clk => sample_buffer[8][2].CLK
clk => sample_buffer[8][3].CLK
clk => sample_buffer[8][4].CLK
clk => sample_buffer[8][5].CLK
clk => sample_buffer[8][6].CLK
clk => sample_buffer[8][7].CLK
clk => sample_buffer[8][8].CLK
clk => sample_buffer[8][9].CLK
clk => sample_buffer[8][10].CLK
clk => sample_buffer[8][11].CLK
clk => sample_buffer[8][12].CLK
clk => sample_buffer[8][13].CLK
clk => sample_buffer[8][14].CLK
clk => sample_buffer[8][15].CLK
clk => sample_buffer[7][0].CLK
clk => sample_buffer[7][1].CLK
clk => sample_buffer[7][2].CLK
clk => sample_buffer[7][3].CLK
clk => sample_buffer[7][4].CLK
clk => sample_buffer[7][5].CLK
clk => sample_buffer[7][6].CLK
clk => sample_buffer[7][7].CLK
clk => sample_buffer[7][8].CLK
clk => sample_buffer[7][9].CLK
clk => sample_buffer[7][10].CLK
clk => sample_buffer[7][11].CLK
clk => sample_buffer[7][12].CLK
clk => sample_buffer[7][13].CLK
clk => sample_buffer[7][14].CLK
clk => sample_buffer[7][15].CLK
clk => sample_buffer[6][0].CLK
clk => sample_buffer[6][1].CLK
clk => sample_buffer[6][2].CLK
clk => sample_buffer[6][3].CLK
clk => sample_buffer[6][4].CLK
clk => sample_buffer[6][5].CLK
clk => sample_buffer[6][6].CLK
clk => sample_buffer[6][7].CLK
clk => sample_buffer[6][8].CLK
clk => sample_buffer[6][9].CLK
clk => sample_buffer[6][10].CLK
clk => sample_buffer[6][11].CLK
clk => sample_buffer[6][12].CLK
clk => sample_buffer[6][13].CLK
clk => sample_buffer[6][14].CLK
clk => sample_buffer[6][15].CLK
clk => sample_buffer[5][0].CLK
clk => sample_buffer[5][1].CLK
clk => sample_buffer[5][2].CLK
clk => sample_buffer[5][3].CLK
clk => sample_buffer[5][4].CLK
clk => sample_buffer[5][5].CLK
clk => sample_buffer[5][6].CLK
clk => sample_buffer[5][7].CLK
clk => sample_buffer[5][8].CLK
clk => sample_buffer[5][9].CLK
clk => sample_buffer[5][10].CLK
clk => sample_buffer[5][11].CLK
clk => sample_buffer[5][12].CLK
clk => sample_buffer[5][13].CLK
clk => sample_buffer[5][14].CLK
clk => sample_buffer[5][15].CLK
clk => sample_buffer[4][0].CLK
clk => sample_buffer[4][1].CLK
clk => sample_buffer[4][2].CLK
clk => sample_buffer[4][3].CLK
clk => sample_buffer[4][4].CLK
clk => sample_buffer[4][5].CLK
clk => sample_buffer[4][6].CLK
clk => sample_buffer[4][7].CLK
clk => sample_buffer[4][8].CLK
clk => sample_buffer[4][9].CLK
clk => sample_buffer[4][10].CLK
clk => sample_buffer[4][11].CLK
clk => sample_buffer[4][12].CLK
clk => sample_buffer[4][13].CLK
clk => sample_buffer[4][14].CLK
clk => sample_buffer[4][15].CLK
clk => sample_buffer[3][0].CLK
clk => sample_buffer[3][1].CLK
clk => sample_buffer[3][2].CLK
clk => sample_buffer[3][3].CLK
clk => sample_buffer[3][4].CLK
clk => sample_buffer[3][5].CLK
clk => sample_buffer[3][6].CLK
clk => sample_buffer[3][7].CLK
clk => sample_buffer[3][8].CLK
clk => sample_buffer[3][9].CLK
clk => sample_buffer[3][10].CLK
clk => sample_buffer[3][11].CLK
clk => sample_buffer[3][12].CLK
clk => sample_buffer[3][13].CLK
clk => sample_buffer[3][14].CLK
clk => sample_buffer[3][15].CLK
clk => sample_buffer[2][0].CLK
clk => sample_buffer[2][1].CLK
clk => sample_buffer[2][2].CLK
clk => sample_buffer[2][3].CLK
clk => sample_buffer[2][4].CLK
clk => sample_buffer[2][5].CLK
clk => sample_buffer[2][6].CLK
clk => sample_buffer[2][7].CLK
clk => sample_buffer[2][8].CLK
clk => sample_buffer[2][9].CLK
clk => sample_buffer[2][10].CLK
clk => sample_buffer[2][11].CLK
clk => sample_buffer[2][12].CLK
clk => sample_buffer[2][13].CLK
clk => sample_buffer[2][14].CLK
clk => sample_buffer[2][15].CLK
clk => sample_buffer[1][0].CLK
clk => sample_buffer[1][1].CLK
clk => sample_buffer[1][2].CLK
clk => sample_buffer[1][3].CLK
clk => sample_buffer[1][4].CLK
clk => sample_buffer[1][5].CLK
clk => sample_buffer[1][6].CLK
clk => sample_buffer[1][7].CLK
clk => sample_buffer[1][8].CLK
clk => sample_buffer[1][9].CLK
clk => sample_buffer[1][10].CLK
clk => sample_buffer[1][11].CLK
clk => sample_buffer[1][12].CLK
clk => sample_buffer[1][13].CLK
clk => sample_buffer[1][14].CLK
clk => sample_buffer[1][15].CLK
clk => sample_buffer[0][0].CLK
clk => sample_buffer[0][1].CLK
clk => sample_buffer[0][2].CLK
clk => sample_buffer[0][3].CLK
clk => sample_buffer[0][4].CLK
clk => sample_buffer[0][5].CLK
clk => sample_buffer[0][6].CLK
clk => sample_buffer[0][7].CLK
clk => sample_buffer[0][8].CLK
clk => sample_buffer[0][9].CLK
clk => sample_buffer[0][10].CLK
clk => sample_buffer[0][11].CLK
clk => sample_buffer[0][12].CLK
clk => sample_buffer[0][13].CLK
clk => sample_buffer[0][14].CLK
clk => sample_buffer[0][15].CLK
clk => trans_out[0]~reg0.CLK
clk => trans_out[1]~reg0.CLK
clk => trans_out[2]~reg0.CLK
clk => trans_out[3]~reg0.CLK
clk => trans_out[4]~reg0.CLK
clk => trans_out[5]~reg0.CLK
clk => trans_out[6]~reg0.CLK
clk => trans_out[7]~reg0.CLK
clk => trans_out[8]~reg0.CLK
clk => trans_out[9]~reg0.CLK
clk => trans_out[10]~reg0.CLK
clk => trans_out[11]~reg0.CLK
clk => trans_out[12]~reg0.CLK
clk => trans_out[13]~reg0.CLK
clk => trans_out[14]~reg0.CLK
clk => trans_out[15]~reg0.CLK
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => trans_out.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
read_ready => sample_buffer.OUTPUTSELECT
read_ready => sample_buffer.OUTPUTSELECT


|part1|transmitter7:trans_imag|multiply:m1
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m2
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m3
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m4
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m5
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m6
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m7
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m8
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m9
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m10
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m11
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m12
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m13
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m14
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m15
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m16
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m17
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m18
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m19
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m20
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m21
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m22
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m23
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m24
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m25
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m26
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m27
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m28
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m29
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m30
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m31
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m32
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|transmitter7:trans_imag|multiply:m33
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real
receive_in[0] => sample_buffer.DATAA
receive_in[1] => sample_buffer.DATAA
receive_in[2] => sample_buffer.DATAA
receive_in[3] => sample_buffer.DATAA
receive_in[4] => sample_buffer.DATAA
receive_in[5] => sample_buffer.DATAA
receive_in[6] => sample_buffer.DATAA
receive_in[7] => sample_buffer.DATAA
receive_in[8] => sample_buffer.DATAA
receive_in[9] => sample_buffer.DATAA
receive_in[10] => sample_buffer.DATAA
receive_in[11] => sample_buffer.DATAA
receive_in[12] => sample_buffer.DATAA
receive_in[13] => sample_buffer.DATAA
receive_in[14] => sample_buffer.DATAA
receive_in[15] => sample_buffer.DATAA
receive_out[0] <= receive_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[1] <= receive_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[2] <= receive_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[3] <= receive_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[4] <= receive_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[5] <= receive_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[6] <= receive_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[7] <= receive_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[8] <= receive_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[9] <= receive_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[10] <= receive_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[11] <= receive_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[12] <= receive_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[13] <= receive_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[14] <= receive_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[15] <= receive_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => sample_buffer[32][0].CLK
clk => sample_buffer[32][1].CLK
clk => sample_buffer[32][2].CLK
clk => sample_buffer[32][3].CLK
clk => sample_buffer[32][4].CLK
clk => sample_buffer[32][5].CLK
clk => sample_buffer[32][6].CLK
clk => sample_buffer[32][7].CLK
clk => sample_buffer[32][8].CLK
clk => sample_buffer[32][9].CLK
clk => sample_buffer[32][10].CLK
clk => sample_buffer[32][11].CLK
clk => sample_buffer[32][12].CLK
clk => sample_buffer[32][13].CLK
clk => sample_buffer[32][14].CLK
clk => sample_buffer[32][15].CLK
clk => sample_buffer[31][0].CLK
clk => sample_buffer[31][1].CLK
clk => sample_buffer[31][2].CLK
clk => sample_buffer[31][3].CLK
clk => sample_buffer[31][4].CLK
clk => sample_buffer[31][5].CLK
clk => sample_buffer[31][6].CLK
clk => sample_buffer[31][7].CLK
clk => sample_buffer[31][8].CLK
clk => sample_buffer[31][9].CLK
clk => sample_buffer[31][10].CLK
clk => sample_buffer[31][11].CLK
clk => sample_buffer[31][12].CLK
clk => sample_buffer[31][13].CLK
clk => sample_buffer[31][14].CLK
clk => sample_buffer[31][15].CLK
clk => sample_buffer[30][0].CLK
clk => sample_buffer[30][1].CLK
clk => sample_buffer[30][2].CLK
clk => sample_buffer[30][3].CLK
clk => sample_buffer[30][4].CLK
clk => sample_buffer[30][5].CLK
clk => sample_buffer[30][6].CLK
clk => sample_buffer[30][7].CLK
clk => sample_buffer[30][8].CLK
clk => sample_buffer[30][9].CLK
clk => sample_buffer[30][10].CLK
clk => sample_buffer[30][11].CLK
clk => sample_buffer[30][12].CLK
clk => sample_buffer[30][13].CLK
clk => sample_buffer[30][14].CLK
clk => sample_buffer[30][15].CLK
clk => sample_buffer[29][0].CLK
clk => sample_buffer[29][1].CLK
clk => sample_buffer[29][2].CLK
clk => sample_buffer[29][3].CLK
clk => sample_buffer[29][4].CLK
clk => sample_buffer[29][5].CLK
clk => sample_buffer[29][6].CLK
clk => sample_buffer[29][7].CLK
clk => sample_buffer[29][8].CLK
clk => sample_buffer[29][9].CLK
clk => sample_buffer[29][10].CLK
clk => sample_buffer[29][11].CLK
clk => sample_buffer[29][12].CLK
clk => sample_buffer[29][13].CLK
clk => sample_buffer[29][14].CLK
clk => sample_buffer[29][15].CLK
clk => sample_buffer[28][0].CLK
clk => sample_buffer[28][1].CLK
clk => sample_buffer[28][2].CLK
clk => sample_buffer[28][3].CLK
clk => sample_buffer[28][4].CLK
clk => sample_buffer[28][5].CLK
clk => sample_buffer[28][6].CLK
clk => sample_buffer[28][7].CLK
clk => sample_buffer[28][8].CLK
clk => sample_buffer[28][9].CLK
clk => sample_buffer[28][10].CLK
clk => sample_buffer[28][11].CLK
clk => sample_buffer[28][12].CLK
clk => sample_buffer[28][13].CLK
clk => sample_buffer[28][14].CLK
clk => sample_buffer[28][15].CLK
clk => sample_buffer[27][0].CLK
clk => sample_buffer[27][1].CLK
clk => sample_buffer[27][2].CLK
clk => sample_buffer[27][3].CLK
clk => sample_buffer[27][4].CLK
clk => sample_buffer[27][5].CLK
clk => sample_buffer[27][6].CLK
clk => sample_buffer[27][7].CLK
clk => sample_buffer[27][8].CLK
clk => sample_buffer[27][9].CLK
clk => sample_buffer[27][10].CLK
clk => sample_buffer[27][11].CLK
clk => sample_buffer[27][12].CLK
clk => sample_buffer[27][13].CLK
clk => sample_buffer[27][14].CLK
clk => sample_buffer[27][15].CLK
clk => sample_buffer[26][0].CLK
clk => sample_buffer[26][1].CLK
clk => sample_buffer[26][2].CLK
clk => sample_buffer[26][3].CLK
clk => sample_buffer[26][4].CLK
clk => sample_buffer[26][5].CLK
clk => sample_buffer[26][6].CLK
clk => sample_buffer[26][7].CLK
clk => sample_buffer[26][8].CLK
clk => sample_buffer[26][9].CLK
clk => sample_buffer[26][10].CLK
clk => sample_buffer[26][11].CLK
clk => sample_buffer[26][12].CLK
clk => sample_buffer[26][13].CLK
clk => sample_buffer[26][14].CLK
clk => sample_buffer[26][15].CLK
clk => sample_buffer[25][0].CLK
clk => sample_buffer[25][1].CLK
clk => sample_buffer[25][2].CLK
clk => sample_buffer[25][3].CLK
clk => sample_buffer[25][4].CLK
clk => sample_buffer[25][5].CLK
clk => sample_buffer[25][6].CLK
clk => sample_buffer[25][7].CLK
clk => sample_buffer[25][8].CLK
clk => sample_buffer[25][9].CLK
clk => sample_buffer[25][10].CLK
clk => sample_buffer[25][11].CLK
clk => sample_buffer[25][12].CLK
clk => sample_buffer[25][13].CLK
clk => sample_buffer[25][14].CLK
clk => sample_buffer[25][15].CLK
clk => sample_buffer[24][0].CLK
clk => sample_buffer[24][1].CLK
clk => sample_buffer[24][2].CLK
clk => sample_buffer[24][3].CLK
clk => sample_buffer[24][4].CLK
clk => sample_buffer[24][5].CLK
clk => sample_buffer[24][6].CLK
clk => sample_buffer[24][7].CLK
clk => sample_buffer[24][8].CLK
clk => sample_buffer[24][9].CLK
clk => sample_buffer[24][10].CLK
clk => sample_buffer[24][11].CLK
clk => sample_buffer[24][12].CLK
clk => sample_buffer[24][13].CLK
clk => sample_buffer[24][14].CLK
clk => sample_buffer[24][15].CLK
clk => sample_buffer[23][0].CLK
clk => sample_buffer[23][1].CLK
clk => sample_buffer[23][2].CLK
clk => sample_buffer[23][3].CLK
clk => sample_buffer[23][4].CLK
clk => sample_buffer[23][5].CLK
clk => sample_buffer[23][6].CLK
clk => sample_buffer[23][7].CLK
clk => sample_buffer[23][8].CLK
clk => sample_buffer[23][9].CLK
clk => sample_buffer[23][10].CLK
clk => sample_buffer[23][11].CLK
clk => sample_buffer[23][12].CLK
clk => sample_buffer[23][13].CLK
clk => sample_buffer[23][14].CLK
clk => sample_buffer[23][15].CLK
clk => sample_buffer[22][0].CLK
clk => sample_buffer[22][1].CLK
clk => sample_buffer[22][2].CLK
clk => sample_buffer[22][3].CLK
clk => sample_buffer[22][4].CLK
clk => sample_buffer[22][5].CLK
clk => sample_buffer[22][6].CLK
clk => sample_buffer[22][7].CLK
clk => sample_buffer[22][8].CLK
clk => sample_buffer[22][9].CLK
clk => sample_buffer[22][10].CLK
clk => sample_buffer[22][11].CLK
clk => sample_buffer[22][12].CLK
clk => sample_buffer[22][13].CLK
clk => sample_buffer[22][14].CLK
clk => sample_buffer[22][15].CLK
clk => sample_buffer[21][0].CLK
clk => sample_buffer[21][1].CLK
clk => sample_buffer[21][2].CLK
clk => sample_buffer[21][3].CLK
clk => sample_buffer[21][4].CLK
clk => sample_buffer[21][5].CLK
clk => sample_buffer[21][6].CLK
clk => sample_buffer[21][7].CLK
clk => sample_buffer[21][8].CLK
clk => sample_buffer[21][9].CLK
clk => sample_buffer[21][10].CLK
clk => sample_buffer[21][11].CLK
clk => sample_buffer[21][12].CLK
clk => sample_buffer[21][13].CLK
clk => sample_buffer[21][14].CLK
clk => sample_buffer[21][15].CLK
clk => sample_buffer[20][0].CLK
clk => sample_buffer[20][1].CLK
clk => sample_buffer[20][2].CLK
clk => sample_buffer[20][3].CLK
clk => sample_buffer[20][4].CLK
clk => sample_buffer[20][5].CLK
clk => sample_buffer[20][6].CLK
clk => sample_buffer[20][7].CLK
clk => sample_buffer[20][8].CLK
clk => sample_buffer[20][9].CLK
clk => sample_buffer[20][10].CLK
clk => sample_buffer[20][11].CLK
clk => sample_buffer[20][12].CLK
clk => sample_buffer[20][13].CLK
clk => sample_buffer[20][14].CLK
clk => sample_buffer[20][15].CLK
clk => sample_buffer[19][0].CLK
clk => sample_buffer[19][1].CLK
clk => sample_buffer[19][2].CLK
clk => sample_buffer[19][3].CLK
clk => sample_buffer[19][4].CLK
clk => sample_buffer[19][5].CLK
clk => sample_buffer[19][6].CLK
clk => sample_buffer[19][7].CLK
clk => sample_buffer[19][8].CLK
clk => sample_buffer[19][9].CLK
clk => sample_buffer[19][10].CLK
clk => sample_buffer[19][11].CLK
clk => sample_buffer[19][12].CLK
clk => sample_buffer[19][13].CLK
clk => sample_buffer[19][14].CLK
clk => sample_buffer[19][15].CLK
clk => sample_buffer[18][0].CLK
clk => sample_buffer[18][1].CLK
clk => sample_buffer[18][2].CLK
clk => sample_buffer[18][3].CLK
clk => sample_buffer[18][4].CLK
clk => sample_buffer[18][5].CLK
clk => sample_buffer[18][6].CLK
clk => sample_buffer[18][7].CLK
clk => sample_buffer[18][8].CLK
clk => sample_buffer[18][9].CLK
clk => sample_buffer[18][10].CLK
clk => sample_buffer[18][11].CLK
clk => sample_buffer[18][12].CLK
clk => sample_buffer[18][13].CLK
clk => sample_buffer[18][14].CLK
clk => sample_buffer[18][15].CLK
clk => sample_buffer[17][0].CLK
clk => sample_buffer[17][1].CLK
clk => sample_buffer[17][2].CLK
clk => sample_buffer[17][3].CLK
clk => sample_buffer[17][4].CLK
clk => sample_buffer[17][5].CLK
clk => sample_buffer[17][6].CLK
clk => sample_buffer[17][7].CLK
clk => sample_buffer[17][8].CLK
clk => sample_buffer[17][9].CLK
clk => sample_buffer[17][10].CLK
clk => sample_buffer[17][11].CLK
clk => sample_buffer[17][12].CLK
clk => sample_buffer[17][13].CLK
clk => sample_buffer[17][14].CLK
clk => sample_buffer[17][15].CLK
clk => sample_buffer[16][0].CLK
clk => sample_buffer[16][1].CLK
clk => sample_buffer[16][2].CLK
clk => sample_buffer[16][3].CLK
clk => sample_buffer[16][4].CLK
clk => sample_buffer[16][5].CLK
clk => sample_buffer[16][6].CLK
clk => sample_buffer[16][7].CLK
clk => sample_buffer[16][8].CLK
clk => sample_buffer[16][9].CLK
clk => sample_buffer[16][10].CLK
clk => sample_buffer[16][11].CLK
clk => sample_buffer[16][12].CLK
clk => sample_buffer[16][13].CLK
clk => sample_buffer[16][14].CLK
clk => sample_buffer[16][15].CLK
clk => sample_buffer[15][0].CLK
clk => sample_buffer[15][1].CLK
clk => sample_buffer[15][2].CLK
clk => sample_buffer[15][3].CLK
clk => sample_buffer[15][4].CLK
clk => sample_buffer[15][5].CLK
clk => sample_buffer[15][6].CLK
clk => sample_buffer[15][7].CLK
clk => sample_buffer[15][8].CLK
clk => sample_buffer[15][9].CLK
clk => sample_buffer[15][10].CLK
clk => sample_buffer[15][11].CLK
clk => sample_buffer[15][12].CLK
clk => sample_buffer[15][13].CLK
clk => sample_buffer[15][14].CLK
clk => sample_buffer[15][15].CLK
clk => sample_buffer[14][0].CLK
clk => sample_buffer[14][1].CLK
clk => sample_buffer[14][2].CLK
clk => sample_buffer[14][3].CLK
clk => sample_buffer[14][4].CLK
clk => sample_buffer[14][5].CLK
clk => sample_buffer[14][6].CLK
clk => sample_buffer[14][7].CLK
clk => sample_buffer[14][8].CLK
clk => sample_buffer[14][9].CLK
clk => sample_buffer[14][10].CLK
clk => sample_buffer[14][11].CLK
clk => sample_buffer[14][12].CLK
clk => sample_buffer[14][13].CLK
clk => sample_buffer[14][14].CLK
clk => sample_buffer[14][15].CLK
clk => sample_buffer[13][0].CLK
clk => sample_buffer[13][1].CLK
clk => sample_buffer[13][2].CLK
clk => sample_buffer[13][3].CLK
clk => sample_buffer[13][4].CLK
clk => sample_buffer[13][5].CLK
clk => sample_buffer[13][6].CLK
clk => sample_buffer[13][7].CLK
clk => sample_buffer[13][8].CLK
clk => sample_buffer[13][9].CLK
clk => sample_buffer[13][10].CLK
clk => sample_buffer[13][11].CLK
clk => sample_buffer[13][12].CLK
clk => sample_buffer[13][13].CLK
clk => sample_buffer[13][14].CLK
clk => sample_buffer[13][15].CLK
clk => sample_buffer[12][0].CLK
clk => sample_buffer[12][1].CLK
clk => sample_buffer[12][2].CLK
clk => sample_buffer[12][3].CLK
clk => sample_buffer[12][4].CLK
clk => sample_buffer[12][5].CLK
clk => sample_buffer[12][6].CLK
clk => sample_buffer[12][7].CLK
clk => sample_buffer[12][8].CLK
clk => sample_buffer[12][9].CLK
clk => sample_buffer[12][10].CLK
clk => sample_buffer[12][11].CLK
clk => sample_buffer[12][12].CLK
clk => sample_buffer[12][13].CLK
clk => sample_buffer[12][14].CLK
clk => sample_buffer[12][15].CLK
clk => sample_buffer[11][0].CLK
clk => sample_buffer[11][1].CLK
clk => sample_buffer[11][2].CLK
clk => sample_buffer[11][3].CLK
clk => sample_buffer[11][4].CLK
clk => sample_buffer[11][5].CLK
clk => sample_buffer[11][6].CLK
clk => sample_buffer[11][7].CLK
clk => sample_buffer[11][8].CLK
clk => sample_buffer[11][9].CLK
clk => sample_buffer[11][10].CLK
clk => sample_buffer[11][11].CLK
clk => sample_buffer[11][12].CLK
clk => sample_buffer[11][13].CLK
clk => sample_buffer[11][14].CLK
clk => sample_buffer[11][15].CLK
clk => sample_buffer[10][0].CLK
clk => sample_buffer[10][1].CLK
clk => sample_buffer[10][2].CLK
clk => sample_buffer[10][3].CLK
clk => sample_buffer[10][4].CLK
clk => sample_buffer[10][5].CLK
clk => sample_buffer[10][6].CLK
clk => sample_buffer[10][7].CLK
clk => sample_buffer[10][8].CLK
clk => sample_buffer[10][9].CLK
clk => sample_buffer[10][10].CLK
clk => sample_buffer[10][11].CLK
clk => sample_buffer[10][12].CLK
clk => sample_buffer[10][13].CLK
clk => sample_buffer[10][14].CLK
clk => sample_buffer[10][15].CLK
clk => sample_buffer[9][0].CLK
clk => sample_buffer[9][1].CLK
clk => sample_buffer[9][2].CLK
clk => sample_buffer[9][3].CLK
clk => sample_buffer[9][4].CLK
clk => sample_buffer[9][5].CLK
clk => sample_buffer[9][6].CLK
clk => sample_buffer[9][7].CLK
clk => sample_buffer[9][8].CLK
clk => sample_buffer[9][9].CLK
clk => sample_buffer[9][10].CLK
clk => sample_buffer[9][11].CLK
clk => sample_buffer[9][12].CLK
clk => sample_buffer[9][13].CLK
clk => sample_buffer[9][14].CLK
clk => sample_buffer[9][15].CLK
clk => sample_buffer[8][0].CLK
clk => sample_buffer[8][1].CLK
clk => sample_buffer[8][2].CLK
clk => sample_buffer[8][3].CLK
clk => sample_buffer[8][4].CLK
clk => sample_buffer[8][5].CLK
clk => sample_buffer[8][6].CLK
clk => sample_buffer[8][7].CLK
clk => sample_buffer[8][8].CLK
clk => sample_buffer[8][9].CLK
clk => sample_buffer[8][10].CLK
clk => sample_buffer[8][11].CLK
clk => sample_buffer[8][12].CLK
clk => sample_buffer[8][13].CLK
clk => sample_buffer[8][14].CLK
clk => sample_buffer[8][15].CLK
clk => sample_buffer[7][0].CLK
clk => sample_buffer[7][1].CLK
clk => sample_buffer[7][2].CLK
clk => sample_buffer[7][3].CLK
clk => sample_buffer[7][4].CLK
clk => sample_buffer[7][5].CLK
clk => sample_buffer[7][6].CLK
clk => sample_buffer[7][7].CLK
clk => sample_buffer[7][8].CLK
clk => sample_buffer[7][9].CLK
clk => sample_buffer[7][10].CLK
clk => sample_buffer[7][11].CLK
clk => sample_buffer[7][12].CLK
clk => sample_buffer[7][13].CLK
clk => sample_buffer[7][14].CLK
clk => sample_buffer[7][15].CLK
clk => sample_buffer[6][0].CLK
clk => sample_buffer[6][1].CLK
clk => sample_buffer[6][2].CLK
clk => sample_buffer[6][3].CLK
clk => sample_buffer[6][4].CLK
clk => sample_buffer[6][5].CLK
clk => sample_buffer[6][6].CLK
clk => sample_buffer[6][7].CLK
clk => sample_buffer[6][8].CLK
clk => sample_buffer[6][9].CLK
clk => sample_buffer[6][10].CLK
clk => sample_buffer[6][11].CLK
clk => sample_buffer[6][12].CLK
clk => sample_buffer[6][13].CLK
clk => sample_buffer[6][14].CLK
clk => sample_buffer[6][15].CLK
clk => sample_buffer[5][0].CLK
clk => sample_buffer[5][1].CLK
clk => sample_buffer[5][2].CLK
clk => sample_buffer[5][3].CLK
clk => sample_buffer[5][4].CLK
clk => sample_buffer[5][5].CLK
clk => sample_buffer[5][6].CLK
clk => sample_buffer[5][7].CLK
clk => sample_buffer[5][8].CLK
clk => sample_buffer[5][9].CLK
clk => sample_buffer[5][10].CLK
clk => sample_buffer[5][11].CLK
clk => sample_buffer[5][12].CLK
clk => sample_buffer[5][13].CLK
clk => sample_buffer[5][14].CLK
clk => sample_buffer[5][15].CLK
clk => sample_buffer[4][0].CLK
clk => sample_buffer[4][1].CLK
clk => sample_buffer[4][2].CLK
clk => sample_buffer[4][3].CLK
clk => sample_buffer[4][4].CLK
clk => sample_buffer[4][5].CLK
clk => sample_buffer[4][6].CLK
clk => sample_buffer[4][7].CLK
clk => sample_buffer[4][8].CLK
clk => sample_buffer[4][9].CLK
clk => sample_buffer[4][10].CLK
clk => sample_buffer[4][11].CLK
clk => sample_buffer[4][12].CLK
clk => sample_buffer[4][13].CLK
clk => sample_buffer[4][14].CLK
clk => sample_buffer[4][15].CLK
clk => sample_buffer[3][0].CLK
clk => sample_buffer[3][1].CLK
clk => sample_buffer[3][2].CLK
clk => sample_buffer[3][3].CLK
clk => sample_buffer[3][4].CLK
clk => sample_buffer[3][5].CLK
clk => sample_buffer[3][6].CLK
clk => sample_buffer[3][7].CLK
clk => sample_buffer[3][8].CLK
clk => sample_buffer[3][9].CLK
clk => sample_buffer[3][10].CLK
clk => sample_buffer[3][11].CLK
clk => sample_buffer[3][12].CLK
clk => sample_buffer[3][13].CLK
clk => sample_buffer[3][14].CLK
clk => sample_buffer[3][15].CLK
clk => sample_buffer[2][0].CLK
clk => sample_buffer[2][1].CLK
clk => sample_buffer[2][2].CLK
clk => sample_buffer[2][3].CLK
clk => sample_buffer[2][4].CLK
clk => sample_buffer[2][5].CLK
clk => sample_buffer[2][6].CLK
clk => sample_buffer[2][7].CLK
clk => sample_buffer[2][8].CLK
clk => sample_buffer[2][9].CLK
clk => sample_buffer[2][10].CLK
clk => sample_buffer[2][11].CLK
clk => sample_buffer[2][12].CLK
clk => sample_buffer[2][13].CLK
clk => sample_buffer[2][14].CLK
clk => sample_buffer[2][15].CLK
clk => sample_buffer[1][0].CLK
clk => sample_buffer[1][1].CLK
clk => sample_buffer[1][2].CLK
clk => sample_buffer[1][3].CLK
clk => sample_buffer[1][4].CLK
clk => sample_buffer[1][5].CLK
clk => sample_buffer[1][6].CLK
clk => sample_buffer[1][7].CLK
clk => sample_buffer[1][8].CLK
clk => sample_buffer[1][9].CLK
clk => sample_buffer[1][10].CLK
clk => sample_buffer[1][11].CLK
clk => sample_buffer[1][12].CLK
clk => sample_buffer[1][13].CLK
clk => sample_buffer[1][14].CLK
clk => sample_buffer[1][15].CLK
clk => sample_buffer[0][0].CLK
clk => sample_buffer[0][1].CLK
clk => sample_buffer[0][2].CLK
clk => sample_buffer[0][3].CLK
clk => sample_buffer[0][4].CLK
clk => sample_buffer[0][5].CLK
clk => sample_buffer[0][6].CLK
clk => sample_buffer[0][7].CLK
clk => sample_buffer[0][8].CLK
clk => sample_buffer[0][9].CLK
clk => sample_buffer[0][10].CLK
clk => sample_buffer[0][11].CLK
clk => sample_buffer[0][12].CLK
clk => sample_buffer[0][13].CLK
clk => sample_buffer[0][14].CLK
clk => sample_buffer[0][15].CLK
clk => receive_out[0]~reg0.CLK
clk => receive_out[1]~reg0.CLK
clk => receive_out[2]~reg0.CLK
clk => receive_out[3]~reg0.CLK
clk => receive_out[4]~reg0.CLK
clk => receive_out[5]~reg0.CLK
clk => receive_out[6]~reg0.CLK
clk => receive_out[7]~reg0.CLK
clk => receive_out[8]~reg0.CLK
clk => receive_out[9]~reg0.CLK
clk => receive_out[10]~reg0.CLK
clk => receive_out[11]~reg0.CLK
clk => receive_out[12]~reg0.CLK
clk => receive_out[13]~reg0.CLK
clk => receive_out[14]~reg0.CLK
clk => receive_out[15]~reg0.CLK
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT


|part1|receiver:rec_real|multiply:m1
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m2
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m3
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m4
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m5
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m6
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m7
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m8
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m9
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m10
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m11
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m12
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m13
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m14
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m15
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m16
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m17
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m18
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m19
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m20
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m21
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m22
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m23
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m24
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m25
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m26
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m27
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m28
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m29
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m30
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m31
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m32
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_real|multiply:m33
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag
receive_in[0] => sample_buffer.DATAA
receive_in[1] => sample_buffer.DATAA
receive_in[2] => sample_buffer.DATAA
receive_in[3] => sample_buffer.DATAA
receive_in[4] => sample_buffer.DATAA
receive_in[5] => sample_buffer.DATAA
receive_in[6] => sample_buffer.DATAA
receive_in[7] => sample_buffer.DATAA
receive_in[8] => sample_buffer.DATAA
receive_in[9] => sample_buffer.DATAA
receive_in[10] => sample_buffer.DATAA
receive_in[11] => sample_buffer.DATAA
receive_in[12] => sample_buffer.DATAA
receive_in[13] => sample_buffer.DATAA
receive_in[14] => sample_buffer.DATAA
receive_in[15] => sample_buffer.DATAA
receive_out[0] <= receive_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[1] <= receive_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[2] <= receive_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[3] <= receive_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[4] <= receive_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[5] <= receive_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[6] <= receive_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[7] <= receive_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[8] <= receive_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[9] <= receive_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[10] <= receive_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[11] <= receive_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[12] <= receive_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[13] <= receive_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[14] <= receive_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_out[15] <= receive_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => sample_buffer[32][0].CLK
clk => sample_buffer[32][1].CLK
clk => sample_buffer[32][2].CLK
clk => sample_buffer[32][3].CLK
clk => sample_buffer[32][4].CLK
clk => sample_buffer[32][5].CLK
clk => sample_buffer[32][6].CLK
clk => sample_buffer[32][7].CLK
clk => sample_buffer[32][8].CLK
clk => sample_buffer[32][9].CLK
clk => sample_buffer[32][10].CLK
clk => sample_buffer[32][11].CLK
clk => sample_buffer[32][12].CLK
clk => sample_buffer[32][13].CLK
clk => sample_buffer[32][14].CLK
clk => sample_buffer[32][15].CLK
clk => sample_buffer[31][0].CLK
clk => sample_buffer[31][1].CLK
clk => sample_buffer[31][2].CLK
clk => sample_buffer[31][3].CLK
clk => sample_buffer[31][4].CLK
clk => sample_buffer[31][5].CLK
clk => sample_buffer[31][6].CLK
clk => sample_buffer[31][7].CLK
clk => sample_buffer[31][8].CLK
clk => sample_buffer[31][9].CLK
clk => sample_buffer[31][10].CLK
clk => sample_buffer[31][11].CLK
clk => sample_buffer[31][12].CLK
clk => sample_buffer[31][13].CLK
clk => sample_buffer[31][14].CLK
clk => sample_buffer[31][15].CLK
clk => sample_buffer[30][0].CLK
clk => sample_buffer[30][1].CLK
clk => sample_buffer[30][2].CLK
clk => sample_buffer[30][3].CLK
clk => sample_buffer[30][4].CLK
clk => sample_buffer[30][5].CLK
clk => sample_buffer[30][6].CLK
clk => sample_buffer[30][7].CLK
clk => sample_buffer[30][8].CLK
clk => sample_buffer[30][9].CLK
clk => sample_buffer[30][10].CLK
clk => sample_buffer[30][11].CLK
clk => sample_buffer[30][12].CLK
clk => sample_buffer[30][13].CLK
clk => sample_buffer[30][14].CLK
clk => sample_buffer[30][15].CLK
clk => sample_buffer[29][0].CLK
clk => sample_buffer[29][1].CLK
clk => sample_buffer[29][2].CLK
clk => sample_buffer[29][3].CLK
clk => sample_buffer[29][4].CLK
clk => sample_buffer[29][5].CLK
clk => sample_buffer[29][6].CLK
clk => sample_buffer[29][7].CLK
clk => sample_buffer[29][8].CLK
clk => sample_buffer[29][9].CLK
clk => sample_buffer[29][10].CLK
clk => sample_buffer[29][11].CLK
clk => sample_buffer[29][12].CLK
clk => sample_buffer[29][13].CLK
clk => sample_buffer[29][14].CLK
clk => sample_buffer[29][15].CLK
clk => sample_buffer[28][0].CLK
clk => sample_buffer[28][1].CLK
clk => sample_buffer[28][2].CLK
clk => sample_buffer[28][3].CLK
clk => sample_buffer[28][4].CLK
clk => sample_buffer[28][5].CLK
clk => sample_buffer[28][6].CLK
clk => sample_buffer[28][7].CLK
clk => sample_buffer[28][8].CLK
clk => sample_buffer[28][9].CLK
clk => sample_buffer[28][10].CLK
clk => sample_buffer[28][11].CLK
clk => sample_buffer[28][12].CLK
clk => sample_buffer[28][13].CLK
clk => sample_buffer[28][14].CLK
clk => sample_buffer[28][15].CLK
clk => sample_buffer[27][0].CLK
clk => sample_buffer[27][1].CLK
clk => sample_buffer[27][2].CLK
clk => sample_buffer[27][3].CLK
clk => sample_buffer[27][4].CLK
clk => sample_buffer[27][5].CLK
clk => sample_buffer[27][6].CLK
clk => sample_buffer[27][7].CLK
clk => sample_buffer[27][8].CLK
clk => sample_buffer[27][9].CLK
clk => sample_buffer[27][10].CLK
clk => sample_buffer[27][11].CLK
clk => sample_buffer[27][12].CLK
clk => sample_buffer[27][13].CLK
clk => sample_buffer[27][14].CLK
clk => sample_buffer[27][15].CLK
clk => sample_buffer[26][0].CLK
clk => sample_buffer[26][1].CLK
clk => sample_buffer[26][2].CLK
clk => sample_buffer[26][3].CLK
clk => sample_buffer[26][4].CLK
clk => sample_buffer[26][5].CLK
clk => sample_buffer[26][6].CLK
clk => sample_buffer[26][7].CLK
clk => sample_buffer[26][8].CLK
clk => sample_buffer[26][9].CLK
clk => sample_buffer[26][10].CLK
clk => sample_buffer[26][11].CLK
clk => sample_buffer[26][12].CLK
clk => sample_buffer[26][13].CLK
clk => sample_buffer[26][14].CLK
clk => sample_buffer[26][15].CLK
clk => sample_buffer[25][0].CLK
clk => sample_buffer[25][1].CLK
clk => sample_buffer[25][2].CLK
clk => sample_buffer[25][3].CLK
clk => sample_buffer[25][4].CLK
clk => sample_buffer[25][5].CLK
clk => sample_buffer[25][6].CLK
clk => sample_buffer[25][7].CLK
clk => sample_buffer[25][8].CLK
clk => sample_buffer[25][9].CLK
clk => sample_buffer[25][10].CLK
clk => sample_buffer[25][11].CLK
clk => sample_buffer[25][12].CLK
clk => sample_buffer[25][13].CLK
clk => sample_buffer[25][14].CLK
clk => sample_buffer[25][15].CLK
clk => sample_buffer[24][0].CLK
clk => sample_buffer[24][1].CLK
clk => sample_buffer[24][2].CLK
clk => sample_buffer[24][3].CLK
clk => sample_buffer[24][4].CLK
clk => sample_buffer[24][5].CLK
clk => sample_buffer[24][6].CLK
clk => sample_buffer[24][7].CLK
clk => sample_buffer[24][8].CLK
clk => sample_buffer[24][9].CLK
clk => sample_buffer[24][10].CLK
clk => sample_buffer[24][11].CLK
clk => sample_buffer[24][12].CLK
clk => sample_buffer[24][13].CLK
clk => sample_buffer[24][14].CLK
clk => sample_buffer[24][15].CLK
clk => sample_buffer[23][0].CLK
clk => sample_buffer[23][1].CLK
clk => sample_buffer[23][2].CLK
clk => sample_buffer[23][3].CLK
clk => sample_buffer[23][4].CLK
clk => sample_buffer[23][5].CLK
clk => sample_buffer[23][6].CLK
clk => sample_buffer[23][7].CLK
clk => sample_buffer[23][8].CLK
clk => sample_buffer[23][9].CLK
clk => sample_buffer[23][10].CLK
clk => sample_buffer[23][11].CLK
clk => sample_buffer[23][12].CLK
clk => sample_buffer[23][13].CLK
clk => sample_buffer[23][14].CLK
clk => sample_buffer[23][15].CLK
clk => sample_buffer[22][0].CLK
clk => sample_buffer[22][1].CLK
clk => sample_buffer[22][2].CLK
clk => sample_buffer[22][3].CLK
clk => sample_buffer[22][4].CLK
clk => sample_buffer[22][5].CLK
clk => sample_buffer[22][6].CLK
clk => sample_buffer[22][7].CLK
clk => sample_buffer[22][8].CLK
clk => sample_buffer[22][9].CLK
clk => sample_buffer[22][10].CLK
clk => sample_buffer[22][11].CLK
clk => sample_buffer[22][12].CLK
clk => sample_buffer[22][13].CLK
clk => sample_buffer[22][14].CLK
clk => sample_buffer[22][15].CLK
clk => sample_buffer[21][0].CLK
clk => sample_buffer[21][1].CLK
clk => sample_buffer[21][2].CLK
clk => sample_buffer[21][3].CLK
clk => sample_buffer[21][4].CLK
clk => sample_buffer[21][5].CLK
clk => sample_buffer[21][6].CLK
clk => sample_buffer[21][7].CLK
clk => sample_buffer[21][8].CLK
clk => sample_buffer[21][9].CLK
clk => sample_buffer[21][10].CLK
clk => sample_buffer[21][11].CLK
clk => sample_buffer[21][12].CLK
clk => sample_buffer[21][13].CLK
clk => sample_buffer[21][14].CLK
clk => sample_buffer[21][15].CLK
clk => sample_buffer[20][0].CLK
clk => sample_buffer[20][1].CLK
clk => sample_buffer[20][2].CLK
clk => sample_buffer[20][3].CLK
clk => sample_buffer[20][4].CLK
clk => sample_buffer[20][5].CLK
clk => sample_buffer[20][6].CLK
clk => sample_buffer[20][7].CLK
clk => sample_buffer[20][8].CLK
clk => sample_buffer[20][9].CLK
clk => sample_buffer[20][10].CLK
clk => sample_buffer[20][11].CLK
clk => sample_buffer[20][12].CLK
clk => sample_buffer[20][13].CLK
clk => sample_buffer[20][14].CLK
clk => sample_buffer[20][15].CLK
clk => sample_buffer[19][0].CLK
clk => sample_buffer[19][1].CLK
clk => sample_buffer[19][2].CLK
clk => sample_buffer[19][3].CLK
clk => sample_buffer[19][4].CLK
clk => sample_buffer[19][5].CLK
clk => sample_buffer[19][6].CLK
clk => sample_buffer[19][7].CLK
clk => sample_buffer[19][8].CLK
clk => sample_buffer[19][9].CLK
clk => sample_buffer[19][10].CLK
clk => sample_buffer[19][11].CLK
clk => sample_buffer[19][12].CLK
clk => sample_buffer[19][13].CLK
clk => sample_buffer[19][14].CLK
clk => sample_buffer[19][15].CLK
clk => sample_buffer[18][0].CLK
clk => sample_buffer[18][1].CLK
clk => sample_buffer[18][2].CLK
clk => sample_buffer[18][3].CLK
clk => sample_buffer[18][4].CLK
clk => sample_buffer[18][5].CLK
clk => sample_buffer[18][6].CLK
clk => sample_buffer[18][7].CLK
clk => sample_buffer[18][8].CLK
clk => sample_buffer[18][9].CLK
clk => sample_buffer[18][10].CLK
clk => sample_buffer[18][11].CLK
clk => sample_buffer[18][12].CLK
clk => sample_buffer[18][13].CLK
clk => sample_buffer[18][14].CLK
clk => sample_buffer[18][15].CLK
clk => sample_buffer[17][0].CLK
clk => sample_buffer[17][1].CLK
clk => sample_buffer[17][2].CLK
clk => sample_buffer[17][3].CLK
clk => sample_buffer[17][4].CLK
clk => sample_buffer[17][5].CLK
clk => sample_buffer[17][6].CLK
clk => sample_buffer[17][7].CLK
clk => sample_buffer[17][8].CLK
clk => sample_buffer[17][9].CLK
clk => sample_buffer[17][10].CLK
clk => sample_buffer[17][11].CLK
clk => sample_buffer[17][12].CLK
clk => sample_buffer[17][13].CLK
clk => sample_buffer[17][14].CLK
clk => sample_buffer[17][15].CLK
clk => sample_buffer[16][0].CLK
clk => sample_buffer[16][1].CLK
clk => sample_buffer[16][2].CLK
clk => sample_buffer[16][3].CLK
clk => sample_buffer[16][4].CLK
clk => sample_buffer[16][5].CLK
clk => sample_buffer[16][6].CLK
clk => sample_buffer[16][7].CLK
clk => sample_buffer[16][8].CLK
clk => sample_buffer[16][9].CLK
clk => sample_buffer[16][10].CLK
clk => sample_buffer[16][11].CLK
clk => sample_buffer[16][12].CLK
clk => sample_buffer[16][13].CLK
clk => sample_buffer[16][14].CLK
clk => sample_buffer[16][15].CLK
clk => sample_buffer[15][0].CLK
clk => sample_buffer[15][1].CLK
clk => sample_buffer[15][2].CLK
clk => sample_buffer[15][3].CLK
clk => sample_buffer[15][4].CLK
clk => sample_buffer[15][5].CLK
clk => sample_buffer[15][6].CLK
clk => sample_buffer[15][7].CLK
clk => sample_buffer[15][8].CLK
clk => sample_buffer[15][9].CLK
clk => sample_buffer[15][10].CLK
clk => sample_buffer[15][11].CLK
clk => sample_buffer[15][12].CLK
clk => sample_buffer[15][13].CLK
clk => sample_buffer[15][14].CLK
clk => sample_buffer[15][15].CLK
clk => sample_buffer[14][0].CLK
clk => sample_buffer[14][1].CLK
clk => sample_buffer[14][2].CLK
clk => sample_buffer[14][3].CLK
clk => sample_buffer[14][4].CLK
clk => sample_buffer[14][5].CLK
clk => sample_buffer[14][6].CLK
clk => sample_buffer[14][7].CLK
clk => sample_buffer[14][8].CLK
clk => sample_buffer[14][9].CLK
clk => sample_buffer[14][10].CLK
clk => sample_buffer[14][11].CLK
clk => sample_buffer[14][12].CLK
clk => sample_buffer[14][13].CLK
clk => sample_buffer[14][14].CLK
clk => sample_buffer[14][15].CLK
clk => sample_buffer[13][0].CLK
clk => sample_buffer[13][1].CLK
clk => sample_buffer[13][2].CLK
clk => sample_buffer[13][3].CLK
clk => sample_buffer[13][4].CLK
clk => sample_buffer[13][5].CLK
clk => sample_buffer[13][6].CLK
clk => sample_buffer[13][7].CLK
clk => sample_buffer[13][8].CLK
clk => sample_buffer[13][9].CLK
clk => sample_buffer[13][10].CLK
clk => sample_buffer[13][11].CLK
clk => sample_buffer[13][12].CLK
clk => sample_buffer[13][13].CLK
clk => sample_buffer[13][14].CLK
clk => sample_buffer[13][15].CLK
clk => sample_buffer[12][0].CLK
clk => sample_buffer[12][1].CLK
clk => sample_buffer[12][2].CLK
clk => sample_buffer[12][3].CLK
clk => sample_buffer[12][4].CLK
clk => sample_buffer[12][5].CLK
clk => sample_buffer[12][6].CLK
clk => sample_buffer[12][7].CLK
clk => sample_buffer[12][8].CLK
clk => sample_buffer[12][9].CLK
clk => sample_buffer[12][10].CLK
clk => sample_buffer[12][11].CLK
clk => sample_buffer[12][12].CLK
clk => sample_buffer[12][13].CLK
clk => sample_buffer[12][14].CLK
clk => sample_buffer[12][15].CLK
clk => sample_buffer[11][0].CLK
clk => sample_buffer[11][1].CLK
clk => sample_buffer[11][2].CLK
clk => sample_buffer[11][3].CLK
clk => sample_buffer[11][4].CLK
clk => sample_buffer[11][5].CLK
clk => sample_buffer[11][6].CLK
clk => sample_buffer[11][7].CLK
clk => sample_buffer[11][8].CLK
clk => sample_buffer[11][9].CLK
clk => sample_buffer[11][10].CLK
clk => sample_buffer[11][11].CLK
clk => sample_buffer[11][12].CLK
clk => sample_buffer[11][13].CLK
clk => sample_buffer[11][14].CLK
clk => sample_buffer[11][15].CLK
clk => sample_buffer[10][0].CLK
clk => sample_buffer[10][1].CLK
clk => sample_buffer[10][2].CLK
clk => sample_buffer[10][3].CLK
clk => sample_buffer[10][4].CLK
clk => sample_buffer[10][5].CLK
clk => sample_buffer[10][6].CLK
clk => sample_buffer[10][7].CLK
clk => sample_buffer[10][8].CLK
clk => sample_buffer[10][9].CLK
clk => sample_buffer[10][10].CLK
clk => sample_buffer[10][11].CLK
clk => sample_buffer[10][12].CLK
clk => sample_buffer[10][13].CLK
clk => sample_buffer[10][14].CLK
clk => sample_buffer[10][15].CLK
clk => sample_buffer[9][0].CLK
clk => sample_buffer[9][1].CLK
clk => sample_buffer[9][2].CLK
clk => sample_buffer[9][3].CLK
clk => sample_buffer[9][4].CLK
clk => sample_buffer[9][5].CLK
clk => sample_buffer[9][6].CLK
clk => sample_buffer[9][7].CLK
clk => sample_buffer[9][8].CLK
clk => sample_buffer[9][9].CLK
clk => sample_buffer[9][10].CLK
clk => sample_buffer[9][11].CLK
clk => sample_buffer[9][12].CLK
clk => sample_buffer[9][13].CLK
clk => sample_buffer[9][14].CLK
clk => sample_buffer[9][15].CLK
clk => sample_buffer[8][0].CLK
clk => sample_buffer[8][1].CLK
clk => sample_buffer[8][2].CLK
clk => sample_buffer[8][3].CLK
clk => sample_buffer[8][4].CLK
clk => sample_buffer[8][5].CLK
clk => sample_buffer[8][6].CLK
clk => sample_buffer[8][7].CLK
clk => sample_buffer[8][8].CLK
clk => sample_buffer[8][9].CLK
clk => sample_buffer[8][10].CLK
clk => sample_buffer[8][11].CLK
clk => sample_buffer[8][12].CLK
clk => sample_buffer[8][13].CLK
clk => sample_buffer[8][14].CLK
clk => sample_buffer[8][15].CLK
clk => sample_buffer[7][0].CLK
clk => sample_buffer[7][1].CLK
clk => sample_buffer[7][2].CLK
clk => sample_buffer[7][3].CLK
clk => sample_buffer[7][4].CLK
clk => sample_buffer[7][5].CLK
clk => sample_buffer[7][6].CLK
clk => sample_buffer[7][7].CLK
clk => sample_buffer[7][8].CLK
clk => sample_buffer[7][9].CLK
clk => sample_buffer[7][10].CLK
clk => sample_buffer[7][11].CLK
clk => sample_buffer[7][12].CLK
clk => sample_buffer[7][13].CLK
clk => sample_buffer[7][14].CLK
clk => sample_buffer[7][15].CLK
clk => sample_buffer[6][0].CLK
clk => sample_buffer[6][1].CLK
clk => sample_buffer[6][2].CLK
clk => sample_buffer[6][3].CLK
clk => sample_buffer[6][4].CLK
clk => sample_buffer[6][5].CLK
clk => sample_buffer[6][6].CLK
clk => sample_buffer[6][7].CLK
clk => sample_buffer[6][8].CLK
clk => sample_buffer[6][9].CLK
clk => sample_buffer[6][10].CLK
clk => sample_buffer[6][11].CLK
clk => sample_buffer[6][12].CLK
clk => sample_buffer[6][13].CLK
clk => sample_buffer[6][14].CLK
clk => sample_buffer[6][15].CLK
clk => sample_buffer[5][0].CLK
clk => sample_buffer[5][1].CLK
clk => sample_buffer[5][2].CLK
clk => sample_buffer[5][3].CLK
clk => sample_buffer[5][4].CLK
clk => sample_buffer[5][5].CLK
clk => sample_buffer[5][6].CLK
clk => sample_buffer[5][7].CLK
clk => sample_buffer[5][8].CLK
clk => sample_buffer[5][9].CLK
clk => sample_buffer[5][10].CLK
clk => sample_buffer[5][11].CLK
clk => sample_buffer[5][12].CLK
clk => sample_buffer[5][13].CLK
clk => sample_buffer[5][14].CLK
clk => sample_buffer[5][15].CLK
clk => sample_buffer[4][0].CLK
clk => sample_buffer[4][1].CLK
clk => sample_buffer[4][2].CLK
clk => sample_buffer[4][3].CLK
clk => sample_buffer[4][4].CLK
clk => sample_buffer[4][5].CLK
clk => sample_buffer[4][6].CLK
clk => sample_buffer[4][7].CLK
clk => sample_buffer[4][8].CLK
clk => sample_buffer[4][9].CLK
clk => sample_buffer[4][10].CLK
clk => sample_buffer[4][11].CLK
clk => sample_buffer[4][12].CLK
clk => sample_buffer[4][13].CLK
clk => sample_buffer[4][14].CLK
clk => sample_buffer[4][15].CLK
clk => sample_buffer[3][0].CLK
clk => sample_buffer[3][1].CLK
clk => sample_buffer[3][2].CLK
clk => sample_buffer[3][3].CLK
clk => sample_buffer[3][4].CLK
clk => sample_buffer[3][5].CLK
clk => sample_buffer[3][6].CLK
clk => sample_buffer[3][7].CLK
clk => sample_buffer[3][8].CLK
clk => sample_buffer[3][9].CLK
clk => sample_buffer[3][10].CLK
clk => sample_buffer[3][11].CLK
clk => sample_buffer[3][12].CLK
clk => sample_buffer[3][13].CLK
clk => sample_buffer[3][14].CLK
clk => sample_buffer[3][15].CLK
clk => sample_buffer[2][0].CLK
clk => sample_buffer[2][1].CLK
clk => sample_buffer[2][2].CLK
clk => sample_buffer[2][3].CLK
clk => sample_buffer[2][4].CLK
clk => sample_buffer[2][5].CLK
clk => sample_buffer[2][6].CLK
clk => sample_buffer[2][7].CLK
clk => sample_buffer[2][8].CLK
clk => sample_buffer[2][9].CLK
clk => sample_buffer[2][10].CLK
clk => sample_buffer[2][11].CLK
clk => sample_buffer[2][12].CLK
clk => sample_buffer[2][13].CLK
clk => sample_buffer[2][14].CLK
clk => sample_buffer[2][15].CLK
clk => sample_buffer[1][0].CLK
clk => sample_buffer[1][1].CLK
clk => sample_buffer[1][2].CLK
clk => sample_buffer[1][3].CLK
clk => sample_buffer[1][4].CLK
clk => sample_buffer[1][5].CLK
clk => sample_buffer[1][6].CLK
clk => sample_buffer[1][7].CLK
clk => sample_buffer[1][8].CLK
clk => sample_buffer[1][9].CLK
clk => sample_buffer[1][10].CLK
clk => sample_buffer[1][11].CLK
clk => sample_buffer[1][12].CLK
clk => sample_buffer[1][13].CLK
clk => sample_buffer[1][14].CLK
clk => sample_buffer[1][15].CLK
clk => sample_buffer[0][0].CLK
clk => sample_buffer[0][1].CLK
clk => sample_buffer[0][2].CLK
clk => sample_buffer[0][3].CLK
clk => sample_buffer[0][4].CLK
clk => sample_buffer[0][5].CLK
clk => sample_buffer[0][6].CLK
clk => sample_buffer[0][7].CLK
clk => sample_buffer[0][8].CLK
clk => sample_buffer[0][9].CLK
clk => sample_buffer[0][10].CLK
clk => sample_buffer[0][11].CLK
clk => sample_buffer[0][12].CLK
clk => sample_buffer[0][13].CLK
clk => sample_buffer[0][14].CLK
clk => sample_buffer[0][15].CLK
clk => receive_out[0]~reg0.CLK
clk => receive_out[1]~reg0.CLK
clk => receive_out[2]~reg0.CLK
clk => receive_out[3]~reg0.CLK
clk => receive_out[4]~reg0.CLK
clk => receive_out[5]~reg0.CLK
clk => receive_out[6]~reg0.CLK
clk => receive_out[7]~reg0.CLK
clk => receive_out[8]~reg0.CLK
clk => receive_out[9]~reg0.CLK
clk => receive_out[10]~reg0.CLK
clk => receive_out[11]~reg0.CLK
clk => receive_out[12]~reg0.CLK
clk => receive_out[13]~reg0.CLK
clk => receive_out[14]~reg0.CLK
clk => receive_out[15]~reg0.CLK
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => receive_out.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT
reset => sample_buffer.OUTPUTSELECT


|part1|receiver:rec_imag|multiply:m1
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m2
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m3
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m4
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m5
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m6
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m7
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m8
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m9
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m10
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m11
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m12
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m13
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m14
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m15
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m16
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m17
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m18
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m19
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m20
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m21
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m22
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m23
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m24
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m25
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m26
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m27
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m28
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m29
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m30
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m31
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m32
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|receiver:rec_imag|multiply:m33
in1[0] => Mult0.IN15
in1[1] => Mult0.IN14
in1[2] => Mult0.IN13
in1[3] => Mult0.IN12
in1[4] => Mult0.IN11
in1[5] => Mult0.IN10
in1[6] => Mult0.IN9
in1[7] => Mult0.IN8
in1[8] => Mult0.IN7
in1[9] => Mult0.IN6
in1[10] => Mult0.IN5
in1[11] => Mult0.IN4
in1[12] => Mult0.IN3
in1[13] => Mult0.IN2
in1[14] => Mult0.IN1
in1[15] => Mult0.IN0
in2[0] => Mult0.IN31
in2[1] => Mult0.IN30
in2[2] => Mult0.IN29
in2[3] => Mult0.IN28
in2[4] => Mult0.IN27
in2[5] => Mult0.IN26
in2[6] => Mult0.IN25
in2[7] => Mult0.IN24
in2[8] => Mult0.IN23
in2[9] => Mult0.IN22
in2[10] => Mult0.IN21
in2[11] => Mult0.IN20
in2[12] => Mult0.IN19
in2[13] => Mult0.IN18
in2[14] => Mult0.IN17
in2[15] => Mult0.IN16
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|part1|downsampler_b:downsamp_real
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR


|part1|downsampler_b:downsamp_imag
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR


|part1|channel:chan_instance
clk => clk.IN3
CLOCK_50 => ~NO_FANOUT~
real_channel_in[0] => Add0.IN16
real_channel_in[0] => Add2.IN16
real_channel_in[1] => Add0.IN15
real_channel_in[1] => Add2.IN15
real_channel_in[2] => Add0.IN14
real_channel_in[2] => Add2.IN14
real_channel_in[3] => Add0.IN13
real_channel_in[3] => Add2.IN13
real_channel_in[4] => Add0.IN12
real_channel_in[4] => Add2.IN12
real_channel_in[5] => Add0.IN11
real_channel_in[5] => Add2.IN11
real_channel_in[6] => Add0.IN10
real_channel_in[6] => Add2.IN10
real_channel_in[7] => Add0.IN9
real_channel_in[7] => Add2.IN9
real_channel_in[8] => Add0.IN8
real_channel_in[8] => Add2.IN8
real_channel_in[9] => Add0.IN7
real_channel_in[9] => Add2.IN7
real_channel_in[10] => Add0.IN6
real_channel_in[10] => Add2.IN6
real_channel_in[11] => Add0.IN5
real_channel_in[11] => Add2.IN5
real_channel_in[12] => Add0.IN4
real_channel_in[12] => Add2.IN4
real_channel_in[13] => Add0.IN3
real_channel_in[13] => Add2.IN3
real_channel_in[14] => Add0.IN2
real_channel_in[14] => Add2.IN2
real_channel_in[15] => Add0.IN1
real_channel_in[15] => Add2.IN1
imag_channel_in[0] => Add1.IN16
imag_channel_in[1] => Add1.IN15
imag_channel_in[2] => Add1.IN14
imag_channel_in[3] => Add1.IN13
imag_channel_in[4] => Add1.IN12
imag_channel_in[5] => Add1.IN11
imag_channel_in[6] => Add1.IN10
imag_channel_in[7] => Add1.IN9
imag_channel_in[8] => Add1.IN8
imag_channel_in[9] => Add1.IN7
imag_channel_in[10] => Add1.IN6
imag_channel_in[11] => Add1.IN5
imag_channel_in[12] => Add1.IN4
imag_channel_in[13] => Add1.IN3
imag_channel_in[14] => Add1.IN2
imag_channel_in[15] => Add1.IN1
real_channel_out[0] <= real_channel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[1] <= real_channel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[2] <= real_channel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[3] <= real_channel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[4] <= real_channel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[5] <= real_channel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[6] <= real_channel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[7] <= real_channel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[8] <= real_channel_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[9] <= real_channel_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[10] <= real_channel_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[11] <= real_channel_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[12] <= real_channel_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[13] <= real_channel_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[14] <= real_channel_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_channel_out[15] <= real_channel_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[0] <= imag_channel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[1] <= imag_channel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[2] <= imag_channel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[3] <= imag_channel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[4] <= imag_channel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[5] <= imag_channel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[6] <= imag_channel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[7] <= imag_channel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[8] <= imag_channel_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[9] <= imag_channel_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[10] <= imag_channel_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[11] <= imag_channel_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[12] <= imag_channel_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[13] <= imag_channel_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[14] <= imag_channel_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imag_channel_out[15] <= imag_channel_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN1


|part1|channel:chan_instance|random_7bit:rando_gen
clk => random_num[0]~reg0.CLK
clk => random_num[1]~reg0.CLK
clk => random_num[2]~reg0.CLK
clk => random_num[3]~reg0.CLK
clk => random_num[4]~reg0.CLK
clk => random_num[5]~reg0.CLK
clk => random_num[6]~reg0.CLK
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
rst => lfsr[0].PRESET
rst => lfsr[1].PRESET
rst => lfsr[2].PRESET
rst => lfsr[3].PRESET
rst => lfsr[4].PRESET
rst => lfsr[5].PRESET
rst => lfsr[6].ACLR
random_num[0] <= random_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[1] <= random_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[2] <= random_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[3] <= random_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[4] <= random_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[5] <= random_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[6] <= random_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|channel:chan_instance|AWGN_21dB_LUT:LUT21dB
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
noise_21dB[0] <= lookup_table_21dB.DATAOUT
noise_21dB[1] <= lookup_table_21dB.DATAOUT1
noise_21dB[2] <= lookup_table_21dB.DATAOUT2
noise_21dB[3] <= lookup_table_21dB.DATAOUT3
noise_21dB[4] <= lookup_table_21dB.DATAOUT4
noise_21dB[5] <= lookup_table_21dB.DATAOUT5
noise_21dB[6] <= lookup_table_21dB.DATAOUT6
noise_21dB[7] <= lookup_table_21dB.DATAOUT7
noise_21dB[8] <= lookup_table_21dB.DATAOUT8
noise_21dB[9] <= lookup_table_21dB.DATAOUT9
noise_21dB[10] <= lookup_table_21dB.DATAOUT10
noise_21dB[11] <= lookup_table_21dB.DATAOUT11
noise_21dB[12] <= lookup_table_21dB.DATAOUT12
noise_21dB[13] <= lookup_table_21dB.DATAOUT13
noise_21dB[14] <= lookup_table_21dB.DATAOUT14
noise_21dB[15] <= lookup_table_21dB.DATAOUT15


|part1|channel:chan_instance|AWGN_9dB_LUT:LUT9dB
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
noise_9dB[0] <= lookup_table_9dB.DATAOUT
noise_9dB[1] <= lookup_table_9dB.DATAOUT1
noise_9dB[2] <= lookup_table_9dB.DATAOUT2
noise_9dB[3] <= lookup_table_9dB.DATAOUT3
noise_9dB[4] <= lookup_table_9dB.DATAOUT4
noise_9dB[5] <= lookup_table_9dB.DATAOUT5
noise_9dB[6] <= lookup_table_9dB.DATAOUT6
noise_9dB[7] <= lookup_table_9dB.DATAOUT7
noise_9dB[8] <= lookup_table_9dB.DATAOUT8
noise_9dB[9] <= lookup_table_9dB.DATAOUT9
noise_9dB[10] <= lookup_table_9dB.DATAOUT10
noise_9dB[11] <= lookup_table_9dB.DATAOUT11
noise_9dB[12] <= lookup_table_9dB.DATAOUT12
noise_9dB[13] <= lookup_table_9dB.DATAOUT13
noise_9dB[14] <= lookup_table_9dB.DATAOUT14
noise_9dB[15] <= lookup_table_9dB.DATAOUT15


|part1|downsampler:up
CLOCK_50 => down_data_out[0]~reg0.CLK
CLOCK_50 => down_data_out[1]~reg0.CLK
CLOCK_50 => down_data_out[2]~reg0.CLK
CLOCK_50 => down_data_out[3]~reg0.CLK
CLOCK_50 => down_data_out[4]~reg0.CLK
CLOCK_50 => down_data_out[5]~reg0.CLK
CLOCK_50 => down_data_out[6]~reg0.CLK
CLOCK_50 => down_data_out[7]~reg0.CLK
CLOCK_50 => down_data_out[8]~reg0.CLK
CLOCK_50 => down_data_out[9]~reg0.CLK
CLOCK_50 => down_data_out[10]~reg0.CLK
CLOCK_50 => down_data_out[11]~reg0.CLK
CLOCK_50 => down_data_out[12]~reg0.CLK
CLOCK_50 => down_data_out[13]~reg0.CLK
CLOCK_50 => down_data_out[14]~reg0.CLK
CLOCK_50 => down_data_out[15]~reg0.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
reset => down_data_out[0]~reg0.ACLR
reset => down_data_out[1]~reg0.ACLR
reset => down_data_out[2]~reg0.ACLR
reset => down_data_out[3]~reg0.ACLR
reset => down_data_out[4]~reg0.ACLR
reset => down_data_out[5]~reg0.ACLR
reset => down_data_out[6]~reg0.ACLR
reset => down_data_out[7]~reg0.ACLR
reset => down_data_out[8]~reg0.ACLR
reset => down_data_out[9]~reg0.ACLR
reset => down_data_out[10]~reg0.ACLR
reset => down_data_out[11]~reg0.ACLR
reset => down_data_out[12]~reg0.ACLR
reset => down_data_out[13]~reg0.ACLR
reset => down_data_out[14]~reg0.ACLR
reset => down_data_out[15]~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
data_in[0] => down_data_out[0]~reg0.DATAIN
data_in[1] => down_data_out[1]~reg0.DATAIN
data_in[2] => down_data_out[2]~reg0.DATAIN
data_in[3] => down_data_out[3]~reg0.DATAIN
data_in[4] => down_data_out[4]~reg0.DATAIN
data_in[5] => down_data_out[5]~reg0.DATAIN
data_in[6] => down_data_out[6]~reg0.DATAIN
data_in[7] => down_data_out[7]~reg0.DATAIN
data_in[8] => down_data_out[8]~reg0.DATAIN
data_in[9] => down_data_out[9]~reg0.DATAIN
data_in[10] => down_data_out[10]~reg0.DATAIN
data_in[11] => down_data_out[11]~reg0.DATAIN
data_in[12] => down_data_out[12]~reg0.DATAIN
data_in[13] => down_data_out[13]~reg0.DATAIN
data_in[14] => down_data_out[14]~reg0.DATAIN
data_in[15] => down_data_out[15]~reg0.DATAIN
down_data_out[0] <= down_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[1] <= down_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[2] <= down_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[3] <= down_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[4] <= down_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[5] <= down_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[6] <= down_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[7] <= down_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[8] <= down_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[9] <= down_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[10] <= down_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[11] <= down_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[12] <= down_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[13] <= down_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[14] <= down_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_data_out[15] <= down_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|part1|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


